
---------- Begin Simulation Statistics ----------
final_tick                                97880454375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    511                       # Simulator instruction rate (inst/s)
host_mem_usage                               25851520                       # Number of bytes of host memory used
host_op_rate                                      525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                129170.88                       # Real time elapsed on the host
host_tick_rate                                 377694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65980455                       # Number of instructions simulated
sim_ops                                      67754765                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048787                       # Number of seconds simulated
sim_ticks                                 48787129375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.744252                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190612                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               248373                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2961                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17335                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            240224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29779                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           36305                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6526                       # Number of indirect misses.
system.cpu.branchPred.lookups                  436854                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   74941                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4130                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2450259                       # Number of instructions committed
system.cpu.committedOps                       2719675                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.701259                       # CPI: cycles per instruction
system.cpu.discardedOps                         50600                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1434100                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            585334                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           272744                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5720710                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.270178                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2946                       # number of quiesce instructions executed
system.cpu.numCycles                          9069042                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2946                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1661498     61.09%     61.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7027      0.26%     61.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                 638450     23.48%     84.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite                412700     15.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2719675                       # Class of committed instruction
system.cpu.quiesceCycles                     68990365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3348332                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          850                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1193819                       # Transaction distribution
system.membus.trans_dist::ReadResp            1210806                       # Transaction distribution
system.membus.trans_dist::WriteReq             488488                       # Transaction distribution
system.membus.trans_dist::WriteResp            488488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3289                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15113                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1570                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1571                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13747                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3248                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        41077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        41077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        49400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3303252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3303252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3420139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       879808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       879808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       515968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       608725                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    105702788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    105702788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107191321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1702985                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022623                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1702113     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     872      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1702985                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3902996585                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            62534750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            40719140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11778125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           61264444                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7071255812                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69362000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1079808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1079808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2564548                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2564547                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        49400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       205040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       327920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6692864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      6877184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3487                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3487                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7288711                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        65905                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3279800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5245880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    107085824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    110034944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        55724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        55724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    115893973                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        12269419125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          7901691                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          723                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  10126709561                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5806275000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4029915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20149577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3022436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4029915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31231844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4029915                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3022436                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7052352                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4029915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20149577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7052352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7052352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38284196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        55724                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203180                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1744                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149200                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3022436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7052352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10074788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3022436                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1142186                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4164623                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3022436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10074788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1142186                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14239411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1190830                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1190822                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       460800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       460800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3254272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1756                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3303252                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1313720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    104136704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        55756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    105702788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1964764                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1964764    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1964764                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4187226460                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6414871000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99746240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24219760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1977354299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26866102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40299153                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2044519554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40299153                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40360645                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80659798                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2017653452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67226747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40299153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2125179352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27983872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    175243264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     79101952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    159711232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       874496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37302272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2471936                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22624256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36269238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2982137335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    573591280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3591997854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1652265280                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1621369263                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3273634543                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36269238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4634402616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2194960543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6865632397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       879808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       882752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       879808                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       879808                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13747                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           46                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13793                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18033609                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60344                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18093952                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18033609                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18033609                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18033609                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60344                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18093952                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     76152832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        55948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         305408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           76517188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27983872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29701696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1189888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1195597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       437248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             464089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1560920533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1146778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6260012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1568388814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4314581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26866102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    573591280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4029915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            608801878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4314581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26927594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2134511814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4029915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1146778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6260012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2177190693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1625733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006374080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1822                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1822                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2155489                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             492159                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1195602                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     464089                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1195602                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   464089                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1409                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             74639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             74629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             74585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             74667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             74619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             74608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             74620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            74693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            74684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            74652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            74622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            74593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            74650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28988                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39201657010                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5970965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70549223260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32826.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59076.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2108                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1113245                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430625                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1195599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               464089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1046566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.634151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.605247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.816218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3748      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3321      2.90%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1747      1.53%      7.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1969      1.72%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2240      1.96%     11.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1364      1.19%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1668      1.46%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2045      1.79%     15.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        96306     84.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114408                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     655.425906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1458.768274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1378     75.63%     75.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.16%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     75.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.16%     76.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.16%     76.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.38%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          163      8.95%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     85.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     85.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.22%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           14      0.77%     86.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.16%     86.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.11%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      4.23%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           81      4.45%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.11%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.38%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           67      3.68%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1822                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     254.710757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.186762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    422.829616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1298     71.24%     71.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            50      2.74%     73.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      0.82%     74.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.27%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.44%     75.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.27%     75.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.66%     76.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.27%     76.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     76.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.11%     76.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.11%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     77.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.11%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.11%     77.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.11%     77.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.05%     77.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.16%     77.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.16%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      0.44%     78.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          391     21.46%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            2      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1822                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               76428352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   90176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29701312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                76517508                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29701696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1566.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       608.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1568.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    608.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48787177625                       # Total gap between requests
system.mem_ctrls.avgGap                      29395.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     76063040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56268                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       305024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       212160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27981824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61491.627780364768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1559080047.840998888016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1153336.970648521557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6252140.757359327748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4348687.916627395898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26866102.121426567435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 573549302.007892489433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4029915.318213985302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1189888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3289                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       437248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3643510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  70131492250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    217662515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    196424985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 145348327355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  15948988245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 855999161555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6935297360                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60725.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58939.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    246782.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41161.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44192255.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    778759.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1957697.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2257583.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         56453247.675001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         39401770.799999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2171967618.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       644959349.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     467036217.899901                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     612598527.074835                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     495326231.700018                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4487742963.150029                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.986207                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25718684425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2639070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20430699235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5892                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2946                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14636877.885268                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    84787167.070829                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2946    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2946                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     54760212125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43120242250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       861608                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           861608                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       861608                       # number of overall hits
system.cpu.icache.overall_hits::total          861608                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13747                       # number of overall misses
system.cpu.icache.overall_misses::total         13747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    597667500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    597667500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    597667500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    597667500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       875355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       875355                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       875355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       875355                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015704                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015704                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015704                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015704                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43476.212992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43476.212992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43476.212992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43476.212992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    576128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    576128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    576128000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    576128000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015704                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015704                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015704                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015704                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41909.362043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41909.362043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41909.362043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41909.362043                       # average overall mshr miss latency
system.cpu.icache.replacements                  13583                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       861608                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          861608                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    597667500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    597667500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       875355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       875355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015704                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015704                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43476.212992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43476.212992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    576128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    576128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015704                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015704                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41909.362043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41909.362043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.192949                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3345767                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.320180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.192949                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1764457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1764457                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1021651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1021651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1021651                       # number of overall hits
system.cpu.dcache.overall_hits::total         1021651                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6192                       # number of overall misses
system.cpu.dcache.overall_misses::total          6192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    454053500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    454053500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    454053500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    454053500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1027843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1027843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1027843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1027843                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73329.053618                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73329.053618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73329.053618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73329.053618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3289                       # number of writebacks
system.cpu.dcache.writebacks::total              3289                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1374                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1374                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30677                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30677                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354920000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354920000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65104375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65104375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004687                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73665.421337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73665.421337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73665.421337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73665.421337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2122.253643                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2122.253643                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4819                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       641368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          641368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    250340250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    250340250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       644622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       644622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76933.082360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76933.082360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2989                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2989                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    244777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    244777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65104375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65104375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75362.530788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75362.530788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21781.323185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21781.323185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       380283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         380283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    203713250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    203713250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       383221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       383221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69337.389381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69337.389381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27688                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27688                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004097                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004097                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70154.458599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70154.458599                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135678                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.154804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4116191                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4116191                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97880454375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                97881798750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    511                       # Simulator instruction rate (inst/s)
host_mem_usage                               25851520                       # Number of bytes of host memory used
host_op_rate                                      525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                129171.71                       # Real time elapsed on the host
host_tick_rate                                 377702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65981953                       # Number of instructions simulated
sim_ops                                      67756614                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048788                       # Number of seconds simulated
sim_ticks                                 48788473750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.729317                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190690                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               248523                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2961                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17352                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            240265                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29779                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           36305                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6526                       # Number of indirect misses.
system.cpu.branchPred.lookups                  437091                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   75013                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4130                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2451757                       # Number of instructions committed
system.cpu.committedOps                       2721524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.699874                       # CPI: cycles per instruction
system.cpu.discardedOps                         50645                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1435028                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            585735                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           272889                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5721081                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.270279                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2946                       # number of quiesce instructions executed
system.cpu.numCycles                          9071193                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2946                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1662567     61.09%     61.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7027      0.26%     61.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                 638878     23.48%     84.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                413051     15.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2721524                       # Class of committed instruction
system.cpu.quiesceCycles                     68990365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3350112                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          850                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36977                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1193921                       # Transaction distribution
system.membus.trans_dist::ReadResp            1210910                       # Transaction distribution
system.membus.trans_dist::WriteReq             488488                       # Transaction distribution
system.membus.trans_dist::WriteResp            488488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3289                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15114                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1570                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1571                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3249                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        41079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        41079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        49400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3303456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3303456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3420348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       879872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       879872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       516032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       608789                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    105709316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    105709316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107197977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1703089                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022622                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1702217     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     872      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1703089                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3903101585                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            62534750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            40720890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11778125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           61270229                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7071821442                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69367000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1079808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1079808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2564753                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2564751                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        49400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       205040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       327920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6692864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      6877184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7289120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        65905                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3279800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5245880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    107085824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    110034944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        62284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        62284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    115900533                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        12270135125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          7902100                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          723                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  10127324561                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5806479000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4029804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20149021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3022353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4029804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31230983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4029804                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3022353                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7052157                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4029804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20149021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7052157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7052157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38283141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        62284                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       209740                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1949                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149405                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3022353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7052157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10074511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3022353                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1276613                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4298966                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3022353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10074511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1276613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14373477                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1190932                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1190924                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       460800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       460800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3254272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1960                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3303456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1313720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    104136704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        62284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    105709316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1964866                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1964866    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1964866                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4187328460                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6415381000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99746240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24219760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1977299813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26865362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40298043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2044463217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40298043                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40359533                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80657575                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2017597855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67224894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40298043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2125120792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27983872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    175243264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     79101952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    159711232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       874496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37302272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2471936                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22624256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36268238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2982055162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    573575475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3591898876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1652219752                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1621324586                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3273544338                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36268238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4634274914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2194900061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6865443213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       879872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       882816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       879872                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       879872                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13748                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           46                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13794                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18034424                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60342                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18094766                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18034424                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18034424                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18034424                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60342                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18094766                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     76152832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        62412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         305472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           76523716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27983872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29701696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1189888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1195699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       437248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             464089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1560877522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1279237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6261151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1568479399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4314462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26865362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    573575475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4029804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            608785103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4314462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26926852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2134452997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4029804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1279237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6261151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2177264502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1625733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006374080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1822                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1822                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2155668                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             492159                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1195705                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     464089                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1195705                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   464089                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1409                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             74639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             74629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             74585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             74683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             74651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             74640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             74620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            74693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            74684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            74652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            74622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            74594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            74650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28988                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39206567085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5971475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70556810835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32828.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59078.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2108                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1113338                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430625                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1195702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               464089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1046650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.629426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.605445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.813083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3748      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3321      2.90%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1747      1.53%      7.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1970      1.72%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2240      1.96%     11.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1365      1.19%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1670      1.46%     14.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2045      1.79%     15.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        96311     84.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     655.425906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1458.768274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1378     75.63%     75.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.16%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     75.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.16%     76.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.16%     76.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.38%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          163      8.95%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     85.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     85.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.22%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           14      0.77%     86.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.16%     86.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.11%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      4.23%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           81      4.45%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.11%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.38%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           67      3.68%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1822                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     254.710757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.186762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    422.829616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1298     71.24%     71.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            50      2.74%     73.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      0.82%     74.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.27%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.44%     75.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.27%     75.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.66%     76.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.27%     76.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     76.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.11%     76.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.11%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     77.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.11%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.11%     77.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.11%     77.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.05%     77.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.16%     77.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.16%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      0.44%     78.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          391     21.46%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            2      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1822                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               76434880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   90176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29701312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                76524100                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29701696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1566.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       608.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1568.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    608.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48788520625                       # Total gap between requests
system.mem_ctrls.avgGap                      29394.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     76063040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        62732                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       305088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       212160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27981824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61489.933367714752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1559037087.115273952484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1285795.500007827301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6253280.263763119467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4348568.087764786556                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26865361.821243692189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 573533497.755707144737                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4029804.273186553735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1189888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3289                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       437248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3643510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  70131492250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    225083875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    196591200                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 145348327355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  15948988245                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 855999161555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6935297360                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60725.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58939.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    228743.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41188.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44192255.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    778759.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1957697.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2257583.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         56457688.500001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         39405214.799999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2172149493.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       644959349.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     467073381.599901                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     612633835.012335                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     495326942.700018                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4488005905.612530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.989061                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25718684425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2639280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20431833610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5892                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2946                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14636877.885268                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    84787167.070829                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2946    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2946                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     54761556500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43120242250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       862093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           862093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       862093                       # number of overall hits
system.cpu.icache.overall_hits::total          862093                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13748                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13748                       # number of overall misses
system.cpu.icache.overall_misses::total         13748                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    597711250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    597711250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    597711250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    597711250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       875841                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       875841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       875841                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       875841                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015697                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015697                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015697                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43476.232907                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43476.232907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43476.232907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43476.232907                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13748                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13748                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13748                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13748                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    576170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    576170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    576170000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    576170000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015697                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015697                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015697                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015697                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41909.368635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41909.368635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41909.368635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41909.368635                       # average overall mshr miss latency
system.cpu.icache.replacements                  13583                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       862093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          862093                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13748                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    597711250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    597711250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       875841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       875841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43476.232907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43476.232907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    576170000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    576170000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41909.368635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41909.368635                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.193080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14806495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1062.082706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.193080                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1765430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1765430                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1022446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1022446                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1022446                       # number of overall hits
system.cpu.dcache.overall_hits::total         1022446                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6193                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6193                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6193                       # number of overall misses
system.cpu.dcache.overall_misses::total          6193                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    454253500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    454253500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    454253500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    454253500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1028639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1028639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1028639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1028639                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73349.507508                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73349.507508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73349.507508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73349.507508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3289                       # number of writebacks
system.cpu.dcache.writebacks::total              3289                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1374                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1374                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30677                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30677                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    355118625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    355118625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    355118625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    355118625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65104375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65104375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004685                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004685                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004685                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004685                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73691.351940                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73691.351940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73691.351940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73691.351940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2122.253643                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2122.253643                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4820                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       641812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          641812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    250540250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    250540250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       645067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       645067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76970.890937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76970.890937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2989                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2989                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    244976125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    244976125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65104375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65104375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75400.469375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75400.469375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21781.323185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21781.323185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       380634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         380634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    203713250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    203713250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       383572                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       383572                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69337.389381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69337.389381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27688                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27688                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70154.458599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70154.458599                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1029603                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            193.098837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4119376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4119376                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97881798750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
