
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.09

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.10    0.10    0.30 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.10    0.00    0.30 ^ counter_reg[3]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.14    0.14   library removal time
                                  0.14   data required time
-----------------------------------------------------------------------------
                                  0.14   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _15_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.14    0.16    0.36 ^ _15_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _04_ (net)
                  0.14    0.00    0.36 ^ _29_/A1 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.03    0.10    0.46 v _29_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _03_ (net)
                  0.03    0.00    0.46 v counter_reg[3]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.10    0.10    0.30 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.10    0.00    0.30 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s15_1)
     3    0.01    0.14    0.27    0.57 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s15_1)
                                         net1 (net)
                  0.14    0.00    0.57 ^ counter_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.57   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  4.62   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.01    0.14    0.55    0.55 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net7 (net)
                  0.14    0.00    0.55 ^ _17_/A (sky130_fd_sc_hd__or2_0)
     1    0.00    0.07    0.14    0.69 ^ _17_/X (sky130_fd_sc_hd__or2_0)
                                         _06_ (net)
                  0.07    0.00    0.69 ^ _19_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.07    0.09    0.77 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _00_ (net)
                  0.07    0.00    0.77 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.77   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.14    4.86   library setup time
                                  4.86   data required time
-----------------------------------------------------------------------------
                                  4.86   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  4.09   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.10    0.10    0.30 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.10    0.00    0.30 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s15_1)
     3    0.01    0.14    0.27    0.57 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s15_1)
                                         net1 (net)
                  0.14    0.00    0.57 ^ counter_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.57   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  4.62   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.01    0.14    0.55    0.55 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net7 (net)
                  0.14    0.00    0.55 ^ _17_/A (sky130_fd_sc_hd__or2_0)
     1    0.00    0.07    0.14    0.69 ^ _17_/X (sky130_fd_sc_hd__or2_0)
                                         _06_ (net)
                  0.07    0.00    0.69 ^ _19_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.07    0.09    0.77 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _00_ (net)
                  0.07    0.00    0.77 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.77   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.14    4.86   library setup time
                                  4.86   data required time
-----------------------------------------------------------------------------
                                  4.86   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  4.09   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.3142368793487549

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.4582829475402832

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9012

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.06240471079945564

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.06592799723148346

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9466

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.55    0.55 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.14    0.69 ^ _17_/X (sky130_fd_sc_hd__or2_0)
   0.09    0.77 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    0.77 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.77   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.14    4.86   library setup time
           4.86   data required time
---------------------------------------------------------
           4.86   data required time
          -0.77   data arrival time
---------------------------------------------------------
           4.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.37    0.37 v counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.10    0.47 ^ _28_/Y (sky130_fd_sc_hd__nor2_1)
   0.05    0.52 v _29_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    0.52 v counter_reg[3]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           0.52   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
  -0.02   -0.02   library hold time
          -0.02   data required time
---------------------------------------------------------
          -0.02   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.7739

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
4.0911

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
528.634190

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.95e-05   7.32e-06   4.22e-11   4.68e-05  75.1%
Combinational          8.93e-06   6.60e-06   5.21e-11   1.55e-05  24.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.84e-05   1.39e-05   9.43e-11   6.23e-05 100.0%
                          77.6%      22.4%       0.0%
