// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness.h"
#include "Vtestharness__Syms.h"

#include "verilated_dpi.h"

void Vtestharness::_settle__TOP__10(Vtestharness__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness::_settle__TOP__10\n"); );
    Vtestharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VlWide<5>/*159:0*/ __Vtemp34;
    VlWide<3>/*95:0*/ __Vtemp61;
    // Body
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_data_ram_input[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_data_rdata_i
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_data_ram_input[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_data_rdata_i
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_data_ram_input[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_data_rdata_i
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_data_ram_input[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_data_rdata_i
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_tag_ram_input[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_tag_rdata_i
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_tag_ram_input[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_tag_rdata_i
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_tag_ram_input[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_tag_rdata_i
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_tag_ram_input[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_tag_rdata_i
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus = 0U;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (2U | (0xfffffff0U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (0x80U | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (0xffffffdfU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfff1ffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | ((0x80000U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q) 
                            >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                           << 0x13U)) | ((0x40000U 
                                          & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q) 
                                              >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                                             << 0x12U)) 
                                         | (0x20000U 
                                            & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q) 
                                                >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                                               << 0x11U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffeffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x10000U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q) 
                           >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                          << 0x10U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xffff0fffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (((0U < vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__hartsel) 
               << 0xfU) | ((0U < vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__hartsel) 
                           << 0xeU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffffdffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x200U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                         >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                        << 9U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffffeffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x100U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                         >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                        << 8U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffff7ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x800U & ((~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                            >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart))) 
                        << 0xbU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffffbffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x400U & ((~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                            >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart))) 
                        << 0xaU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs = 0U;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = (2U | (0xfffffff0U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = (0x8000000U | (0xe0ffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = ((0xffffefffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__cmdbusy) 
              << 0xcU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = ((0xfffff8ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q) 
              << 8U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data = 0U;
    if ((((2U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)) 
          & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_req_valid)) 
         & (1U == (3U & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                 >> 0x20U)))))) {
        if ((((((((((4U <= (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U)))) 
                    & (5U >= (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U))))) 
                   | (0x10U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                 >> 0x22U))))) 
                  | (0x11U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) 
                 | (0x12U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U))))) 
                | (0x16U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                              >> 0x22U))))) 
               | (0x18U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U))))) 
              | (0x17U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U))))) 
             | ((0x20U <= (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U)))) 
                & (0x27U >= (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                              >> 0x22U))))))) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                = (((4U <= (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U)))) 
                    & (5U >= (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U)))))
                    ? (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q 
                               >> (0x20U & ((IData)(
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U)) 
                                            << 5U))))
                    : ((0x10U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                   >> 0x22U))))
                        ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q
                        : ((0x11U == (0x7fU & (IData)(
                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                       >> 0x22U))))
                            ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus
                            : ((0x12U == (0x7fU & (IData)(
                                                          (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                           >> 0x22U))))
                                ? (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                           >> (0x3fU 
                                               & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart) 
                                                  << 5U))))
                                : ((0x16U == (0x7fU 
                                              & (IData)(
                                                        (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                         >> 0x22U))))
                                    ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs
                                    : ((0x18U == (0x7fU 
                                                  & (IData)(
                                                            (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                             >> 0x22U))))
                                        ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q
                                        : ((0x17U == 
                                            (0x7fU 
                                             & (IData)(
                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))
                                            ? 0U : 
                                           vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[
                                           (7U & (IData)(
                                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                          >> 0x22U)))])))))));
        } else {
            if (((((((((0x40U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                   >> 0x22U)))) 
                       | (0x13U == (0x7fU & (IData)(
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U))))) 
                      | (0x34U == (0x7fU & (IData)(
                                                   (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                    >> 0x22U))))) 
                     | (0x35U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                   >> 0x22U))))) 
                    | (0x38U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                  >> 0x22U))))) 
                   | (0x39U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                 >> 0x22U))))) 
                  | (0x3aU == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) 
                 | (0x3cU == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U)))))) {
                if ((0x40U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0;
                } else {
                    if ((0x13U == (0x7fU & (IData)(
                                                   (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                    >> 0x22U))))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1;
                    } else {
                        if ((0x34U == (0x7fU & (IData)(
                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2;
                        } else {
                            if ((0x35U == (0x7fU & (IData)(
                                                           (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                            >> 0x22U))))) {
                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                    = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum3;
                            } else {
                                if ((0x38U == (0x7fU 
                                               & (IData)(
                                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                          >> 0x22U))))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q;
                                } else {
                                    if ((0x39U == (0x7fU 
                                                   & (IData)(
                                                             (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                              >> 0x22U))))) {
                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                            = (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q);
                                    } else {
                                        if ((0x3aU 
                                             == (0x7fU 
                                                 & (IData)(
                                                           (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                            >> 0x22U))))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                                = (IData)(
                                                          (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                                                           >> 0x20U));
                                        } else {
                                            if ((1U 
                                                 & (~ 
                                                    ((0U 
                                                      != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                                     | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                                        >> 0x16U))))) {
                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                                    = (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q);
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x3dU == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) {
                    if ((1U & (~ ((0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                  | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                     >> 0x16U))))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                            = (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q 
                                       >> 0x20U));
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left)
            ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_a);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed 
        = (0x1ffffffffULL & VL_SHIFTRS_QQI(33,33,5, 
                                           (((QData)((IData)(
                                                             ((8U 
                                                               == (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator)) 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand 
                                                                 >> 0x1fU)))) 
                                             << 0x20U) 
                                            | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand))), 
                                           (0x1fU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
        = (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext 
        = (1U & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext 
                         >> 0x20U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xfffffff8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((4U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                     >> 0x1bU)) | ((2U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                          >> 0x1dU)) 
                                   | (1U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                            >> 0x1fU)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xffffffc7U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x20U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                        >> 0x15U)) | ((0x10U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                >> 0x17U)) 
                                      | (8U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                               >> 0x19U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xfffffe3fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x100U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                         >> 0xfU)) | ((0x80U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                >> 0x11U)) 
                                      | (0x40U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                  >> 0x13U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xfffff1ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x800U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                         >> 9U)) | ((0x400U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                               >> 0xbU)) 
                                    | (0x200U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                 >> 0xdU)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xffff8fffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x4000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                          >> 3U)) | ((0x2000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                 >> 5U)) 
                                     | (0x1000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                   >> 7U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xfffc7fffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x20000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                           << 3U)) | ((0x10000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                   << 1U)) 
                                      | (0x8000U & 
                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                          >> 1U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xffe3ffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x100000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                            << 9U)) | ((0x80000U & 
                                        (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                         << 7U)) | 
                                       (0x40000U & 
                                        (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                         << 5U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xff1fffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x800000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                            << 0xfU)) | ((0x400000U 
                                          & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                             << 0xdU)) 
                                         | (0x200000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                               << 0xbU)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xf8ffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x4000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                             << 0x15U)) | ((0x2000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                               << 0x13U)) 
                                           | (0x1000000U 
                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                 << 0x11U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0xc7ffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x20000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                              << 0x1bU)) | ((0x10000000U 
                                             & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                << 0x19U)) 
                                            | (0x8000000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                                  << 0x17U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev 
        = ((0x3fffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev) 
           | ((0x80000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                              << 0x1fU)) | (0x40000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
                                               << 0x1dU))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left)
            ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
    if ((0x800U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
        if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
            if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                  >> 7U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 6U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 5U)))) {
                                if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 3U)))) {
                                        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 1U)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                }
                                            }
                                        } else {
                                            if ((2U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                    = 
                                                    ((1U 
                                                      & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                      ? 0U
                                                      : 0x16U);
                                            } else {
                                                if (
                                                    (1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 6U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 5U)))) {
                                if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                        = (IData)((
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                   [
                                                   (0x1fU 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))] 
                                                   >> 0x20U));
                                } else {
                                    if ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                            = (IData)(
                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                       [
                                                       (0x1fU 
                                                        & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))] 
                                                       >> 0x20U));
                                    } else {
                                        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                = (IData)(
                                                          (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                           [
                                                           (0x1fU 
                                                            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))] 
                                                           >> 0x20U));
                                        } else {
                                            if ((2U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                    = (IData)(
                                                              (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                               [
                                                               (0x1fU 
                                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))] 
                                                               >> 0x20U));
                                            } else {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = (IData)(
                                                                  (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                                   [
                                                                   (0x1fU 
                                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))] 
                                                                   >> 0x20U));
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 6U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 5U)))) {
                                if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                        = (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                  [
                                                  (0x1fU 
                                                   & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))]);
                                } else {
                                    if ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                            = (IData)(
                                                      vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                      [
                                                      (0x1fU 
                                                       & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))]);
                                    } else {
                                        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                = (IData)(
                                                          vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                          [
                                                          (0x1fU 
                                                           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))]);
                                        } else {
                                            if ((2U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                    = (IData)(
                                                              vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                              [
                                                              (0x1fU 
                                                               & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))]);
                                            } else {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = (IData)(
                                                                  vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter
                                                                  [
                                                                  (0x1fU 
                                                                   & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))]);
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
            if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 5U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 4U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 3U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 2U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 1U)))) {
                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                    = 
                                                    ((1U 
                                                      & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                      ? 0U
                                                      : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q));
                                            }
                                        }
                                    }
                                }
                            }
                        } else {
                            if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 3U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 2U)))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                = (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q
                                                     : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q
                                                     : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q));
                                        }
                                    }
                                } else {
                                    if ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 2U)))) {
                                            if ((2U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                }
                                            } else {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                }
                                            }
                                        }
                                    } else {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 2U)))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 6U)))) {
                            if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                        = ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                            ? ((4U 
                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [0xfU]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [0xeU])
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [0xdU]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [0xcU]))
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [0xbU]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [0xaU])
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [9U]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [8U])))
                                            : ((4U 
                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [7U]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [6U])
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [5U]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [4U]))
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [3U]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [2U])
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [1U]
                                                     : 
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata
                                                    [0U]))));
                                } else {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 3U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 2U)))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                = (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                      [0xfU] 
                                                      << 0x18U) 
                                                     | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                         [0xeU] 
                                                         << 0x10U) 
                                                        | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                            [0xdU] 
                                                            << 8U) 
                                                           | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                           [0xcU])))
                                                     : 
                                                    ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                      [0xbU] 
                                                      << 0x18U) 
                                                     | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                         [0xaU] 
                                                         << 0x10U) 
                                                        | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                            [9U] 
                                                            << 8U) 
                                                           | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                           [8U]))))
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? 
                                                    ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                      [7U] 
                                                      << 0x18U) 
                                                     | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                         [6U] 
                                                         << 0x10U) 
                                                        | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                            [5U] 
                                                            << 8U) 
                                                           | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                           [4U])))
                                                     : 
                                                    ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                         [2U] 
                                                         << 0x10U) 
                                                        | ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                            [1U] 
                                                            << 8U) 
                                                           | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata
                                                           [0U])))));
                                        }
                                    }
                                }
                            }
                        }
                    } else {
                        if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 5U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 4U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 3U)))) {
                                        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 1U)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        (0xfffffff7U 
                                                         & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int);
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        (0xffffff7fU 
                                                         & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int);
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        (0xfffff7ffU 
                                                         & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int);
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        (0x8000ffffU 
                                                         & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int);
                                                }
                                            }
                                        } else {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                = (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q
                                                     : 
                                                    ((0x80000000U 
                                                      & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q) 
                                                         << 0x1aU)) 
                                                     | (0x1fU 
                                                        & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q))))
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))
                                                     ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q
                                                     : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q));
                                        }
                                    }
                                }
                            }
                        } else {
                            if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmevent
                                        [(0x1fU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))];
                                } else {
                                    if ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmevent
                                            [(0x1fU 
                                              & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))];
                                    } else {
                                        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmevent
                                                [(0x1fU 
                                                  & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))];
                                        } else {
                                            if ((2U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                if (
                                                    (1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmevent
                                                        [
                                                        (0x1fU 
                                                         & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))];
                                                }
                                            } else {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        (0xfffffff8U 
                                                         | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_q));
                                                }
                                            }
                                        }
                                    }
                                }
                            } else {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 4U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 3U)))) {
                                        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            if ((2U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                }
                                            } else {
                                                if (
                                                    (1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q;
                                                } else {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xfffffff7U 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (8U 
                                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                                               >> 0xeU)));
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xffffff7fU 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (0x80U 
                                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                                               >> 9U)));
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xfffff7ffU 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (0x800U 
                                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                                               >> 4U)));
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0x8000ffffU 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (0x7fff0000U 
                                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                                               << 0x10U)));
                                                }
                                            }
                                        } else {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 1U)))) {
                                                if (
                                                    (1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0x40101104U;
                                                } else {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = 0U;
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xfffffff7U 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (8U 
                                                            & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                               >> 2U)));
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xffffff7fU 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (0x80U 
                                                            & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                               << 3U)));
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xffffe7ffU 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (0x1800U 
                                                            & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                               << 9U)));
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xfffdffffU 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (0x20000U 
                                                            & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                               << 0x10U)));
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int 
                                                        = 
                                                        ((0xffdfffffU 
                                                          & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int) 
                                                         | (0x200000U 
                                                            & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                               << 0x15U)));
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[1U] 
        = ((3U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[1U]) 
           | (0xfffffffcU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram0_slave_resp) 
                             << 2U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[2U] 
        = ((3U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram0_slave_resp) 
                  >> 0x1eU)) | (0xfffffffcU & ((0xfffffff0U 
                                                & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram1_slave_resp) 
                                                   << 4U)) 
                                               | ((IData)(
                                                          (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram0_slave_resp 
                                                           >> 0x20U)) 
                                                  << 2U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[3U] 
        = ((3U & ((3U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram1_slave_resp) 
                         >> 0x1cU)) | ((IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram0_slave_resp 
                                                >> 0x20U)) 
                                       >> 0x1eU))) 
           | (0xfffffffcU & ((0xffffffc0U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_slave_resp) 
                                             << 6U)) 
                             | ((0xcU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram1_slave_resp) 
                                         >> 0x1cU)) 
                                | (0xfffffff0U & ((IData)(
                                                          (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram1_slave_resp 
                                                           >> 0x20U)) 
                                                  << 4U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[4U] 
        = ((3U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_slave_resp) 
                   >> 0x1aU) | ((IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__ram1_slave_resp 
                                         >> 0x20U)) 
                                >> 0x1cU))) | (0xfffffffcU 
                                               & ((0xffffff00U 
                                                   & ((IData)(
                                                              (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__gnt_o)) 
                                                                << 0x21U) 
                                                               | (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_valid_q)) 
                                                                   << 0x20U) 
                                                                  | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_rdata_q))))) 
                                                      << 8U)) 
                                                  | ((0x3cU 
                                                      & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_slave_resp) 
                                                         >> 0x1aU)) 
                                                     | (0xffffffc0U 
                                                        & ((IData)(
                                                                   (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_slave_resp 
                                                                    >> 0x20U)) 
                                                           << 6U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U] 
        = ((0xfffffc00U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U]) 
           | ((3U & (((IData)((((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__gnt_o)) 
                                << 0x21U) | (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_valid_q)) 
                                              << 0x20U) 
                                             | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_rdata_q))))) 
                      >> 0x18U) | ((IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_slave_resp 
                                            >> 0x20U)) 
                                   >> 0x1aU))) | (0xfffffffcU 
                                                  & ((0xfcU 
                                                      & ((IData)(
                                                                 (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__gnt_o)) 
                                                                   << 0x21U) 
                                                                  | (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_valid_q)) 
                                                                      << 0x20U) 
                                                                     | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_rdata_q))))) 
                                                         >> 0x18U)) 
                                                     | (0xffffff00U 
                                                        & ((IData)(
                                                                   ((((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__gnt_o)) 
                                                                      << 0x21U) 
                                                                     | (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_valid_q)) 
                                                                         << 0x20U) 
                                                                        | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_rdata_q)))) 
                                                                    >> 0x20U)) 
                                                           << 8U))))));
    __Vtemp34[2U] = ((0xffffffc0U & ((IData)((((QData)((IData)(
                                                               (0xfffffffcU 
                                                                & ((IData)(
                                                                           (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                            >> 3U)) 
                                                                   << 2U)))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((1U 
                                                                  & (IData)(
                                                                            (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                             >> 2U)))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(
                                                                             (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                              >> 1U)))
                                                                   ? 
                                                                  ((0xff000000U 
                                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                       << 0x18U)) 
                                                                   | (0xffffffU 
                                                                      & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                         >> 8U)))
                                                                   : 
                                                                  ((0xffff0000U 
                                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                       << 0x10U)) 
                                                                   | (0xffffU 
                                                                      & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                         >> 0x10U))))
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(
                                                                             (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                              >> 1U)))
                                                                   ? 
                                                                  ((0xffffff00U 
                                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                       << 8U)) 
                                                                   | (0xffU 
                                                                      & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                         >> 0x18U)))
                                                                   : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b)))))) 
                                     << 6U)) | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__core_instr_req[2U]);
    __Vtemp34[3U] = ((0x3fU & ((IData)((((QData)((IData)(
                                                         (0xfffffffcU 
                                                          & ((IData)(
                                                                     (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                      >> 3U)) 
                                                             << 2U)))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                       >> 2U)))
                                                            ? 
                                                           ((1U 
                                                             & (IData)(
                                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                        >> 1U)))
                                                             ? 
                                                            ((0xff000000U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                 << 0x18U)) 
                                                             | (0xffffffU 
                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                   >> 8U)))
                                                             : 
                                                            ((0xffff0000U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                 << 0x10U)) 
                                                             | (0xffffU 
                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                   >> 0x10U))))
                                                            : 
                                                           ((1U 
                                                             & (IData)(
                                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                        >> 1U)))
                                                             ? 
                                                            ((0xffffff00U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                 << 8U)) 
                                                             | (0xffU 
                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                   >> 0x18U)))
                                                             : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b)))))) 
                               >> 0x1aU)) | (0xffffffc0U 
                                             & ((IData)(
                                                        ((((QData)((IData)(
                                                                           (0xfffffffcU 
                                                                            & ((IData)(
                                                                                (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                                >> 3U)) 
                                                                               << 2U)))) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            ((1U 
                                                                              & (IData)(
                                                                                (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                                >> 2U)))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(
                                                                                (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                                >> 1U)))
                                                                               ? 
                                                                              ((0xff000000U 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                                << 0x18U)) 
                                                                               | (0xffffffU 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                                >> 8U)))
                                                                               : 
                                                                              ((0xffff0000U 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                                << 0x10U)) 
                                                                               | (0xffffU 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                                >> 0x10U))))
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(
                                                                                (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                                >> 1U)))
                                                                               ? 
                                                                              ((0xffffff00U 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                                << 8U)) 
                                                                               | (0xffU 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                                >> 0x18U)))
                                                                               : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b))))) 
                                                         >> 0x20U)) 
                                                << 6U)));
    __Vtemp34[4U] = (0x3fU & ((IData)(((((QData)((IData)(
                                                         (0xfffffffcU 
                                                          & ((IData)(
                                                                     (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                      >> 3U)) 
                                                             << 2U)))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          ((1U 
                                                            & (IData)(
                                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                       >> 2U)))
                                                            ? 
                                                           ((1U 
                                                             & (IData)(
                                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                        >> 1U)))
                                                             ? 
                                                            ((0xff000000U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                 << 0x18U)) 
                                                             | (0xffffffU 
                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                   >> 8U)))
                                                             : 
                                                            ((0xffff0000U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                 << 0x10U)) 
                                                             | (0xffffU 
                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                   >> 0x10U))))
                                                            : 
                                                           ((1U 
                                                             & (IData)(
                                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                        >> 1U)))
                                                             ? 
                                                            ((0xffffff00U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                 << 8U)) 
                                                             | (0xffU 
                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b 
                                                                   >> 0x18U)))
                                                             : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b))))) 
                                       >> 0x20U)) >> 0x1aU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__core_instr_req[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__core_instr_req[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[2U] 
        = __Vtemp34[2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[3U] 
        = __Vtemp34[3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[4U] 
        = ((0xfffff000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_master_req[0U] 
                           << 0xcU)) | ((0xffffffc0U 
                                         & ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__data_req_out) 
                                              & (~ 
                                                 vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pmp_req_err
                                                 [2U])) 
                                             << 0xbU) 
                                            | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_we) 
                                                << 0xaU) 
                                               | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be) 
                                                  << 6U)))) 
                                        | __Vtemp34[4U]));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[5U] 
        = ((0xfffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_master_req[0U] 
                      >> 0x14U)) | (0xfffff000U & (
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_master_req[1U] 
                                                   << 0xcU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[6U] 
        = ((0xfffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_master_req[1U] 
                      >> 0x14U)) | (0xfffff000U & (
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_master_req[2U] 
                                                   << 0xcU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
    if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_push) 
         & (2U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n 
            = (((~ (0xffffffffULL << (0x3fU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
                                               << 5U)))) 
                & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n) 
               | ((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data)) 
                  << (0x3fU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
                               << 5U))));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_result = 0U;
    if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator) 
                      >> 5U)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator) 
                          >> 4U)))) {
                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator) 
                              >> 3U)))) {
                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator) 
                                  >> 2U)))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator) 
                                      >> 1U)))) {
                            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator)))) {
                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_result = 0U;
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_result 
            = ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                ? ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                    ? 0U : ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                             ? ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                 ? ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                     ? 0U : ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                              ? 0U : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result)))
                                 : ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                     ? ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                         ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result)
                                         : 0U) : 0U))
                             : 0U)) : ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                        ? ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result))
                                                    : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result))
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                    ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                     ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result)
                                                     : (IData)(
                                                               (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                                >> 1U)))))
                                            : ((4U 
                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                    ? (IData)(
                                                              (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                               >> 1U))
                                                    : 0U)
                                                : 0U))
                                        : ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                    ? 0U
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                     ? 0U
                                                     : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result))
                                                : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result)
                                            : ((4U 
                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator))
                                                    ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result
                                                    : (IData)(
                                                              (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                               >> 1U)))))));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr
        [3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
        = ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op))
            ? ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op))
                ? ((~ vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_a) 
                   & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int)
                : (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_a 
                   | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int))
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_a);
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_sel) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o[0U] 
            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_imd_val_d
            [0U];
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o[1U] 
            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_imd_val_d
            [1U];
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o[0U] 
            = (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d
                              [0U]));
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o[1U] 
            = (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d
                              [1U]));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[1U] 
        = (IData)((((QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[3U] 
                                      << 0x1cU) | (
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[2U] 
                                                   >> 4U)))) 
                    << 0x20U) | (QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[2U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[1U] 
                                                    >> 2U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[2U] 
        = (IData)(((((QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[3U] 
                                       << 0x1cU) | 
                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[2U] 
                                       >> 4U)))) << 0x20U) 
                    | (QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[2U] 
                                        << 0x1eU) | 
                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[1U] 
                                        >> 2U))))) 
                   >> 0x20U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[3U] 
        = ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[4U] 
            << 0x1aU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[3U] 
                         >> 6U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[4U] 
        = (IData)((((QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[6U] 
                                      << 0x16U) | (
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U] 
                                                   >> 0xaU)))) 
                    << 0x20U) | (QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U] 
                                                  << 0x18U) 
                                                 | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[4U] 
                                                    >> 8U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[5U] 
        = (IData)(((((QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[6U] 
                                       << 0x16U) | 
                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U] 
                                       >> 0xaU)))) 
                     << 0x20U) | (QData)((IData)(((
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U] 
                                                   << 0x18U) 
                                                  | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[4U] 
                                                     >> 8U))))) 
                   >> 0x20U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_gnt 
        = ((0x38U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_gnt)) 
           | ((4U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[3U] 
                     >> 3U)) | ((2U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[2U] 
                                       >> 2U)) | (1U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[1U] 
                                                     >> 1U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_gnt 
        = ((7U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_gnt)) 
           | ((0x20U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[6U] 
                        >> 6U)) | ((0x10U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U] 
                                             >> 5U)) 
                                   | (8U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[4U] 
                                            >> 4U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rvalid 
        = ((0x38U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rvalid)) 
           | ((4U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[3U] 
                     >> 2U)) | ((2U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[2U] 
                                       >> 1U)) | (1U 
                                                  & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[1U]))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rvalid 
        = ((7U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rvalid)) 
           | ((0x20U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[6U] 
                        >> 5U)) | ((0x10U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[5U] 
                                             >> 4U)) 
                                   | (8U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp[4U] 
                                            >> 3U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[2U] 
        = ((0xffffffe0U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[3U] 
                            << 0x1fU) | (0x7fffffe0U 
                                         & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[2U] 
                                            >> 1U)))) 
           | (0x1fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[2U]));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[3U] 
        = ((0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[3U] 
                     >> 1U)) | (0xffffffe0U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[4U] 
                                                << 0x1fU) 
                                               | (0x7fffffe0U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[3U] 
                                                     >> 1U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[4U] 
        = ((0xfffffc00U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[5U] 
                            << 0x1eU) | (0x3ffffc00U 
                                         & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[4U] 
                                            >> 2U)))) 
           | ((0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[4U] 
                        >> 1U)) | (0x3e0U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[5U] 
                                              << 0x1fU) 
                                             | (0x7fffffe0U 
                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[4U] 
                                                   >> 1U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[5U] 
        = ((0x3ffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[5U] 
                      >> 2U)) | (0xfffffc00U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[6U] 
                                                 << 0x1eU) 
                                                | (0x3ffffc00U 
                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[5U] 
                                                      >> 2U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[6U] 
        = ((0x3ffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[6U] 
                      >> 2U)) | (0x7c00U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[6U] 
                                            >> 2U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req 
        = ((4U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[6U] 
                  >> 0xfU)) | ((2U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[4U] 
                                      >> 0xaU)) | (1U 
                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req[2U] 
                                                      >> 5U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__result_ex 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_sel)
            ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__div_sel_ex)
                ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                          [0U]) : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d))
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_result);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mie_d 
        = ((0x20000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                        << 0xeU)) | ((0x10000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                                  << 9U)) 
                                     | ((0x8000U & 
                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          << 4U)) | 
                                        (0x7fffU & 
                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 0x10U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_d 
                    = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_mtval;
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__exception_pc 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_id;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_d 
        = (0xfffffffeU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_d 
        = (0xfffffffeU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int);
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_if) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__exception_pc 
                = (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                   << 1U);
        } else {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_id) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__exception_pc 
                    = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_id;
            }
        }
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_d 
                = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__exception_pc;
        } else {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_d 
                    = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__exception_pc;
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id)))) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id) {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_d 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q;
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_wdata 
        = (0xc0U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_d_ex[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_d_ex[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__rdata_o 
        = ((0xbfU >= (0xffU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q) 
                               << 5U))) ? (((0U == 
                                             (0x1fU 
                                              & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q) 
                                                 << 5U)))
                                             ? 0U : 
                                            (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[
                                             ((IData)(1U) 
                                              + (7U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q)))] 
                                             << ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q) 
                                                     << 5U))))) 
                                           | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata[
                                              (7U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q))] 
                                              >> (0x1fU 
                                                  & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q) 
                                                     << 5U))))
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand4);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_gnt 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_gnt;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid 
        = (((5U >= (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q))
             ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rvalid) 
                >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q))
             : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand5)) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[4U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[4U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[5U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[5U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[6U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data[6U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[0U] 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_wdata_sel)
            ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_wdata_sel)
                ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int
                : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__result_ex)
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__result_ex);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_d_ex
        [0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_d_ex
        [1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__rdata_o;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__rdata_o;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__rdata_o;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__ma_gnt 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_gnt;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__vld_o 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__vld_o 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__vld_o 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[4U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[4U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[5U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[5U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[6U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data[6U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid)) 
           | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__vld_o));
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o = 0U;
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__vld_o) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o 
                    = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req));
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o 
            = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid 
        = ((5U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__vld_o) 
              << 1U));
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o = 0U;
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__vld_o) {
            if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o 
                    = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                             >> 1U));
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o 
            = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                     >> 1U));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__vld_o) 
              << 2U));
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o = 0U;
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__vld_o) {
            if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o 
                    = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                             >> 2U));
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o 
            = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                     >> 2U));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0x3ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | (0xfffffc00U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[4U]));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
        = ((0x3ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[5U]) 
           | (0xfffffc00U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[5U]));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = (0x7fffU & ((0x3ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[6U]) 
                      | (0x7c00U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[6U])));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_req 
        = (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o) 
            << 2U) | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o) 
                       << 1U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_req;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | ((0xfffffffeU & (((1U <= (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                               << 1U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req))) 
              | (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffcU & (((2U <= (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | ((0xfffffffcU & (((2U > (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                               << 2U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req))) 
              | (0xfffffffeU & (((1U > (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                                 << 1U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes 
        = ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes)) 
           | ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req)) 
              | (2U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req) 
                        << 1U) | (0xfffffffeU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req)) 
                 | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req) 
                     >> 1U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2 
        = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2 
        = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 1U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((5U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2) 
              << 1U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2 
        = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2) 
              << 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2 
        = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2 
        = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 1U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((5U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2) 
              << 1U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2 
        = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2) 
              << 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes)) 
           | (IData)((0U != (6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U)) | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 2U) & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x33U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
              << 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0x1fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | (0xffffffe0U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[3U] 
                                   << 0x1bU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[2U] 
                                                >> 5U))
                               : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[0U]) 
                             << 5U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
        = ((0x1fU & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                       ? ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[3U] 
                           << 0x1bU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[2U] 
                                        >> 5U)) : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[0U]) 
                     >> 0x1bU)) | (0xffffffe0U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                    ? 
                                                   ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[4U] 
                                                     << 0x1bU) 
                                                    | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[3U] 
                                                       >> 5U))
                                                    : 
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[1U]) 
                                                  << 5U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = ((0xfffffc00U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U]) 
           | ((0x1fU & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                          ? ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[4U] 
                              << 0x1bU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[3U] 
                                           >> 5U)) : 
                         vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[1U]) 
                        >> 0x1bU)) | (0x3e0U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[5U] 
                                                   << 0x1bU) 
                                                  | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[4U] 
                                                     >> 5U))
                                                  : 
                                                 vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data[2U]) 
                                                << 5U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((9U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
              | (2U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                        << 1U) | (0xfffffffeU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xf3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                ? 0U : 1U) << 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xf3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                ? 0U : 1U) << 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((9U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
              | (2U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                        << 1U) | (0xfffffffeU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x3cU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes)) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
               ? (2U | (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes) 
                              >> 4U))) : (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes) 
                                                >> 2U))));
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel) {
        __Vtemp61[1U] = ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                          << 0x16U) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                       >> 0xaU));
        __Vtemp61[2U] = (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                  >> 0xaU));
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                << 0x16U) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                             >> 0xaU));
    } else {
        __Vtemp61[1U] = ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                          << 0x1bU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                       >> 5U));
        __Vtemp61[2U] = (0x1fU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                   << 0x1bU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[4U] 
                                                >> 5U)));
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[3U] 
                << 0x1bU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                             >> 5U));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
        = __Vtemp61[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = ((0xffffffe0U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]) 
           | __Vtemp61[2U]);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[2U] 
        = ((0xffffffe0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 5U)) | (0x1fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[3U] 
        = ((0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                     >> 0x1bU)) | (0xffffffe0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                  << 5U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[4U] 
        = ((0xfffffc00U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0xaU)) | ((0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                  >> 0x1bU)) 
                                        | (0x3e0U & 
                                           (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                            << 5U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[5U] 
        = ((0x3ffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                      >> 0x16U)) | (0xfffffc00U & (
                                                   vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                   << 0xaU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[6U] 
        = ((0xffff8000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[6U]) 
           | ((0x3ffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                         >> 0x16U)) | (0x7c00U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                  << 0xaU))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[6U] 
        = ((0x7fffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[6U]) 
           | (0xffff8000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                             << 0xfU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[7U] 
        = ((0x7fffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                       >> 0x11U)) | (0xffff8000U & 
                                     (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0xfU)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[8U] 
        = ((0x7fffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                       >> 0x11U)) | (0xffff8000U & 
                                     ((0xfff00000U 
                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                          << 0x14U)) 
                                      | (0xf8000U & 
                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                          << 0xfU)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[9U] 
        = ((0x7fffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                       >> 0xcU)) | (0xffff8000U & (
                                                   (0xf8000U 
                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                                       >> 0xcU)) 
                                                   | (0xfff00000U 
                                                      & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                         << 0x14U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0xaU] 
        = ((0x7fffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                       >> 0xcU)) | (0xffff8000U & (
                                                   (0xfe000000U 
                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                                       << 0x19U)) 
                                                   | ((0xf8000U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                          >> 0xcU)) 
                                                      | (0x1f00000U 
                                                         & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                            << 0x14U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0xbU] 
        = ((0x7fffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                       >> 7U)) | (0xffff8000U & ((0x1ff8000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                                     >> 7U)) 
                                                 | (0xfe000000U 
                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                       << 0x19U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0xcU] 
        = (0x3fffffffU & ((0x7fffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      >> 7U)) | (0xffff8000U 
                                                 & ((0x1ff8000U 
                                                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                        >> 7U)) 
                                                    | (0x3e000000U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                          << 0x19U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[2U] 
        = ((0x20U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[2U]) 
           | (0x1fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xeU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfcU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (3U & ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                     ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
                        >> 2U) : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
                                  >> 4U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xeU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfcU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (3U & ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                     ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
                        >> 2U) : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
                                  >> 4U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[2U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[3U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[3U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[4U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[4U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[5U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[5U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[6U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[6U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[7U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[7U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[8U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[8U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[9U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[9U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xaU] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0xaU];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xbU] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0xbU];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xcU] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data[0xcU];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = 0U;
    if (((0xbadacce5U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0xbadacce6U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = 0U;
    }
    if (((0x30000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x30000200U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = 0U;
    }
    if (((0x20000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x20100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = 0U;
    }
    if (((0x10000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x10100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = 0U;
    }
    if (((0x8000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x18000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = 0U;
    }
    if ((0x8000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U])) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = 0U;
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules = 0U;
    if (((0xbadacce5U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0xbadacce6U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules));
    }
    if (((0x30000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x30000200U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules));
    }
    if (((0x20000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x20100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules));
    }
    if (((0x10000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x10100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules));
    }
    if (((0x8000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x18000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules 
            = (0x10U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules));
    }
    if ((0x8000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U])) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules 
            = (0x20U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = 0U;
    if (((0xbadacce5U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0xbadacce6U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = 1U;
    }
    if (((0x30000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x30000200U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = 1U;
    }
    if (((0x20000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x20100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = 1U;
    }
    if (((0x10000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x10100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = 1U;
    }
    if (((0x8000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x18000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = 1U;
    }
    if ((0x8000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U])) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = 1U;
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = 0U;
    if (((0xbadacce5U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0xbadacce6U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = 0U;
    }
    if (((0x30000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x30000200U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = 5U;
    }
    if (((0x20000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x20100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = 4U;
    }
    if (((0x10000000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x10100000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = 3U;
    }
    if (((0x8000U <= vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]) 
         & (0x18000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U]))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = 2U;
    }
    if ((0x8000U > vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req[1U])) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = 1U;
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o = 0U;
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound1 
                    = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes));
                if ((5U >= (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o 
                        = (((~ ((IData)(1U) << (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))) 
                            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o)) 
                           | (0x3fU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound1) 
                                       << (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))));
                }
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound2 
            = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes));
        if ((5U >= (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))) 
                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o)) 
                   | (0x3fU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound2) 
                               << (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))));
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_gnt 
        = (1U & ((5U >= (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))
                  ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__ma_gnt) 
                     >> (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o))
                  : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand3)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_req 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = 0U;
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
                    = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                       & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_gnt));
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
            = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
               & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_gnt));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (3U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_gnt) 
                  & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_gnt));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_req;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((5U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (2U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
                     & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))) 
                    << 1U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
               & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o)) 
           | (4U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o)) 
           | (1U & ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
                      >> 1U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req)) 
                    & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o 
        = ((5U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o)) 
           | (0xfffffffeU & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
                              & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req)) 
                             & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                << 1U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[0U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[1U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[2U] 
        = ((0xffffffc0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[2U] 
                           << 1U)) | ((0x20U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req) 
                                                << 5U)) 
                                      | (0x1fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[2U])));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[3U] 
        = ((0x3fU & ((0x3eU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[3U] 
                               << 1U)) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[2U] 
                                          >> 0x1fU))) 
           | (0xffffffc0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[3U] 
                             << 1U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[4U] 
        = ((0xfffff000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[4U]) 
           | ((0x3fU & ((0x3eU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[4U] 
                                  << 1U)) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[3U] 
                                             >> 0x1fU))) 
              | (0xffffffc0U & ((0x800U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req) 
                                           << 0xaU)) 
                                | (0x7c0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[4U] 
                                             << 1U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[4U] 
        = ((0xfffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[4U]) 
           | (0xfffff000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[4U] 
                             << 2U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[5U] 
        = ((0xfffU & ((0xffcU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[5U] 
                                 << 2U)) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[4U] 
                                            >> 0x1eU))) 
           | (0xfffff000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[5U] 
                             << 2U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[6U] 
        = ((0xfffU & ((0xffcU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[6U] 
                                 << 2U)) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[5U] 
                                            >> 0x1eU))) 
           | (0xfffff000U & ((0xfffc0000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[6U] 
                                             << 3U)) 
                             | ((0x20000U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req) 
                                             << 0xfU)) 
                                | (0x1f000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[6U] 
                                               << 2U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[7U] 
        = ((0xfffU & ((0xff8U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[7U] 
                                 << 3U)) | (7U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[6U] 
                                                  >> 0x1dU)))) 
           | (0xfffff000U & ((0x3f000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[7U] 
                                          << 3U)) | 
                             (0xfffc0000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[7U] 
                                             << 3U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[8U] 
        = ((0xff000000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[8U]) 
           | ((0xfffU & ((0xff8U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[8U] 
                                    << 3U)) | (7U & 
                                               (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[7U] 
                                                >> 0x1dU)))) 
              | (0xfffff000U & ((0x3f000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[8U] 
                                             << 3U)) 
                                | (0xfffc0000U & ((0x800000U 
                                                   & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req) 
                                                      << 0x14U)) 
                                                  | (0x7c0000U 
                                                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[8U] 
                                                        << 3U))))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[8U] 
        = ((0xffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[8U]) 
           | (0xff000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[8U] 
                             << 4U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[9U] 
        = ((0xffffffU & ((0xfffff0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[9U] 
                                       << 4U)) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[8U] 
                                                  >> 0x1cU))) 
           | (0xff000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[9U] 
                             << 4U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[0xaU] 
        = ((0xffffffU & ((0xfffff0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xaU] 
                                       << 4U)) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[9U] 
                                                  >> 0x1cU))) 
           | (0xff000000U & ((0xc0000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xaU] 
                                             << 5U)) 
                             | ((0x20000000U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req) 
                                                << 0x19U)) 
                                | (0x1f000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xaU] 
                                                  << 4U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[0xbU] 
        = ((0xffffffU & ((0xffffe0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xbU] 
                                       << 5U)) | (0x1fU 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xaU] 
                                                     >> 0x1bU)))) 
           | (0xff000000U & ((0x3f000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xbU] 
                                             << 5U)) 
                             | (0xc0000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xbU] 
                                               << 5U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[0xcU] 
        = ((0xffffffU & ((0xffffe0U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xcU] 
                                       << 5U)) | (0x1fU 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xbU] 
                                                     >> 0x1bU)))) 
           | (0xff000000U & ((0x3f000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xcU] 
                                             << 5U)) 
                             | (0xc0000000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xcU] 
                                               << 5U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o[0xdU] 
        = (0xfU & ((8U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req) 
                          >> 2U)) | (7U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o[0xcU] 
                                           >> 0x1bU))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__vld_o) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = 0U;
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
                    = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                             & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt)));
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
            = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt)));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__vld_o) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = 0U;
            if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
                    = (1U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                              >> 1U) & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt) 
                                        >> 1U)));
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
            = (1U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                      >> 1U) & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt) 
                                >> 1U)));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__vld_o) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = 0U;
            if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
                    = (1U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                              >> 2U) & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt) 
                                        >> 2U)));
            }
        }
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d 
            = (1U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req) 
                      >> 2U) & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt) 
                                >> 2U)));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U] 
        = (IData)((((QData)((IData)((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt)))) 
                    << 0x21U) | (((QData)((IData)((1U 
                                                   & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid)))) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[0U])))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
        = ((0xfffffffcU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U]) 
           | (IData)(((((QData)((IData)((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt)))) 
                        << 0x21U) | (((QData)((IData)(
                                                      (1U 
                                                       & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid)))) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[0U])))) 
                      >> 0x20U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
        = ((3U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U]) 
           | (0xfffffffcU & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt) 
                                                           >> 1U)))) 
                                       << 0x21U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid) 
                                                            >> 1U)))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[1U]))))) 
                             << 2U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
        = ((0xfffffff0U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U]) 
           | ((3U & ((IData)((((QData)((IData)((1U 
                                                & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt) 
                                                   >> 1U)))) 
                               << 0x21U) | (((QData)((IData)(
                                                             (1U 
                                                              & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid) 
                                                                 >> 1U)))) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[1U]))))) 
                     >> 0x1eU)) | (0xfffffffcU & ((IData)(
                                                          ((((QData)((IData)(
                                                                             (1U 
                                                                              & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt) 
                                                                                >> 1U)))) 
                                                             << 0x21U) 
                                                            | (((QData)((IData)(
                                                                                (1U 
                                                                                & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid) 
                                                                                >> 1U)))) 
                                                                << 0x20U) 
                                                               | (QData)((IData)(
                                                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[1U])))) 
                                                           >> 0x20U)) 
                                                  << 2U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
        = ((0xfU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U]) 
           | (0xfffffff0U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt) 
                                                           >> 2U)))) 
                                       << 0x21U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid) 
                                                            >> 2U)))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[2U]))))) 
                             << 4U)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U] 
        = (0x3fU & ((0xfU & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt) 
                                                           >> 2U)))) 
                                       << 0x21U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid) 
                                                            >> 2U)))) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[2U]))))) 
                             >> 0x1cU)) | (0xfffffff0U 
                                           & ((IData)(
                                                      ((((QData)((IData)(
                                                                         (1U 
                                                                          & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt) 
                                                                             >> 2U)))) 
                                                         << 0x21U) 
                                                        | (((QData)((IData)(
                                                                            (1U 
                                                                             & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid) 
                                                                                >> 2U)))) 
                                                            << 0x20U) 
                                                           | (QData)((IData)(
                                                                             vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o[2U])))) 
                                                       >> 0x20U)) 
                                              << 4U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ctrl_update = 0U;
    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ctrl_update = 1U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ctrl_update = 1U;
                }
            } else {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req) {
                    if ((8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ctrl_update = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_update = 0U;
    if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if ((4U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_update 
                        = (1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_we_q)));
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 2U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_update 
                        = (1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_we_q)));
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n 
        = ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n)) 
           | (1U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req) 
                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                        >> 1U)) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n 
        = ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n)) 
           | (2U & (((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req) 
                       << 1U) & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U]) 
                     & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q) 
                        << 1U)) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d[2U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U];
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update = 0U;
    if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if ((4U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update = 1U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update 
                        = (1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_q)));
                }
            } else {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 2U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update 
                        = (1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                  >> 3U) & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q))));
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update = 1U;
                }
            } else {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req) {
                    if ((8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q;
    if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if ((4U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_d 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pmp_req_err
                        [2U];
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 2U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_d 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pmp_req_err
                        [2U];
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_d = 0U;
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_d 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pmp_req_err
                        [2U];
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs;
    if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns = 0U;
            } else {
                if ((4U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns = 0U;
                }
            } else {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 2U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns 
                        = ((8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])
                            ? 0U : 3U);
                } else {
                    if ((8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns = 4U;
                    }
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns = 2U;
                }
            } else {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns 
                        = ((8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])
                            ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__split_misaligned_access)
                                ? 2U : 0U) : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__split_misaligned_access)
                                               ? 1U
                                               : 3U));
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_q;
    if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if ((4U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_d = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 2U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_d 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)))) {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_d = 0U;
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_q;
    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d = 0U;
                }
            } else {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 2U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d 
                        = (1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                    >> 3U)));
                } else {
                    if ((8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d = 0U;
                    }
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs))) {
                if ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                            >> 3U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d = 1U;
                }
            } else {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req) {
                    if ((8U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U])) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d 
                            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__split_misaligned_access;
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q;
    if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 0U;
            } else {
                if ((0x10U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
                if ((0x10U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 0U;
                }
            } else {
                if ((0x20U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 4U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
                if ((0x20U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U])) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 3U;
                }
            } else {
                if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_write_valid) 
                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                        >> 0x14U))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 1U;
                }
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbdata_write_valid) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 2U;
                }
                if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbdata_read_valid) 
                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                        >> 0xfU))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 1U;
                }
            }
        }
    }
    if (((3U < (7U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                      >> 0x11U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = 0U;
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d[0U] 
        = (IData)((((QData)((IData)(((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                      ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[2U]
                                      : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U]))) 
                    << 0x20U) | (QData)((IData)(((2U 
                                                  & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                                  ? 
                                                 vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U]
                                                  : 
                                                 vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U])))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d[1U] 
        = (IData)(((((QData)((IData)(((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                       ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[2U]
                                       : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U]))) 
                     << 0x20U) | (QData)((IData)(((2U 
                                                   & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                                   ? 
                                                  vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U]
                                                   : 
                                                  vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U])))) 
                   >> 0x20U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q;
    if ((((2U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)) 
          & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_req_valid)) 
         & (2U == (3U & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                 >> 0x20U)))))) {
        if ((1U & (~ (((((((((4U <= (0x7fU & (IData)(
                                                     (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                      >> 0x22U)))) 
                             & (5U >= (0x7fU & (IData)(
                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))) 
                            | (0x10U == (0x7fU & (IData)(
                                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                          >> 0x22U))))) 
                           | (0x11U == (0x7fU & (IData)(
                                                        (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                         >> 0x22U))))) 
                          | (0x12U == (0x7fU & (IData)(
                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))) 
                         | (0x16U == (0x7fU & (IData)(
                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                       >> 0x22U))))) 
                        | (0x17U == (0x7fU & (IData)(
                                                     (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                      >> 0x22U))))) 
                       | (0x18U == (0x7fU & (IData)(
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U))))) 
                      | ((0x20U <= (0x7fU & (IData)(
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U)))) 
                         & (0x27U >= (0x7fU & (IData)(
                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                       >> 0x22U))))))))) {
            if ((0x38U != (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U))))) {
                if ((0x39U != (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) {
                    if ((0x3aU != (0x7fU & (IData)(
                                                   (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                    >> 0x22U))))) {
                        if ((0x3cU == (0x7fU & (IData)(
                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))) {
                            if ((1U & (~ ((0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                          | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                             >> 0x16U))))) {
                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d 
                                    = ((0xffffffff00000000ULL 
                                        & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d) 
                                       | (IData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q)));
                            }
                        } else {
                            if ((0x3dU == (0x7fU & (IData)(
                                                           (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                            >> 0x22U))))) {
                                if ((1U & (~ ((0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                              | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                                 >> 0x16U))))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d 
                                        = ((0xffffffffULL 
                                            & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d) 
                                           | ((QData)((IData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q))) 
                                              << 0x20U));
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if ((0x10U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U])) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d 
            = (QData)((IData)(((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U] 
                                << 0x1cU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                             >> 4U))));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n 
        = ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n)) 
           | (1U & (((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req) 
                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                          >> 1U)) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d)) 
                     | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set) 
                        & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q))) 
                    | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n 
        = ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n)) 
           | (2U & (((((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req) 
                         << 1U) & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U]) 
                       & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d) 
                          << 1U)) & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q) 
                                     << 1U)) | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set) 
                                                 << 1U) 
                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q))) 
                    | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_sba_csrs 
        = (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q);
    if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)))) {
                if ((0x10U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U])) {
                    if ((0x10000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_sba_csrs 
                            = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q) 
                               + ((IData)(1U) << (7U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                                     >> 0x11U))));
                    }
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
            if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))) {
                if ((0x10U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[3U])) {
                    if ((0x10000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_sba_csrs 
                            = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q) 
                               + ((IData)(1U) << (7U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                                     >> 0x11U))));
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_rdata_ext 
        = ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_type_q))
            ? ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                ? ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                    ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                        ? ((0xffffff00U & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                                          >> 1U)))) 
                                           << 8U)) 
                           | (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                        << 6U) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                  >> 0x1aU))))
                        : (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                     << 6U) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                               >> 0x1aU))))
                    : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                        ? ((0xffffff00U & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                          >> 0x19U)))) 
                                           << 8U)) 
                           | (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                        << 0xeU) | 
                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                        >> 0x12U))))
                        : (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                     << 0xeU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                 >> 0x12U)))))
                : ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                    ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                        ? ((0xffffff00U & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                          >> 0x11U)))) 
                                           << 8U)) 
                           | (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                        << 0x16U) | 
                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                        >> 0xaU))))
                        : (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                     << 0x16U) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                  >> 0xaU))))
                    : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                        ? ((0xffffff00U & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                          >> 9U)))) 
                                           << 8U)) 
                           | (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                        << 0x1eU) | 
                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                        >> 2U)))) : 
                       (0xffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                  << 0x1eU) | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                               >> 2U))))))
            : ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_type_q))
                ? ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                    ? ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                        ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                            ? ((0xffff0000U & ((- (IData)(
                                                          (1U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                              >> 9U)))) 
                                               << 0x10U)) 
                               | ((0xff00U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                              << 6U)) 
                                  | (0xffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_q 
                                              >> 0x10U))))
                            : ((0xff00U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                           << 6U)) 
                               | (0xffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_q 
                                           >> 0x10U))))
                        : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                            ? ((0xffff0000U & ((- (IData)(
                                                          (1U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                                              >> 1U)))) 
                                               << 0x10U)) 
                               | (0xffffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                              << 0xeU) 
                                             | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                >> 0x12U))))
                            : (0xffffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                           << 0xeU) 
                                          | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                             >> 0x12U)))))
                    : ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                        ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                            ? ((0xffff0000U & ((- (IData)(
                                                          (1U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                              >> 0x19U)))) 
                                               << 0x10U)) 
                               | (0xffffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                              << 0x16U) 
                                             | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                >> 0xaU))))
                            : (0xffffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                           << 0x16U) 
                                          | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                             >> 0xaU))))
                        : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                            ? ((0xffff0000U & ((- (IData)(
                                                          (1U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                              >> 0x11U)))) 
                                               << 0x10U)) 
                               | (0xffffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                              << 0x1eU) 
                                             | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                >> 2U))))
                            : (0xffffU & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                           << 0x1eU) 
                                          | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                             >> 2U))))))
                : ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                    ? ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                        ? ((0xffffff00U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                           << 6U)) 
                           | (0xffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_q 
                                       >> 0x10U))) : 
                       ((0xffff0000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                        << 0xeU)) | 
                        (0xffffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_q 
                                    >> 8U)))) : ((1U 
                                                  & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                                  ? 
                                                 ((0xff000000U 
                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                      << 0x16U)) 
                                                  | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_q)
                                                  : 
                                                 ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                                                     >> 2U))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we 
        = ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we)) 
           | (0x7ffffffeU & (((((0U == (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)) 
                                << 1U) & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
                                          >> 1U)) & 
                              ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_or_pmp_err)) 
                               << 1U)) & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_we_q)) 
                                          << 1U))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
        = ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
            ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[0U]
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U]);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid 
        = (1U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[1U] 
                 & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid 
        = (((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[2U] 
             >> 2U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q)) 
           & (0U == (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d 
        = (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_sba_csrs));
    if ((((2U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)) 
          & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_req_valid)) 
         & (2U == (3U & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                 >> 0x20U)))))) {
        if ((1U & (~ (((((((((4U <= (0x7fU & (IData)(
                                                     (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                      >> 0x22U)))) 
                             & (5U >= (0x7fU & (IData)(
                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))) 
                            | (0x10U == (0x7fU & (IData)(
                                                         (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                          >> 0x22U))))) 
                           | (0x11U == (0x7fU & (IData)(
                                                        (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                         >> 0x22U))))) 
                          | (0x12U == (0x7fU & (IData)(
                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))) 
                         | (0x16U == (0x7fU & (IData)(
                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                       >> 0x22U))))) 
                        | (0x17U == (0x7fU & (IData)(
                                                     (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                      >> 0x22U))))) 
                       | (0x18U == (0x7fU & (IData)(
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U))))) 
                      | ((0x20U <= (0x7fU & (IData)(
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U)))) 
                         & (0x27U >= (0x7fU & (IData)(
                                                      (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                       >> 0x22U))))))))) {
            if ((0x38U != (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U))))) {
                if ((0x39U == (0x7fU & (IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) {
                    if ((1U & (~ ((0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                  | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                     >> 0x16U))))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d 
                            = ((0xffffffff00000000ULL 
                                & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d) 
                               | (IData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q)));
                    }
                } else {
                    if ((0x3aU == (0x7fU & (IData)(
                                                   (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                    >> 0x22U))))) {
                        if ((1U & (~ ((0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                      | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x16U))))) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d 
                                = ((0xffffffffULL & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d) 
                                   | ((QData)((IData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q))) 
                                      << 0x20U));
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[1U] 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_rdata_ext;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffffffeU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | ((0U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                               >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffffffdU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((1U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 1U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffffffbU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((2U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffffff7U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((3U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 3U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffffffefU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((4U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 4U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffffffdfU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((5U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 5U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffffffbfU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((6U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 6U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffffff7fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((7U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 7U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffffeffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((8U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 8U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffffdffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((9U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 9U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffffbffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0xaU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                  >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0xaU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffff7ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0xbU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                  >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0xbU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffffefffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0xcU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                  >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0xcU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffffdfffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0xdU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                  >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0xdU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffffbfffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0xeU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                  >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0xeU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffff7fffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0xfU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                  >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0xfU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffeffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x10U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x10U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffdffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x11U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x11U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfffbffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x12U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x12U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfff7ffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x13U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x13U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffefffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x14U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x14U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffdfffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x15U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x15U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xffbfffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x16U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x16U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xff7fffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x17U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x17U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfeffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x18U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x18U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfdffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x19U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x19U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xfbffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x1aU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x1aU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xf7ffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x1bU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x1bU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xefffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x1cU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x1cU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xdfffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x1dU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x1dU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0xbfffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x1eU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x1eU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec 
        = ((0x7fffffffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec) 
           | (((0x1fU == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 7U))) & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))) 
              << 0x1fU));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
        = ((1U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q)
            ? ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                ? ((0xffff0000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U] 
                                   << 0x10U)) | (0xffffU 
                                                 & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                    >> 0x10U)))
                : ((0xffff0000U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o[0U] 
                                   << 0x10U)) | (0xffffU 
                                                 & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                    >> 0x10U))))
            : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata);
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed 
        = ((3U != (3U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata)) 
           & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed 
        = ((3U != (3U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                         >> 0x10U))) & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en)) 
           | (0xfffffffcU & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid) 
                              << 2U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed)) 
           | (1U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid) 
                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry)) 
                    | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed 
        = ((5U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed)) 
           | (2U & ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid) 
                      << 1U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry)) 
                    | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed)) 
           | (4U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                    | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid) 
                        << 2U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid 
        = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                 | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_load_err 
        = (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_or_pmp_err) 
            & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_we_q))) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_store_err 
        = (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_or_pmp_err) 
            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_we_q)) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multicycle_done 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec)
            ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid)
            : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_valid));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__rf_wdata_wb 
        = (((- (IData)((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we)))) 
            & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux
            [0U]) | ((- (IData)((1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we) 
                                       >> 1U)))) & 
                     vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux
                     [1U]));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 0U;
    if ((2U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
        if ((1U & (~ vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))) {
            if ((0x8000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                    }
                } else {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                    } else {
                        if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                      >> 0xcU)))) {
                            if ((0U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                 >> 2U)))) {
                                if ((0U == (0x1fU & 
                                            (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                             >> 7U)))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                    } else {
                        if ((0U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                             >> 7U)))) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                        }
                    }
                } else {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                    } else {
                        if ((0x1000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                        }
                    }
                }
            }
        }
    } else {
        if ((1U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
            if ((0x8000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                              >> 0xeU)))) {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        if ((0x800U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                            if ((0x400U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                                if ((0x1000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                                }
                            }
                        } else {
                            if ((0x1000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                            }
                        }
                    }
                }
            } else {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        if ((0U == ((0x20U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                              >> 7U)) 
                                    | (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                >> 2U))))) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                        }
                    }
                }
            }
        } else {
            if ((0x8000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                    }
                } else {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                }
            } else {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                    }
                } else {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                    } else {
                        if ((0U == (0xffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                             >> 5U)))) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata;
    if ((2U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
        if ((1U & (~ vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))) {
            if ((0x8000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x12023U | ((0xc000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0x13U)) 
                                           | ((0x2000000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0xdU)) 
                                              | ((0x1f00000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                     << 0x12U)) 
                                                 | (0xe00U 
                                                    & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)))));
                    }
                } else {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = ((0x1000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)
                                ? ((0U != (0x1fU & 
                                           (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                            >> 2U)))
                                    ? (0x33U | ((0x1f00000U 
                                                 & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                    << 0x12U)) 
                                                | ((0xf8000U 
                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                       << 8U)) 
                                                   | (0xf80U 
                                                      & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))))
                                    : ((0U == (0x1fU 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  >> 7U)))
                                        ? 0x100073U
                                        : (0xe7U | 
                                           (0xf8000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 8U)))))
                                : ((0U != (0x1fU & 
                                           (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                            >> 2U)))
                                    ? (0x33U | ((0x1f00000U 
                                                 & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                    << 0x12U)) 
                                                | (0xf80U 
                                                   & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)))
                                    : (0x67U | (0xf8000U 
                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                   << 8U)))));
                    }
                }
            } else {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x12003U | ((0xc000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0x18U)) 
                                           | ((0x2000000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0xdU)) 
                                              | ((0x1c00000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                     << 0x12U)) 
                                                 | (0xf80U 
                                                    & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)))));
                    }
                } else {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x1013U | ((0x1f00000U 
                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                              << 0x12U)) 
                                          | ((0xf8000U 
                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                 << 8U)) 
                                             | (0xf80U 
                                                & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))));
                    }
                }
            }
        }
    } else {
        if ((1U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
            if ((0x8000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                        = (0x40063U | ((0xf0000000U 
                                        & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          >> 0xcU)))) 
                                           << 0x1cU)) 
                                       | ((0xc000000U 
                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                              << 0x15U)) 
                                          | ((0x2000000U 
                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                 << 0x17U)) 
                                             | ((0x38000U 
                                                 & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                    << 8U)) 
                                                | ((0x1000U 
                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                       >> 1U)) 
                                                   | ((0xc00U 
                                                       & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata) 
                                                      | ((0x300U 
                                                          & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                             << 5U)) 
                                                         | (0x80U 
                                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                               >> 5U))))))))));
                } else {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x6fU | ((0x80000000U 
                                         & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                            << 0x13U)) 
                                        | ((0x40000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0x16U)) 
                                           | ((0x30000000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0x13U)) 
                                              | ((0x8000000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                     << 0x15U)) 
                                                 | ((0x4000000U 
                                                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                        << 0x13U)) 
                                                    | ((0x2000000U 
                                                        & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                           << 0x17U)) 
                                                       | ((0x1000000U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                              << 0xdU)) 
                                                          | ((0xe00000U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                 << 0x12U)) 
                                                             | ((0x1ff000U 
                                                                 & ((- (IData)(
                                                                               (1U 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                                >> 0xcU)))) 
                                                                    << 0xcU)) 
                                                                | (0x80U 
                                                                   & ((~ 
                                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                        >> 0xfU)) 
                                                                      << 7U))))))))))));
                    } else {
                        if ((0x800U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                            if ((0x400U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                                if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                              >> 0xcU)))) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                                        = ((0x40U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)
                                            ? ((0x20U 
                                                & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)
                                                ? (0x847433U 
                                                   | ((0x700000U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          << 0x12U)) 
                                                      | ((0x38000U 
                                                          & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                             << 8U)) 
                                                         | (0x380U 
                                                            & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))))
                                                : (0x846433U 
                                                   | ((0x700000U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          << 0x12U)) 
                                                      | ((0x38000U 
                                                          & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                             << 8U)) 
                                                         | (0x380U 
                                                            & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)))))
                                            : ((0x20U 
                                                & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)
                                                ? (0x844433U 
                                                   | ((0x700000U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          << 0x12U)) 
                                                      | ((0x38000U 
                                                          & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                             << 8U)) 
                                                         | (0x380U 
                                                            & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))))
                                                : (0x40840433U 
                                                   | ((0x700000U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          << 0x12U)) 
                                                      | ((0x38000U 
                                                          & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                             << 8U)) 
                                                         | (0x380U 
                                                            & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))))));
                                }
                            } else {
                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                                    = (0x47413U | (
                                                   (0xfc000000U 
                                                    & ((- (IData)(
                                                                  (1U 
                                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                      >> 0xcU)))) 
                                                       << 0x1aU)) 
                                                   | ((0x2000000U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          << 0xdU)) 
                                                      | ((0x1f00000U 
                                                          & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                             << 0x12U)) 
                                                         | ((0x38000U 
                                                             & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                << 8U)) 
                                                            | (0x380U 
                                                               & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))))));
                            }
                        } else {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                                = (0x45413U | ((0x40000000U 
                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                   << 0x14U)) 
                                               | ((0x1f00000U 
                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                      << 0x12U)) 
                                                  | ((0x38000U 
                                                      & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                         << 8U)) 
                                                     | (0x380U 
                                                        & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)))));
                        }
                    }
                }
            } else {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x37U | ((0xfffe0000U 
                                         & ((- (IData)(
                                                       (1U 
                                                        & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                           >> 0xcU)))) 
                                            << 0x11U)) 
                                        | ((0x1f000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0xaU)) 
                                           | (0xf80U 
                                              & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata))));
                        if ((2U == (0x1fU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                             >> 7U)))) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                                = (0x10113U | ((0xe0000000U 
                                                & ((- (IData)(
                                                              (1U 
                                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                  >> 0xcU)))) 
                                                   << 0x1dU)) 
                                               | ((0x18000000U 
                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                      << 0x18U)) 
                                                  | ((0x4000000U 
                                                      & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                         << 0x15U)) 
                                                     | ((0x2000000U 
                                                         & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                            << 0x17U)) 
                                                        | (0x1000000U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                              << 0x12U)))))));
                        }
                    } else {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x13U | ((0xfc000000U 
                                         & ((- (IData)(
                                                       (1U 
                                                        & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                           >> 0xcU)))) 
                                            << 0x1aU)) 
                                        | ((0x2000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0xdU)) 
                                           | ((0x1f00000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0x12U)) 
                                              | (0xf80U 
                                                 & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)))));
                    }
                } else {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                        = ((0x2000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)
                            ? (0x6fU | ((0x80000000U 
                                         & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                            << 0x13U)) 
                                        | ((0x40000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0x16U)) 
                                           | ((0x30000000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0x13U)) 
                                              | ((0x8000000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                     << 0x15U)) 
                                                 | ((0x4000000U 
                                                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                        << 0x13U)) 
                                                    | ((0x2000000U 
                                                        & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                           << 0x17U)) 
                                                       | ((0x1000000U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                              << 0xdU)) 
                                                          | ((0xe00000U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                 << 0x12U)) 
                                                             | ((0x1ff000U 
                                                                 & ((- (IData)(
                                                                               (1U 
                                                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                                >> 0xcU)))) 
                                                                    << 0xcU)) 
                                                                | (0x80U 
                                                                   & ((~ 
                                                                       (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                                        >> 0xfU)) 
                                                                      << 7U))))))))))))
                            : (0x13U | ((0xfc000000U 
                                         & ((- (IData)(
                                                       (1U 
                                                        & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                           >> 0xcU)))) 
                                            << 0x1aU)) 
                                        | ((0x2000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0xdU)) 
                                           | ((0x1f00000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0x12U)) 
                                              | ((0xf8000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                     << 8U)) 
                                                 | (0xf80U 
                                                    & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)))))));
                }
            }
        } else {
            if ((0x8000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x842023U | ((0x4000000U 
                                             & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                << 0x15U)) 
                                            | ((0x2000000U 
                                                & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                   << 0xdU)) 
                                               | ((0x700000U 
                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                      << 0x12U)) 
                                                  | ((0x38000U 
                                                      & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                         << 8U)) 
                                                     | ((0xc00U 
                                                         & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata) 
                                                        | (0x200U 
                                                           & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                              << 3U))))))));
                    }
                }
            } else {
                if ((0x4000U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata)) {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x42403U | ((0x4000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0x15U)) 
                                           | ((0x3800000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0xdU)) 
                                              | ((0x400000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                     << 0x10U)) 
                                                 | ((0x38000U 
                                                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                        << 8U)) 
                                                    | (0x380U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          << 5U)))))));
                    }
                } else {
                    if ((1U & (~ (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                  >> 0xdU)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed 
                            = (0x10413U | ((0x3c000000U 
                                            & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                               << 0x13U)) 
                                           | ((0x3000000U 
                                               & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                  << 0xdU)) 
                                              | ((0x800000U 
                                                  & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                     << 0x12U)) 
                                                 | ((0x400000U 
                                                     & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                        << 0x10U)) 
                                                    | (0x380U 
                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata 
                                                          << 5U)))))));
                    }
                }
            }
        }
    }
    if ((1U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q)) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_err 
            = (1U & ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                      ? ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                           >> 1U) & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed))) 
                         | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q))
                      : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                         & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q))));
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two 
            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed;
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw 
            = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed)
                      ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid)
                      : (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                          >> 1U) | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid)))));
    } else {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_err 
            = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err));
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two 
            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed;
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw 
            = (1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multicycle_done) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d = 0U;
                }
            } else {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d = 0U;
            }
        } else {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d = 1U;
            } else {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_en_dec) {
                    if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_valid)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d = 1U;
                    }
                } else {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d 
                        = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_in_dec)
                                  ? (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                      >> 1U) | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result))
                                  : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_in_dec)));
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_jump = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
                if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multicycle_done)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_jump 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_in_dec;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec)))) {
                if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_en_dec)))) {
                    if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_in_dec)))) {
                        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_in_dec) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_jump = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_branch = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
                if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multicycle_done)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_branch 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_in_dec;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec)))) {
                if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_en_dec)))) {
                    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_in_dec) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_branch 
                            = (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result) 
                                     | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                        >> 1U)));
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q) {
                if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multicycle_done)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_en_dec;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec)))) {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_en_dec) {
                    if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_valid)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_d 
        = (0x7fffffffU & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set)
                           ? (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set)
                                ? (0xfffffffeU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_addr_n)
                                : 0U) >> 1U) : (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                                + (
                                                   (2U 
                                                    & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                       << 1U)) 
                                                   | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id 
        = (((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q) 
              & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec) 
                 & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid)) 
                    | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_first_cycle)))) 
             | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv)) 
            | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_jump)) 
           | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_branch));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_done 
        = (((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id)) 
            & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__flush_id))) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_instr_ret_wb 
        = (((((((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__ebrk_insn)) 
                & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__ecall_insn_dec))) 
               & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn))) 
              & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_csr_insn_id))) 
             & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_fetch_err))) 
            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_done)) 
           & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid) 
                 & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_load_err) 
                    | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_store_err)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op_en 
        = (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_access) 
            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec)) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_done));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int 
        = (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wr) 
            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op_en)) 
           & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_csr_insn_id)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__csr_pipe_flush = 0U;
    if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op_en) 
         & ((1U == (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op)) 
            | (2U == (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op))))) {
        if (((0x300U == (0xfffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                   >> 0x14U))) | (0x304U 
                                                  == 
                                                  (0xfffU 
                                                   & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                                      >> 0x14U))))) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__csr_pipe_flush = 1U;
        }
    } else {
        if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op_en) 
             & (0U != (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op)))) {
            if (((((0x7b0U == (0xfffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                         >> 0x14U))) 
                   | (0x7b1U == (0xfffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                           >> 0x14U)))) 
                  | (0x7b2U == (0xfffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                          >> 0x14U)))) 
                 | (0x7b3U == (0xfffU & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id 
                                         >> 0x14U))))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__csr_pipe_flush = 1U;
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mscratch_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mscratch_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mie_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((4U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mie_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch0_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (2U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch0_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch1_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (2U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    if (
                                                        (1U 
                                                         & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch1_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtvec_en 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_mtvec_init;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((4U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtvec_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_en = 1U;
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_en = 1U;
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (2U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    if (
                                                        (1U 
                                                         & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_en = 1U;
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_en = 1U;
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id)))) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_en = 1U;
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int;
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            (0x40000000U 
                                                             | (0xfffffffU 
                                                                & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d));
                                                        if (
                                                            ((3U 
                                                              != 
                                                              (3U 
                                                               & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d)) 
                                                             & (0U 
                                                                != 
                                                                (3U 
                                                                 & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d)))) {
                                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                                = 
                                                                (3U 
                                                                 | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d);
                                                        }
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            ((0xfffffe3fU 
                                                              & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d) 
                                                             | (0x1c0U 
                                                                & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q));
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            (0xfffff7ffU 
                                                             & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d);
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            (0xffffffe7U 
                                                             & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d);
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            (0xfffff9ffU 
                                                             & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d);
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            (0xffffffdfU 
                                                             & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d);
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            (0xffffbfffU 
                                                             & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d);
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                                                            = 
                                                            (0xf000ffffU 
                                                             & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d);
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save) {
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                = ((0xfffffffcU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d) 
                   | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__priv_lvl_q));
            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d 
                = ((0xfffffe3fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d) 
                   | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_cause) 
                      << 6U));
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_en = 1U;
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id)))) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id) {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_en = 1U;
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_en = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (2U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_en = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_en = 1U;
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id)))) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id) {
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_en = 1U;
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d 
                                                            = 
                                                            ((0x20U 
                                                              & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                                                 << 2U)) 
                                                             | ((0x10U 
                                                                 & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                                                    >> 3U)) 
                                                                | ((0xcU 
                                                                    & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                                                       >> 9U)) 
                                                                   | ((2U 
                                                                       & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                                                          >> 0x10U)) 
                                                                      | (1U 
                                                                         & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                                                                            >> 0x15U))))));
                                                        if (
                                                            ((3U 
                                                              != 
                                                              (3U 
                                                               & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d) 
                                                                  >> 2U))) 
                                                             & (0U 
                                                                != 
                                                                (3U 
                                                                 & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d) 
                                                                    >> 2U))))) {
                                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d 
                                                                = 
                                                                (0xcU 
                                                                 | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d));
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d 
                    = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d)) 
                       | ((0x10U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                    >> 1U)) | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__priv_lvl_q) 
                                               << 2U)));
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id)))) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d 
                    = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d)) 
                       | ((0x20U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                    << 1U)) | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q)
                                                 ? (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q)
                                                 : 4U) 
                                               << 2U)));
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_we = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((0x20U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_we = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_d 
        = ((0x20U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int 
                     >> 0x1aU)) | (0x1fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_we = 0U;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__double_fault_seen_o = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                      >> 0xbU)))) {
            if ((0x400U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                  >> 4U)))) {
                                        if ((1U & (~ 
                                                   ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                    >> 3U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                     >> 2U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                                         >> 1U)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d 
                                                            = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_wdata;
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_we = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause) {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save)))) {
            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_d 
                    = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__exc_cause;
                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_d) 
                              >> 5U)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_we = 1U;
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d 
                        = (0x40U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d));
                    if ((0x40U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__double_fault_seen_o = 1U;
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d 
                            = (0x80U | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d));
                    }
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id)))) {
            if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_we = 1U;
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d 
                    = (0xbfU & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d));
                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_d 
                        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q;
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((0x800U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                      >> 7U)))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                            = (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                               | (0xffffffffULL 
                                                  & ((IData)(1U) 
                                                     << 
                                                     (0x1fU 
                                                      & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                    } else {
                                        if ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                = (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                   | (0xffffffffULL 
                                                      & ((IData)(1U) 
                                                         << 
                                                         (0x1fU 
                                                          & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                        } else {
                                            if ((4U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                    = 
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                     | (0xffffffffULL 
                                                        & ((IData)(1U) 
                                                           << 
                                                           (0x1fU 
                                                            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                            } else {
                                                if (
                                                    (2U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                        = 
                                                        (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                         | (0xffffffffULL 
                                                            & ((IData)(1U) 
                                                               << 
                                                               (0x1fU 
                                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                                } else {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                            = 
                                                            (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                                             | (0xffffffffULL 
                                                                & ((IData)(1U) 
                                                                   << 
                                                                   (0x1fU 
                                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we = 0U;
    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int) {
        if ((0x800U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                          >> 0xaU)))) {
                if ((0x200U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                    if ((0x100U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                        if ((0x80U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                          >> 6U)))) {
                                if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr) 
                                              >> 5U)))) {
                                    if ((0x10U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                            = (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                               | (0xffffffffULL 
                                                  & ((IData)(1U) 
                                                     << 
                                                     (0x1fU 
                                                      & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                    } else {
                                        if ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                = (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                   | (0xffffffffULL 
                                                      & ((IData)(1U) 
                                                         << 
                                                         (0x1fU 
                                                          & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                        } else {
                                            if ((4U 
                                                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                    = 
                                                    (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                     | (0xffffffffULL 
                                                        & ((IData)(1U) 
                                                           << 
                                                           (0x1fU 
                                                            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                            } else {
                                                if (
                                                    (2U 
                                                     & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr))) {
                                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                        = 
                                                        (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                         | (0xffffffffULL 
                                                            & ((IData)(1U) 
                                                               << 
                                                               (0x1fU 
                                                                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                                } else {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))) {
                                                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                            = 
                                                            (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                                             | (0xffffffffULL 
                                                                & ((IData)(1U) 
                                                                   << 
                                                                   (0x1fU 
                                                                    & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr)))));
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__special_req 
        = (((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn) 
              | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn)) 
             | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d)) 
            | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_store_err) 
               | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_load_err))) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn) 
              | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__csr_pipe_flush) 
                 & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_d 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_we)
            ? (5U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int)
            : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = 0U;
    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                  >> 3U)))) {
        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
            if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs)))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = 1U;
                }
            } else {
                if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                    if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d) 
                         & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id) 
                            | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = 1U;
                    }
                    if ((1U & (((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id)) 
                                & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__special_req))) 
                               & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q))))) {
                        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = 1U;
                        }
                    }
                } else {
                    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = 1U;
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = 1U;
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__retain_id = 0U;
    if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                  >> 3U)))) {
        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__special_req) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__retain_id = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_valid_clear 
        = (1U & ((~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id) 
                     | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__retain_id))) 
                 | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__flush_id)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready 
        = (1U & (((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id)) 
                  & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if))) 
                 & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__retain_id))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_jump_set_done_d 
        = ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q) 
             | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_set_raw)) 
            | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_jump_set_done_q)) 
           & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_valid_clear)));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_new_id_d 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw) 
           & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_d 
        = ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw) 
             & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready)) 
            & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set))) 
           | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q) 
              & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_valid_clear))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
        = vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs;
    if ((8U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
            = ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))
                ? 0U : ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))
                         ? 0U : 5U));
    } else {
        if ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
            if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
                } else {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
                    if ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q) 
                          | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q)) 
                         | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q))) {
                        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio)))) {
                            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio)))) {
                                if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio)))) {
                                    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio) {
                                        if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q) 
                                             | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug))) {
                                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 9U;
                                        }
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn)))) {
                            if ((1U & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn)))) {
                                if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn) {
                                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 2U;
                                }
                            }
                        }
                    }
                    if (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q) 
                         & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio) 
                               & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug))))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 8U;
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__special_req) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 6U;
                    }
                    if ((1U & (((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id)) 
                                & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__special_req))) 
                               & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q))))) {
                        if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d) {
                            vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 8U;
                        }
                    }
                } else {
                    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
                    }
                    if (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 8U;
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                if ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
                    if ((1U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__haltreq) 
                                | (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)) 
                               | (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                  >> 2U)))) {
                        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 4U;
                    }
                } else {
                    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 3U;
                }
            } else {
                vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
                    = ((1U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))
                        ? 4U : 1U);
            }
        }
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr = 0U;
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr 
        = (1U | ((0xffffffe0U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr) 
                 | ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready) 
                      & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q))) 
                     << 4U) | (((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec) 
                                  & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec)) 
                                 & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid))) 
                                << 3U) | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_instr_ret_wb) 
                                          << 2U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr 
        = ((0xfffffe1fU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr) 
           | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_branch) 
               << 8U) | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_jump) 
                          << 7U) | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_store) 
                                     << 6U) | ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_load) 
                                               << 5U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr 
        = ((0xffffe1ffU & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr) 
           | ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv) 
                & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__div_en_dec)) 
               << 0xcU) | ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv) 
                             & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__mult_en_dec)) 
                            << 0xbU) | ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_instr_ret_wb) 
                                          & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_is_compressed_id)) 
                                         << 0xaU) | 
                                        ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_tbranch) 
                                         << 9U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo 
        = (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready) 
            & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw)) 
           & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed)) 
              | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we 
        = (1U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                 | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load 
        = (((QData)((IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q 
                             >> 0x20U))) << 0x20U) 
           | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int)));
    if ((1U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we)) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load 
            = (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int)) 
                << 0x20U) | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q)));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we)
            ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load
            : ((1U & (vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                      & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_q))))
                ? (1ULL + vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q)
                : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we 
        = (1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we 
                  | vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we) 
                 >> 2U));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load 
        = (((QData)((IData)((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q 
                             >> 0x20U))) << 0x20U) 
           | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int)));
    if ((4U & vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we)) {
        vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load 
            = (((QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int)) 
                << 0x20U) | (QData)((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q)));
    }
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d 
        = ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we)
            ? vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load
            : ((1U & ((vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                       >> 2U) & (~ ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                    >> 2U)))) ? (1ULL 
                                                 + vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q)
                : vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en 
        = ((6U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en)) 
           | ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed) 
                >> 1U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo)) 
              | (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid) 
                  & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry)) 
                 & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en 
        = ((5U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en)) 
           | ((0x7ffffffeU & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed) 
                               >> 1U) & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo) 
                                         << 1U))) | 
              (0xfffffffeU & ((((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid) 
                                << 1U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry)) 
                              & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo)) 
                                 << 1U)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped 
        = ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped)) 
           | ((2U & (((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo)
                       ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed) 
                          >> 2U) : ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed) 
                                    >> 1U)) << 1U)) 
              | (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo)
                        ? ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed) 
                           >> 1U) : (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed)))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped)) 
           | (4U & (((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo)) 
                     << 2U) & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d 
        = ((4U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d)) 
           | ((2U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped) 
                     & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set)) 
                        << 1U))) | (1U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped) 
                                          & (~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set))))));
    vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d 
        = ((3U & (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d)) 
           | (4U & ((IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped) 
                    & ((~ (IData)(vlTOPp->testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set)) 
                       << 2U))));
}

void Vtestharness::_eval_initial(Vtestharness__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness::_eval_initial\n"); );
    Vtestharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__soc_ctrl_reg_pkg._initial__TOP__soc_ctrl_reg_pkg__1(vlSymsp);
    vlTOPp->__Vm_traceActivity[7U] = 1U;
    vlTOPp->__Vm_traceActivity[6U] = 1U;
    vlTOPp->__Vm_traceActivity[5U] = 1U;
    vlTOPp->__Vm_traceActivity[4U] = 1U;
    vlTOPp->__Vm_traceActivity[3U] = 1U;
    vlTOPp->__Vm_traceActivity[2U] = 1U;
    vlTOPp->__Vm_traceActivity[1U] = 1U;
    vlTOPp->__Vm_traceActivity[0U] = 1U;
    vlSymsp->TOP__uart_reg_pkg._initial__TOP__uart_reg_pkg__1(vlSymsp);
    vlTOPp->_initial__TOP__1(vlSymsp);
    vlTOPp->__Vclklast__TOP__clk_i = vlTOPp->clk_i;
    vlTOPp->__Vclklast__TOP__rst_ni = vlTOPp->rst_ni;
    vlTOPp->__Vclklast__TOP__jtag_tck_i = vlTOPp->jtag_tck_i;
    vlTOPp->__Vclklast__TOP__jtag_trst_ni = vlTOPp->jtag_trst_ni;
}

void Vtestharness::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness::final\n"); );
    // Variables
    Vtestharness__Syms* __restrict vlSymsp = this->__VlSymsp;
    Vtestharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_final_TOP(vlSymsp);
    vlTOPp->__Vm_traceActivity[7U] = 1U;
    vlTOPp->__Vm_traceActivity[6U] = 1U;
    vlTOPp->__Vm_traceActivity[5U] = 1U;
    vlTOPp->__Vm_traceActivity[4U] = 1U;
    vlTOPp->__Vm_traceActivity[3U] = 1U;
    vlTOPp->__Vm_traceActivity[2U] = 1U;
    vlTOPp->__Vm_traceActivity[1U] = 1U;
    vlTOPp->__Vm_traceActivity[0U] = 1U;
}

void Vtestharness::_eval_settle(Vtestharness__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness::_eval_settle\n"); );
    Vtestharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__3(vlSymsp);
    vlTOPp->__Vm_traceActivity[7U] = 1U;
    vlTOPp->__Vm_traceActivity[6U] = 1U;
    vlTOPp->__Vm_traceActivity[5U] = 1U;
    vlTOPp->__Vm_traceActivity[4U] = 1U;
    vlTOPp->__Vm_traceActivity[3U] = 1U;
    vlTOPp->__Vm_traceActivity[2U] = 1U;
    vlTOPp->__Vm_traceActivity[1U] = 1U;
    vlTOPp->__Vm_traceActivity[0U] = 1U;
    vlTOPp->_settle__TOP__10(vlSymsp);
}

void Vtestharness::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness::_ctor_var_reset\n"); );
    // Body
    clk_i = VL_RAND_RESET_I(1);
    rst_ni = VL_RAND_RESET_I(1);
    jtag_tck_i = VL_RAND_RESET_I(1);
    jtag_tms_i = VL_RAND_RESET_I(1);
    jtag_trst_ni = VL_RAND_RESET_I(1);
    jtag_tdi_i = VL_RAND_RESET_I(1);
    jtag_tdo_o = VL_RAND_RESET_I(1);
    fetch_enable_i = VL_RAND_RESET_I(1);
    exit_value_o = VL_RAND_RESET_I(32);
    exit_valid_o = VL_RAND_RESET_I(1);
    testharness__DOT__uart_rx = VL_RAND_RESET_I(1);
    testharness__DOT__uart_tx = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(70, testharness__DOT__core_v_mini_mcu_i__DOT__core_instr_req);
    VL_RAND_RESET_W(70, testharness__DOT__core_v_mini_mcu_i__DOT__debug_master_req);
    testharness__DOT__core_v_mini_mcu_i__DOT__ram0_slave_resp = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__ram1_slave_resp = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_slave_resp = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT____Vcellout__slow_ram_i__gnt_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_a = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__rf_rdata_b = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ic_tag_rdata_i[__Vi0] = VL_RAND_RESET_I(22);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ic_data_rdata_i[__Vi0] = VL_RAND_RESET_Q(64);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ic_scr_key_valid_i = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__double_fault_seen_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_id = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_alu_id = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_rdata_c_id = VL_RAND_RESET_I(16);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_is_compressed_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_fetch_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_fetch_err_plus2 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_c_insn_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_id = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_d_ex[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_q_ex[__Vi0] = VL_RAND_RESET_Q(34);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__imd_val_we_ex = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__icache_inval = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_valid_clear = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_set = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pc_mux_id = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__exc_pc_mux_id = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__exc_cause = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_load_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_store_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_addr_incr_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ctrl_busy = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__rf_wdata_wb = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__result_ex = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__mult_sel_ex = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__div_sel_ex = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_access = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_op_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_addr = VL_RAND_RESET_I(12);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_csr_insn_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_in_ready = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__lsu_resp_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__instr_req_int = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_addr[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_pmp_cfg[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__pmp_req_err[__Vi0] = VL_RAND_RESET_I(1);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__data_req_out = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_if = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_mret_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_restore_dret_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_save_cause = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_mtvec_init = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__csr_mtval = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_cause = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__debug_csr_save = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_instr_ret_wb = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_jump = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_branch = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_tbranch = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_load = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__perf_store = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__illegal_insn_id = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_data_rdata_i[__Vi0] = VL_RAND_RESET_Q(64);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__if_stage_i__ic_tag_rdata_i[__Vi0] = VL_RAND_RESET_I(22);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellinp__ex_block_i__imd_val_q_i[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__ex_block_i__imd_val_d_o[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg[__Vi0] = VL_RAND_RESET_I(6);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_valid_id_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_new_id_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_new_id_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_addr_n = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_rdata = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__fetch_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__instr_decompressed = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__illegal_c_insn = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_tag_ram_input[__Vi0] = VL_RAND_RESET_I(22);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__unused_data_ram_input[__Vi0] = VL_RAND_RESET_Q(64);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_new_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_n = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_n = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__stored_addr_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__instr_addr = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_raw = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(96, testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d);
    VL_RAND_RESET_W(96, testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_d = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_d = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__entry_en = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_d = VL_RAND_RESET_I(31);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q = VL_RAND_RESET_I(31);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__ebrk_insn = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__mret_insn_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__dret_insn_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__ecall_insn_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__wfi_insn_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_in_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_set = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_set_raw_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_jump_set_done_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__branch_jump_set_done_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_in_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_set_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_set = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__jump_set_raw = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_first_cycle = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_executing_spec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__instr_done = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_run = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_multdiv = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_branch = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_jump = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multicycle_done = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_b = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_wdata_sel = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_we_raw = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_ren_a_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__rf_ren_b_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operator = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__stall_alu = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imd_val_q[__Vi0] = VL_RAND_RESET_Q(34);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_a_mux_sel = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_b_mux_sel = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__imm_b_mux_sel_dec = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__mult_en_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__div_en_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_en_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_operator = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__multdiv_signed_mode = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_type = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_sign_ext = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__lsu_req_dec = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__csr_pipe_flush = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_a = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__alu_operand_b = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__id_fsm_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__opcode = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__halt_if = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__retain_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__flush_id = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__special_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_result = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_alu_operand_b = VL_RAND_RESET_Q(33);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_alu_operand_a = VL_RAND_RESET_Q(33);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_adder_result_ext = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_sel = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_q[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_imd_val_d[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_imd_val_d[__Vi0] = VL_RAND_RESET_Q(34);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__multdiv_imd_val_we = VL_RAND_RESET_I(2);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellout__gen_multdiv_fast__DOT__multdiv_i__imd_val_d_o[__Vi0] = VL_RAND_RESET_Q(34);
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[__Vi0] = VL_RAND_RESET_Q(34);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext_signed = VL_RAND_RESET_Q(33);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext = VL_RAND_RESET_Q(33);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[__Vi0] = VL_RAND_RESET_I(32);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient = VL_RAND_RESET_Q(33);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_hold = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_hold = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a = VL_RAND_RESET_I(16);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b = VL_RAND_RESET_I(16);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_last_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__addr_update = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ctrl_update = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_update = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_q = VL_RAND_RESET_I(24);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__rdata_offset_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_type_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_sign_ext_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_we_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_rdata_ext = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__split_misaligned_access = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__handle_misaligned_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__pmp_err_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__lsu_err_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_or_pmp_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_cs = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__ls_fsm_ns = VL_RAND_RESET_I(3);
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[__Vi0] = VL_RAND_RESET_I(32);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__exception_pc = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__priv_lvl_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__priv_lvl_d = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_d = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstatus_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mie_d = VL_RAND_RESET_I(18);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mie_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mscratch_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mepc_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_d = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcause_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtval_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mtvec_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dcsr_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__depc_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch0_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__dscratch1_en = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mstack_en = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_addr_rdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__pmp_cfg_rdata[__Vi0] = VL_RAND_RESET_I(8);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_d = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcountinhibit_we = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter[__Vi0] = VL_RAND_RESET_Q(64);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_we = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounterh_we = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmcounter_incr = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mhpmevent[__Vi0] = VL_RAND_RESET_I(32);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_d = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_wdata = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__cpuctrl_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wdata_int = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_rdata_int = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_we_int = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__csr_wr = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__illegal_csr = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q = VL_RAND_RESET_I(18);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(1024, testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__mem);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_a_dec = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_register_file_i__DOT__we_b_dec = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_req_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_resp = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_resp_ready = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__tdo_oe_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_req = VL_RAND_RESET_Q(41);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_req_ready = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_req_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_resp_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__state_d = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__state_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dr_d = VL_RAND_RESET_Q(41);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dr_q = VL_RAND_RESET_Q(41);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__address_d = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__address_q = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__data_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__data_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__error_dmi_busy = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__error_d = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__error_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_q = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_d = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_d = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__dtmcs_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__dtmcs_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__req_src_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_src_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__data_src_q = VL_RAND_RESET_Q(41);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_dst_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q0 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q1 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q = VL_RAND_RESET_Q(41);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_src_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__data_src_q = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_dst_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q0 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q1 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__ack_dst_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__data_dst_q = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__slave_rvalid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__slave_rid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__haltreq = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__resumereq = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__clear_resumeack = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__cmderror_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__cmderror = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__cmdbusy = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__data_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__hartsel = VL_RAND_RESET_I(20);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_sba_csrs = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbaddress_write_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbdata_read_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sbdata_write_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sberror_valid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__sberror = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT____Vcellout__i_dm_mem__data_o = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vxrand2 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vxrand1 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_push = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_pop = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum3 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0 = VL_RAND_RESET_I(15);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1 = VL_RAND_RESET_I(10);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2 = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_d = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_d = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d);
    VL_RAND_RESET_W(256, testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_d_aligned = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartinfo_aligned = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__a_abstractcs = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound3 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound4 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__be = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(512, testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resume = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__go = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__going = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_enable32_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_mux = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT____Vxrand1 = VL_RAND_RESET_Q(64);
    testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dm_obi_top_i__DOT__i_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q = VL_RAND_RESET_I(5);
    VL_RAND_RESET_W(210, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__master_req);
    VL_RAND_RESET_W(204, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__slave_resp);
    VL_RAND_RESET_W(420, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o);
    VL_RAND_RESET_W(102, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__master_resp_o);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__port_sel = VL_RAND_RESET_I(9);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_gnt = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_resp_rvalid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(70, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__neck_req);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_req = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_gnt = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_resp_rvalid = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_req_req = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_gnt = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rvalid = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(192, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__slave_resp_rdata);
    VL_RAND_RESET_W(207, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__master_req_out_data);
    VL_RAND_RESET_W(96, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_master__rdata_o);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__addr_decode_i__idx_o = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(414, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT____Vcellout__gen_xbar_1toM__DOT__i_xbar_slave__wdata_o);
    VL_RAND_RESET_W(207, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_data);
    VL_RAND_RESET_W(207, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_data);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__sl_req = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_gnt = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__ma_req = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__vld_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__vld_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__vld_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(207, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_valid_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__dec_error_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__addr_decode_i__DOT__matched_rules = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(414, testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_data);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_gnt = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__sl_req = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__ma_gnt = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__rdata_o = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand5 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand4 = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vxrand3 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__valid_inflight_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT__gen_several_outputs__DOT__bank_sel_q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_slave__DOT__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_valid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_valid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT____Vxrand1 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<8192; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__sram[__Vi0] = VL_RAND_RESET_I(32);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__r_addr_q = VL_RAND_RESET_I(13);
    VL_RAND_RESET_W(262144, testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__init_val);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__unnamedblk9__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__unnamedblk11__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk5__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__unnamedblk7__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram0_i__DOT__tc_ram_i__DOT____Vlvbound10 = VL_RAND_RESET_I(13);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT____Vxrand1 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<8192; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__sram[__Vi0] = VL_RAND_RESET_I(32);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__r_addr_q = VL_RAND_RESET_I(13);
    VL_RAND_RESET_W(262144, testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__init_val);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__unnamedblk9__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__unnamedblk11__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk5__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__unnamedblk7__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__memory_subsystem_i__DOT__ram1_i__DOT__tc_ram_i__DOT____Vlvbound10 = VL_RAND_RESET_I(13);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_tx_watermark_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_watermark_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_tx_empty_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_overflow_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_frame_err_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_break_err_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_timeout_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_intr_rx_parity_err_o = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(68, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__peripheral_slv_rsp);
    VL_RAND_RESET_W(107, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_tl_h2d);
    VL_RAND_RESET_W(70, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__reg_req_o);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__periph_to_reg_i__gnt_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__i_addr_decode_soc_regbus_periph_xbar__idx_o = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(140, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__reg_demux_i__out_req_o);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__reg_demux_i__in_rsp_o = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT____Vcellout__reg_to_tlul_i__reg_rsp_o = VL_RAND_RESET_Q(34);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_id_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_opc_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_valid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__periph_to_reg_i__DOT__r_rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__i_addr_decode_soc_regbus_periph_xbar__DOT__dec_valid_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__i_addr_decode_soc_regbus_periph_xbar__DOT__dec_error_o = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__i_addr_decode_soc_regbus_periph_xbar__DOT__matched_rules = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__reg_demux_i__DOT____Vxrand2 = VL_RAND_RESET_Q(34);
    VL_RAND_RESET_W(70, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__reg_demux_i__DOT____Vlvbound1);
    VL_RAND_RESET_W(125, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__reg2hw);
    VL_RAND_RESET_W(65, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__hw2reg);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_re = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_error = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__wr_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__reg_rdata_next = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(66, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__tl_reg_d2h);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_tx_watermark_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_watermark_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_tx_empty_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_overflow_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_frame_err_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_break_err_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_timeout_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_state_rx_parity_err_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_tx_watermark_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_watermark_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_tx_empty_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_overflow_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_frame_err_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_break_err_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_timeout_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__intr_enable_rx_parity_err_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_tx_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_rx_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_nf_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_slpbk_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_llpbk_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_parity_en_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_parity_odd_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_rxblvl_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ctrl_nco_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__wdata_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_rxrst_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_txrst_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_rxilvl_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__fifo_ctrl_txilvl_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ovrd_txen_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__ovrd_txval_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__timeout_ctrl_val_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__timeout_ctrl_en_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_watermark__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_frame_err__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_break_err__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_timeout__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_parity_err__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_watermark__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_watermark__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_empty__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_overflow__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_frame_err__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_break_err__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_timeout__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_parity_err__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_tx__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_rx__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_nf__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_slpbk__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_llpbk__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_en__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_odd__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_rxblvl__q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ctrl_nco__q = VL_RAND_RESET_I(16);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_wdata__q = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_wdata__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__q = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__q = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ovrd_txen__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_ovrd_txval__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_val__q = VL_RAND_RESET_I(24);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_en__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__addr_hit = VL_RAND_RESET_I(12);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__outstanding = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__a_ack = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__rdata = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__error = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__err_internal = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__malformed_meta_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__reqid = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__reqsz = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__rspop = VL_RAND_RESET_I(3);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__rd_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__wr_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_watermark__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_watermark__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_watermark__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_watermark__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_empty__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_tx_empty__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_overflow__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_overflow__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_frame_err__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_frame_err__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_break_err__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_break_err__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_timeout__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_timeout__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_parity_err__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_state_rx_parity_err__DOT__wr_data = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_tx_watermark__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_watermark__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_tx_empty__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_overflow__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_frame_err__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_break_err__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_timeout__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_intr_enable_rx_parity_err__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_tx__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_rx__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_nf__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_slpbk__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_llpbk__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_parity_en__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_parity_odd__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_rxblvl__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ctrl_nco__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ovrd_txen__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_ovrd_txval__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_timeout_ctrl_val__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__u_reg__DOT__u_timeout_ctrl_en__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_val_q = VL_RAND_RESET_I(16);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_depth = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_depth = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_depth_prev_q = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_timeout_count_d = VL_RAND_RESET_I(24);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_timeout_count_q = VL_RAND_RESET_I(24);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_fifo_rxrst = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_fifo_txrst = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_data = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_rready = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_rvalid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_fifo_wready = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_uart_idle = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_out_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_data = VL_RAND_RESET_I(8);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_wvalid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_rvalid = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_fifo_wready = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_sync = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_in = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__allzero_cnt_d = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__allzero_cnt_q = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_frame_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_break_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_timeout = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__event_rx_parity_err = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_watermark_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_watermark_prev_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_prev_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__tx_uart_idle_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__break_st_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__nco_sum_q = VL_RAND_RESET_I(17);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_sync_q1 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_sync_q2 = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__under_rst = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__baud_div_q = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__tick_baud_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_q = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_d = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__sreg_q = VL_RAND_RESET_I(11);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__sreg_d = VL_RAND_RESET_I(11);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__tx_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_tx__DOT__tx_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__sync_rx__DOT__gen_generic__DOT__u_impl_generic__DOT__intq = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__rx_valid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__sreg_q = VL_RAND_RESET_I(11);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__sreg_d = VL_RAND_RESET_I(11);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__bit_cnt_q = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__bit_cnt_d = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__baud_div_q = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__baud_div_d = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__tick_baud_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__tick_baud_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__idle_d = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__uart_rx__DOT__idle_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr = VL_RAND_RESET_I(6);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_empty = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__under_rst = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(256, testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_tx_watermark__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_watermark__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_tx_empty__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_overflow__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_frame_err__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_break_err__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_timeout__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__intr_hw_rx_parity_err__DOT__new_event = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__reg2hw = VL_RAND_RESET_Q(33);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__reg_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__reg_error = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__reg_rdata_next = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__exit_valid_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__exit_value_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT____Vcellout__u_exit_valid__q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT____Vcellout__u_exit_value__q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__addr_hit = VL_RAND_RESET_I(2);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__u_exit_valid__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__soc_ctrl_i__DOT__soc_ctrl_reg_top_i__DOT__u_exit_value__DOT__qe = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_req_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_we_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_addr_q = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_wdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_be_q = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_req_n = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_we_n = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_addr_n = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_wdata_n = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_be_n = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_req = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_we = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_addr = VL_RAND_RESET_I(7);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_wdata = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__mem_be = VL_RAND_RESET_I(4);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__rvalid_n = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__rvalid_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__counter_n = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__counter_q = VL_RAND_RESET_I(5);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__state_q = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__state_n = VL_RAND_RESET_I(1);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__random1 = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__random2 = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT____Vxrand1 = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<128; ++__Vi0) {
        testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__sram[__Vi0] = VL_RAND_RESET_I(32);
    }
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__r_addr_q = VL_RAND_RESET_I(7);
    VL_RAND_RESET_W(4096, testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__init_val);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__rdata_q = VL_RAND_RESET_I(32);
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__proc_sram_init__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk8__DOT__unnamedblk9__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk10__DOT__unnamedblk11__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk5__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__i = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT__unnamedblk6__DOT__unnamedblk7__DOT__j = 0;
    testharness__DOT__core_v_mini_mcu_i__DOT__slow_ram_i__DOT__tc_ram_i__DOT____Vlvbound10 = VL_RAND_RESET_I(7);
    testharness__DOT__i_uart0__DOT____Vxrand1 = VL_RAND_RESET_I(1);
    testharness__DOT__i_uart0__DOT__ctx = 0;
    testharness__DOT__i_uart0__DOT__txactive = VL_RAND_RESET_I(1);
    testharness__DOT__i_uart0__DOT__txcount = 0;
    testharness__DOT__i_uart0__DOT__txcyccount = 0;
    testharness__DOT__i_uart0__DOT__txsymbol = VL_RAND_RESET_I(10);
    testharness__DOT__i_uart0__DOT__seen_reset = VL_RAND_RESET_I(1);
    testharness__DOT__i_uart0__DOT__rxactive = VL_RAND_RESET_I(1);
    testharness__DOT__i_uart0__DOT__rxcount = 0;
    testharness__DOT__i_uart0__DOT__rxcyccount = 0;
    testharness__DOT__i_uart0__DOT__rxsymbol = VL_RAND_RESET_I(8);
    testharness__DOT__i_uart0__DOT__unnamedblk1__DOT__c = 0;
    __Vfunc_load__23__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_load__23__size = VL_RAND_RESET_I(3);
    __Vfunc_float_load__26__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_float_load__26__size = VL_RAND_RESET_I(3);
    __Vfunc_float_load__26__dest = VL_RAND_RESET_I(5);
    __Vfunc_load__27__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_load__27__size = VL_RAND_RESET_I(3);
    __Vfunc_load__27__dest = VL_RAND_RESET_I(5);
    __Vfunc_load__29__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_load__29__size = VL_RAND_RESET_I(3);
    __Vfunc_csrw__30__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_csrw__30__csr = VL_RAND_RESET_I(12);
    __Vfunc_store__36__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_store__36__size = VL_RAND_RESET_I(3);
    __Vfunc_float_store__38__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_float_store__38__size = VL_RAND_RESET_I(3);
    __Vfunc_float_store__38__src = VL_RAND_RESET_I(5);
    __Vfunc_store__39__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_store__39__size = VL_RAND_RESET_I(3);
    __Vfunc_store__39__src = VL_RAND_RESET_I(5);
    __Vfunc_csrr__41__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_csrr__41__csr = VL_RAND_RESET_I(12);
    __Vfunc_store__42__Vfuncout = VL_RAND_RESET_I(32);
    __Vfunc_store__42__size = VL_RAND_RESET_I(3);
    __Vfunc_tl_a_user_chk__47__Vfuncout = VL_RAND_RESET_I(1);
    __Vfunc_tl_a_user_chk__47__user = VL_RAND_RESET_I(21);
    __Vfunc_tl_a_user_chk__47__malformed_err = VL_RAND_RESET_I(1);
    __Vtableidx1 = 0;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[0] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[1] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[2] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[3] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[4] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[5] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[6] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[7] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[8] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[9] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[10] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[11] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[12] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[13] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[14] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[15] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[16] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[17] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[18] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[19] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[20] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[21] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[22] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[23] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[24] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[25] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[26] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[27] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[28] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[29] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[30] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[31] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[32] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[33] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[34] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[35] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[36] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[37] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[38] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[39] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[40] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[41] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[42] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[43] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[44] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[45] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[46] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[47] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[48] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[49] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[50] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[51] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[52] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[53] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[54] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[55] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[56] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[57] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[58] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[59] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[60] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[61] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[62] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio[63] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[0] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[1] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[2] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[3] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[4] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[5] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[6] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[7] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[8] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[9] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[10] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[11] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[12] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[13] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[14] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[15] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[16] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[17] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[18] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[19] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[20] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[21] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[22] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[23] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[24] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[25] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[26] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[27] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[28] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[29] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[30] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[31] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[32] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[33] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[34] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[35] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[36] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[37] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[38] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[39] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[40] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[41] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[42] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[43] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[44] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[45] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[46] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[47] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[48] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[49] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[50] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[51] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[52] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[53] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[54] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[55] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[56] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[57] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[58] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[59] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[60] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[61] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[62] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio[63] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[0] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[1] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[2] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[3] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[4] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[5] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[6] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[7] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[8] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[9] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[10] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[11] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[12] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[13] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[14] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[15] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[16] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[17] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[18] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[19] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[20] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[21] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[22] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[23] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[24] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[25] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[26] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[27] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[28] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[29] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[30] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[31] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[32] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[33] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[34] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[35] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[36] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[37] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[38] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[39] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[40] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[41] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[42] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[43] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[44] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[45] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[46] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[47] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[48] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[49] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[50] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[51] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[52] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[53] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[54] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[55] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[56] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[57] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[58] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[59] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[60] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[61] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[62] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio[63] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[0] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[1] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[2] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[3] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[4] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[5] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[6] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[7] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[8] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[9] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[10] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[11] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[12] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[13] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[14] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[15] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[16] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[17] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[18] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[19] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[20] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[21] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[22] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[23] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[24] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[25] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[26] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[27] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[28] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[29] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[30] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[31] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[32] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[33] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[34] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[35] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[36] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[37] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[38] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[39] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[40] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[41] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[42] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[43] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[44] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[45] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[46] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[47] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[48] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[49] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[50] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[51] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[52] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[53] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[54] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[55] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[56] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[57] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[58] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[59] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[60] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[61] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[62] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio[63] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[0] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[1] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[2] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[3] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[4] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[5] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[6] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[7] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[8] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[9] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[10] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[11] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[12] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[13] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[14] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[15] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[16] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[17] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[18] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[19] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[20] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[21] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[22] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[23] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[24] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[25] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[26] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[27] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[28] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[29] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[30] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[31] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[32] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[33] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[34] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[35] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[36] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[37] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[38] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[39] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[40] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[41] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[42] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[43] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[44] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[45] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[46] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[47] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[48] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[49] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[50] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[51] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[52] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[53] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[54] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[55] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[56] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[57] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[58] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[59] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[60] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[61] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[62] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio[63] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[0] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[1] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[2] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[3] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[4] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[5] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[6] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[7] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[8] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[9] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[10] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[11] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[12] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[13] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[14] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[15] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[16] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[17] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[18] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[19] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[20] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[21] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[22] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[23] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[24] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[25] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[26] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[27] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[28] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[29] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[30] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[31] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[32] = 1U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[33] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[34] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[35] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[36] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[37] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[38] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[39] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[40] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[41] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[42] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[43] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[44] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[45] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[46] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[47] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[48] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[49] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[50] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[51] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[52] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[53] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[54] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[55] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[56] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[57] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[58] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[59] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[60] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[61] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[62] = 0U;
    __Vtable1_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio[63] = 0U;
    __Vtableidx2 = 0;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[0] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[1] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[2] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[3] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[4] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[5] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[6] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[7] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[8] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[9] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[10] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[11] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[12] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[13] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[14] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[15] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[16] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[17] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[18] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[19] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[20] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[21] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[22] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[23] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[24] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[25] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[26] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[27] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[28] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[29] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[30] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[31] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[32] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[33] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[34] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[35] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[36] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[37] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[38] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[39] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[40] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[41] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[42] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[43] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[44] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[45] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[46] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[47] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[48] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[49] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[50] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[51] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[52] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[53] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[54] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[55] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[56] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[57] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[58] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[59] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[60] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[61] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[62] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[63] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[64] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[65] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[66] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[67] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[68] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[69] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[70] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[71] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[72] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[73] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[74] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[75] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[76] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[77] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[78] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[79] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[80] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[81] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[82] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[83] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[84] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[85] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[86] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[87] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[88] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[89] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[90] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[91] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[92] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[93] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[94] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[95] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[96] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[97] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[98] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[99] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[100] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[101] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[102] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[103] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[104] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[105] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[106] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[107] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[108] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[109] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[110] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[111] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[112] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[113] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[114] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[115] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[116] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[117] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[118] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[119] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[120] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[121] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[122] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[123] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[124] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[125] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[126] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift1[127] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[0] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[1] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[2] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[3] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[4] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[5] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[6] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[7] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[8] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[9] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[10] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[11] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[12] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[13] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[14] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[15] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[16] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[17] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[18] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[19] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[20] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[21] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[22] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[23] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[24] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[25] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[26] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[27] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[28] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[29] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[30] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[31] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[32] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[33] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[34] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[35] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[36] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[37] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[38] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[39] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[40] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[41] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[42] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[43] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[44] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[45] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[46] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[47] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[48] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[49] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[50] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[51] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[52] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[53] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[54] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[55] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[56] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[57] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[58] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[59] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[60] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[61] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[62] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[63] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[64] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[65] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[66] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[67] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[68] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[69] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[70] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[71] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[72] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[73] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[74] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[75] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[76] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[77] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[78] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[79] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[80] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[81] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[82] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[83] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[84] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[85] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[86] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[87] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[88] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[89] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[90] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[91] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[92] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[93] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[94] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[95] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[96] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[97] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[98] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[99] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[100] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[101] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[102] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[103] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[104] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[105] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[106] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[107] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[108] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[109] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[110] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[111] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[112] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[113] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[114] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[115] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[116] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[117] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[118] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[119] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[120] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[121] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[122] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[123] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[124] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[125] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[126] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift2[127] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[0] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[1] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[2] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[3] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[4] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[5] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[6] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[7] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[8] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[9] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[10] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[11] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[12] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[13] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[14] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[15] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[16] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[17] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[18] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[19] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[20] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[21] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[22] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[23] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[24] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[25] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[26] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[27] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[28] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[29] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[30] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[31] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[32] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[33] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[34] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[35] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[36] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[37] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[38] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[39] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[40] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[41] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[42] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[43] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[44] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[45] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[46] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[47] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[48] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[49] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[50] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[51] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[52] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[53] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[54] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[55] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[56] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[57] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[58] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[59] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[60] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[61] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[62] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[63] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[64] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[65] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[66] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[67] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[68] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[69] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[70] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[71] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[72] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[73] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[74] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[75] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[76] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[77] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[78] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[79] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[80] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[81] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[82] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[83] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[84] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[85] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[86] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[87] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[88] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[89] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[90] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[91] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[92] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[93] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[94] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[95] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[96] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[97] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[98] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[99] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[100] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[101] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[102] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[103] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[104] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[105] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[106] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[107] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[108] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[109] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[110] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[111] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[112] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[113] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[114] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[115] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[116] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[117] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[118] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[119] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[120] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[121] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[122] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[123] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[124] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[125] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[126] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_a_shift3[127] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[0] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[1] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[2] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[3] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[4] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[5] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[6] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[7] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[8] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[9] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[10] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[11] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[12] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[13] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[14] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[15] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[16] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[17] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[18] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[19] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[20] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[21] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[22] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[23] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[24] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[25] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[26] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[27] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[28] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[29] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[30] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[31] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[32] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[33] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[34] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[35] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[36] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[37] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[38] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[39] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[40] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[41] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[42] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[43] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[44] = 1U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[45] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[46] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[47] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[48] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[49] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[50] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[51] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[52] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[53] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[54] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[55] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[56] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[57] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[58] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[59] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[60] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[61] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[62] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[63] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[64] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[65] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[66] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[67] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[68] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[69] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[70] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[71] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[72] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[73] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[74] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[75] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[76] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[77] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[78] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[79] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[80] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[81] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[82] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[83] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[84] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[85] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[86] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[87] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[88] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[89] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[90] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[91] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[92] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[93] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[94] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[95] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[96] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[97] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[98] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[99] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[100] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[101] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[102] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[103] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[104] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[105] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[106] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[107] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[108] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[109] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[110] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[111] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[112] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[113] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[114] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[115] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[116] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[117] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[118] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[119] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[120] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[121] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[122] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[123] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[124] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[125] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[126] = 0U;
    __Vtable2_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate[127] = 0U;
    __Vtableidx3 = 0;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[0] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[1] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[2] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[3] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[4] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[5] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[6] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[7] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[8] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[9] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[10] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[11] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[12] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[13] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[14] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[15] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[16] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[17] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[18] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[19] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[20] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[21] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[22] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[23] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[24] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[25] = 1U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[26] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[27] = 1U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[28] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[29] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[30] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[31] = 1U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[32] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[33] = 1U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[34] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[35] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[36] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[37] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[38] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[39] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[40] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[41] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[42] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[43] = 1U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[44] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[45] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[46] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[47] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[48] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[49] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[50] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[51] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[52] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[53] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[54] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[55] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[56] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[57] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[58] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[59] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[60] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[61] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[62] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[63] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[64] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[65] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[66] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[67] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[68] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[69] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[70] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[71] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[72] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[73] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[74] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[75] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[76] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[77] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[78] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[79] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[80] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[81] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[82] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[83] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[84] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[85] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[86] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[87] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[88] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[89] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[90] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[91] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[92] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[93] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[94] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[95] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[96] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[97] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[98] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[99] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[100] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[101] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[102] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[103] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[104] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[105] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[106] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[107] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[108] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[109] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[110] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[111] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[112] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[113] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[114] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[115] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[116] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[117] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[118] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[119] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[120] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[121] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[122] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[123] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[124] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[125] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[126] = 0U;
    __Vtable3_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed[127] = 0U;
    __Vtableidx4 = 0;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[0] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[1] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[2] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[3] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[4] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[5] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[6] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[7] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[8] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[9] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[10] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[11] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[12] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[13] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[14] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[15] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[16] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[17] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[18] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[19] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[20] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[21] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[22] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[23] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[24] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[25] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[26] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[27] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[28] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[29] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[30] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[31] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[32] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[33] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[34] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[35] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[36] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[37] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[38] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[39] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[40] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[41] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[42] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[43] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[44] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[45] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[46] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[47] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[48] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[49] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[50] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[51] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[52] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[53] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[54] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[55] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[56] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[57] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[58] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[59] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[60] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[61] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[62] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[63] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[64] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[65] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[66] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[67] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[68] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[69] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[70] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[71] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[72] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[73] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[74] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[75] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[76] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[77] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[78] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[79] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[80] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[81] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[82] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[83] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[84] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[85] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[86] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[87] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[88] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[89] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[90] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[91] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[92] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[93] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[94] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[95] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[96] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[97] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[98] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[99] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[100] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[101] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[102] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[103] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[104] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[105] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[106] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[107] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[108] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[109] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[110] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[111] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[112] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[113] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[114] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[115] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[116] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[117] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[118] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[119] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[120] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[121] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[122] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[123] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[124] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[125] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[126] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[127] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[128] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[129] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[130] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[131] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[132] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[133] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[134] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[135] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[136] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[137] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[138] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[139] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[140] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[141] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[142] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[143] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[144] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[145] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[146] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[147] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[148] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[149] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[150] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[151] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[152] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[153] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[154] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[155] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[156] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[157] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[158] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[159] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[160] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[161] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[162] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[163] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[164] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[165] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[166] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[167] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[168] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[169] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[170] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[171] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[172] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[173] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[174] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[175] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[176] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[177] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[178] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[179] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[180] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[181] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[182] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[183] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[184] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[185] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[186] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[187] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[188] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[189] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[190] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[191] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[192] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[193] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[194] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[195] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[196] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[197] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[198] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[199] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[200] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[201] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[202] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[203] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[204] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[205] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[206] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[207] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[208] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[209] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[210] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[211] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[212] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[213] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[214] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[215] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[216] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[217] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[218] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[219] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[220] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[221] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[222] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[223] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[224] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[225] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[226] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[227] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[228] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[229] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[230] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[231] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[232] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[233] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[234] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[235] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[236] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[237] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[238] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[239] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[240] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[241] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[242] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[243] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[244] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[245] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[246] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[247] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[248] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[249] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[250] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[251] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[252] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[253] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[254] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[255] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[256] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[257] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[258] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[259] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[260] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[261] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[262] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[263] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[264] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[265] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[266] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[267] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[268] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[269] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[270] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[271] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[272] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[273] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[274] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[275] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[276] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[277] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[278] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[279] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[280] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[281] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[282] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[283] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[284] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[285] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[286] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[287] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[288] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[289] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[290] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[291] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[292] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[293] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[294] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[295] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[296] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[297] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[298] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[299] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[300] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[301] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[302] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[303] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[304] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[305] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[306] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[307] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[308] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[309] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[310] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[311] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[312] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[313] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[314] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[315] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[316] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[317] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[318] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[319] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[320] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[321] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[322] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[323] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[324] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[325] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[326] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[327] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[328] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[329] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[330] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[331] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[332] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[333] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[334] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[335] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[336] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[337] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[338] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[339] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[340] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[341] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[342] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[343] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[344] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[345] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[346] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[347] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[348] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[349] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[350] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[351] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[352] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[353] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[354] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[355] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[356] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[357] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[358] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[359] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[360] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[361] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[362] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[363] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[364] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[365] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[366] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[367] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[368] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[369] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[370] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[371] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[372] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[373] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[374] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[375] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[376] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[377] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[378] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[379] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[380] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[381] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[382] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[383] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[384] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[385] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[386] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[387] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[388] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[389] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[390] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[391] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[392] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[393] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[394] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[395] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[396] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[397] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[398] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[399] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[400] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[401] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[402] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[403] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[404] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[405] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[406] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[407] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[408] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[409] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[410] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[411] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[412] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[413] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[414] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[415] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[416] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[417] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[418] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[419] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[420] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[421] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[422] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[423] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[424] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[425] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[426] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[427] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[428] = 0U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[429] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[430] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[431] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[432] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[433] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[434] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[435] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[436] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[437] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[438] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[439] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[440] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[441] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[442] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[443] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[444] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[445] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[446] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[447] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[448] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[449] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[450] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[451] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[452] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[453] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[454] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[455] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[456] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[457] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[458] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[459] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[460] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[461] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[462] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[463] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[464] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[465] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[466] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[467] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[468] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[469] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[470] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[471] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[472] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[473] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[474] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[475] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[476] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[477] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[478] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[479] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[480] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[481] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[482] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[483] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[484] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[485] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[486] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[487] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[488] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[489] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[490] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[491] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[492] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[493] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[494] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[495] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[496] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[497] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[498] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[499] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[500] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[501] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[502] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[503] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[504] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[505] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[506] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[507] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[508] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[509] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[510] = 1U;
    __Vtable4_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result[511] = 1U;
    __Vtableidx5 = 0;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[0] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[1] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[2] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[3] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[4] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[5] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[6] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[7] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[8] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[9] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[10] = 1U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[11] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[12] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[13] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[14] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[15] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[16] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[17] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[18] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[19] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[20] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[21] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[22] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[23] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[24] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[25] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[26] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[27] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[28] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[29] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[30] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[31] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[32] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[33] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[34] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[35] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[36] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[37] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[38] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[39] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[40] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[41] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[42] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[43] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[44] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[45] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[46] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[47] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[48] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[49] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[50] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[51] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[52] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[53] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[54] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[55] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[56] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[57] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[58] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[59] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[60] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[61] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[62] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[63] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[64] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[65] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[66] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[67] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[68] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[69] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[70] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[71] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[72] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[73] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[74] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[75] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[76] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[77] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[78] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[79] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[80] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[81] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[82] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[83] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[84] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[85] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[86] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[87] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[88] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[89] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[90] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[91] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[92] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[93] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[94] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[95] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[96] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[97] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[98] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[99] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[100] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[101] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[102] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[103] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[104] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[105] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[106] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[107] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[108] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[109] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[110] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[111] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[112] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[113] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[114] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[115] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[116] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[117] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[118] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[119] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[120] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[121] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[122] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[123] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[124] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[125] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[126] = 0U;
    __Vtable5_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__ex_block_i__DOT__alu_i__DOT__shift_left[127] = 0U;
    __Vtableidx6 = 0;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[0] = 0xfU;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[1] = 3U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[2] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[3] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[4] = 0xeU;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[5] = 6U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[6] = 2U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[7] = 2U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[8] = 0xcU;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[9] = 0xcU;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[10] = 4U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[11] = 4U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[12] = 8U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[13] = 8U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[14] = 8U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[15] = 8U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[16] = 0U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[17] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[18] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[19] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[20] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[21] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[22] = 2U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[23] = 2U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[24] = 3U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[25] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[26] = 4U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[27] = 4U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[28] = 7U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[29] = 1U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[30] = 8U;
    __Vtable6_testharness__DOT__core_v_mini_mcu_i__DOT__cpu_subsystem_i__DOT__gen_cv32e20__DOT__cv32e20_i__DOT__load_store_unit_i__DOT__data_be[31] = 8U;
    __Vtableidx7 = 0;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[0] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[1] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[2] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[3] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[4] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[5] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[6] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[7] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[8] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[9] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[10] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[11] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[12] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[13] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[14] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[15] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[16] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[17] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[18] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[19] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[20] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[21] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[22] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[23] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[24] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[25] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[26] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[27] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[28] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[29] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[30] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dmi_access[31] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[0] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[1] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[2] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[3] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[4] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[5] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[6] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[7] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[8] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[9] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[10] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[11] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[12] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[13] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[14] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[15] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[16] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[17] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[18] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[19] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[20] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[21] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[22] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[23] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[24] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[25] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[26] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[27] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[28] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[29] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[30] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__dtmcs_select[31] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[0] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[1] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[2] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[3] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[4] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[5] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[6] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[7] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[8] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[9] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[10] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[11] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[12] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[13] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[14] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[15] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[16] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[17] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[18] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[19] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[20] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[21] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[22] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[23] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[24] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[25] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[26] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[27] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[28] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[29] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[30] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__idcode_select[31] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[0] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[1] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[2] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[3] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[4] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[5] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[6] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[7] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[8] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[9] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[10] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[11] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[12] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[13] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[14] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[15] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[16] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[17] = 0U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[18] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[19] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[20] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[21] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[22] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[23] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[24] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[25] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[26] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[27] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[28] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[29] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[30] = 1U;
    __Vtable7_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__bypass_select[31] = 1U;
    __Vtableidx8 = 0;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[0] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[1] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[2] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[3] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[4] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[5] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[6] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[7] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[8] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[9] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[10] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[11] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[12] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[13] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[14] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[15] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[16] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[17] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[18] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[19] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[20] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[21] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[22] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[23] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[24] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[26] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[27] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[28] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[29] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[30] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__test_logic_reset[31] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[0] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[1] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[2] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[3] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[4] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[5] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[6] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[7] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[8] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[9] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[10] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[11] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[12] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[13] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[14] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[15] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[16] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[17] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[18] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[19] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[20] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[21] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[22] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[23] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[24] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[26] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[27] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[28] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[29] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[30] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__capture_dr[31] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[0] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[1] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[2] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[3] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[4] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[5] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[6] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[7] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[8] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[9] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[10] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[11] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[12] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[13] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[14] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[15] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[16] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[17] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[18] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[19] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[20] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[21] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[22] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[23] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[24] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[26] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[27] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[28] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[29] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[30] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__shift_dr[31] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[0] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[1] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[2] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[3] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[4] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[5] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[6] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[7] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[8] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[9] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[10] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[11] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[12] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[13] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[14] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[15] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[16] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[17] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[18] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[19] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[20] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[21] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[22] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[23] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[24] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[26] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[27] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[28] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[29] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[30] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__update_dr[31] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[0] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[1] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[2] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[3] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[4] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[5] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[6] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[7] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[8] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[9] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[10] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[11] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[12] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[13] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[14] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[15] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[16] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[17] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[18] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[19] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[20] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[21] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[22] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[23] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[24] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[26] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[27] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[28] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[29] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[30] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__capture_ir[31] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[0] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[1] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[2] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[3] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[4] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[5] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[6] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[7] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[8] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[9] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[10] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[11] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[12] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[13] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[14] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[15] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[16] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[17] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[18] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[19] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[20] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[21] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[22] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[23] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[24] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[26] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[27] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[28] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[29] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[30] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__shift_ir[31] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[0] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[1] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[2] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[3] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[4] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[5] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[6] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[7] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[8] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[9] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[10] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[11] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[12] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[13] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[14] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[15] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[16] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[17] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[18] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[19] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[20] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[21] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[22] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[23] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[24] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[26] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[27] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[28] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[29] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[30] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__update_ir[31] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[0] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[1] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[2] = 3U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[3] = 4U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[4] = 4U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[5] = 6U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[6] = 6U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[7] = 4U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[8] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[9] = 0xaU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[10] = 0xbU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[11] = 0xbU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[12] = 0xdU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[13] = 0xdU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[14] = 0xbU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[15] = 1U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[16] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[17] = 2U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[18] = 9U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[19] = 5U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[20] = 5U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[21] = 8U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[22] = 7U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[23] = 8U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[24] = 2U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[25] = 0U;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[26] = 0xcU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[27] = 0xcU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[28] = 0xfU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[29] = 0xeU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[30] = 0xfU;
    __Vtable8_testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_jtag_tap__DOT__tap_state_d[31] = 2U;
    __Vtableidx9 = 0;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[0] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[1] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[2] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[3] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[4] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[5] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[6] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[7] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[8] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[9] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[10] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[11] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[12] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[13] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[14] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[15] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[16] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[17] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[18] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[19] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[20] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[21] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[22] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[23] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[24] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[25] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[26] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[27] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[28] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[29] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[30] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[31] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[32] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[33] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[34] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[35] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[36] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[37] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[38] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[39] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[40] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[41] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[42] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[43] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[44] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[45] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[46] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[47] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[48] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[49] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[50] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[51] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[52] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[53] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[54] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[55] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[56] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[57] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[58] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[59] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[60] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[61] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[62] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[63] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[64] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[65] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[66] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[67] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[68] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[69] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[70] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[71] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[72] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[73] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[74] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[75] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[76] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[77] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[78] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[79] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[80] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[81] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[82] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[83] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[84] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[85] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[86] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[87] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[88] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[89] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[90] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[91] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[92] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[93] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[94] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[95] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[96] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[97] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[98] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[99] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[100] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[101] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[102] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[103] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[104] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[105] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[106] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[107] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[108] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[109] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[110] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[111] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[112] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[113] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[114] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[115] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[116] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[117] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[118] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[119] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[120] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[121] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[122] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[123] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[124] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[125] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[126] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[127] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[128] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[129] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[130] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[131] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[132] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[133] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[134] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[135] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[136] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[137] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[138] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[139] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[140] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[141] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[142] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[143] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[144] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[145] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[146] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[147] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[148] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[149] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[150] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[151] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[152] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[153] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[154] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[155] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[156] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[157] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[158] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[159] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[160] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[161] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[162] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[163] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[164] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[165] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[166] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[167] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[168] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[169] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[170] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[171] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[172] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[173] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[174] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[175] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[176] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[177] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[178] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[179] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[180] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[181] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[182] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[183] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[184] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[185] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[186] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[187] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[188] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[189] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[190] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[191] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[192] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[193] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[194] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[195] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[196] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[197] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[198] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[199] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[200] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[201] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[202] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[203] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[204] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[205] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[206] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[207] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[208] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[209] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[210] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[211] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[212] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[213] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[214] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[215] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[216] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[217] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[218] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[219] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[220] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[221] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[222] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[223] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[224] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[225] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[226] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[227] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[228] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[229] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[230] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[231] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[232] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[233] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[234] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[235] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[236] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[237] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[238] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[239] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[240] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[241] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[242] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[243] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[244] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[245] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[246] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[247] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[248] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[249] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[250] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[251] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[252] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[253] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[254] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[255] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[256] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[257] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[258] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[259] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[260] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[261] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[262] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[263] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[264] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[265] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[266] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[267] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[268] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[269] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[270] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[271] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[272] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[273] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[274] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[275] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[276] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[277] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[278] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[279] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[280] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[281] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[282] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[283] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[284] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[285] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[286] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[287] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[288] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[289] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[290] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[291] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[292] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[293] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[294] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[295] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[296] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[297] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[298] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[299] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[300] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[301] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[302] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[303] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[304] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[305] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[306] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[307] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[308] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[309] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[310] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[311] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[312] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[313] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[314] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[315] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[316] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[317] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[318] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[319] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[320] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[321] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[322] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[323] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[324] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[325] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[326] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[327] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[328] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[329] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[330] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[331] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[332] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[333] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[334] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[335] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[336] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[337] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[338] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[339] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[340] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[341] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[342] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[343] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[344] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[345] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[346] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[347] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[348] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[349] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[350] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[351] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[352] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[353] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[354] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[355] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[356] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[357] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[358] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[359] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[360] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[361] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[362] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[363] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[364] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[365] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[366] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[367] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[368] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[369] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[370] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[371] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[372] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[373] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[374] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[375] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[376] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[377] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[378] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[379] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[380] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[381] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[382] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[383] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[384] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[385] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[386] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[387] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[388] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[389] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[390] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[391] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[392] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[393] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[394] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[395] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[396] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[397] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[398] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[399] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[400] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[401] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[402] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[403] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[404] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[405] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[406] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[407] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[408] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[409] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[410] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[411] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[412] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[413] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[414] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[415] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[416] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[417] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[418] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[419] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[420] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[421] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[422] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[423] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[424] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[425] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[426] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[427] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[428] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[429] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[430] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[431] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[432] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[433] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[434] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[435] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[436] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[437] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[438] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[439] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[440] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[441] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[442] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[443] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[444] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[445] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[446] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[447] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[448] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[449] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[450] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[451] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[452] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[453] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[454] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[455] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[456] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[457] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[458] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[459] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[460] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[461] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[462] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[463] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[464] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[465] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[466] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[467] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[468] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[469] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[470] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[471] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[472] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[473] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[474] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[475] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[476] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[477] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[478] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[479] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[480] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[481] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[482] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[483] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[484] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[485] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[486] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[487] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[488] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[489] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[490] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[491] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[492] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[493] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[494] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[495] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[496] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[497] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[498] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[499] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[500] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[501] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[502] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[503] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[504] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[505] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[506] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[507] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[508] = 1U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[509] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[510] = 0U;
    __Vtable9_testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__rx_watermark_d[511] = 0U;
    __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q = VL_RAND_RESET_I(1);
    __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__debug_subsystem_i__DOT__dmi_jtag_i__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q = VL_RAND_RESET_I(1);
    __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(6);
    __Vdly__testharness__DOT__core_v_mini_mcu_i__DOT__peripheral_subsystem_i__DOT__uart_i__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(420, __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT____Vcellout__system_xbar_i__slave_req_o);
    __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(207, __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes);
    __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes = VL_RAND_RESET_I(3);
    __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes = VL_RAND_RESET_I(3);
    __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes = VL_RAND_RESET_I(4);
    __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes = VL_RAND_RESET_I(8);
    __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes = VL_RAND_RESET_I(4);
    __Vchglast__TOP__testharness__DOT__core_v_mini_mcu_i__DOT__system_bus_i__DOT__system_xbar_i__DOT__gen_xbar_1toM__DOT__i_xbar_master__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes = VL_RAND_RESET_I(8);
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        __Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}
