{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668761514279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668761514286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 16:51:54 2022 " "Processing started: Fri Nov 18 16:51:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668761514286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668761514286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_Key -c FSM_Key " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_Key -c FSM_Key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668761514286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668761514655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668761514655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/fsm_key/tb/tb_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/fsm_key/tb/tb_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Key " "Found entity 1: TB_Key" {  } { { "../TB/TB_Key.v" "" { Text "D:/code-file/FPGA/FSM_Key/TB/TB_Key.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668761524611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668761524611 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_Key.v(80) " "Verilog HDL information at FSM_Key.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "../SRC/FSM_Key.v" "" { Text "D:/code-file/FPGA/FSM_Key/SRC/FSM_Key.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668761524614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/fsm_key/src/fsm_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/fsm_key/src/fsm_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Key " "Found entity 1: FSM_Key" {  } { { "../SRC/FSM_Key.v" "" { Text "D:/code-file/FPGA/FSM_Key/SRC/FSM_Key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668761524614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668761524614 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_Key FSM_Key.v(11) " "Verilog HDL Parameter Declaration warning at FSM_Key.v(11): Parameter Declaration in module \"FSM_Key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../SRC/FSM_Key.v" "" { Text "D:/code-file/FPGA/FSM_Key/SRC/FSM_Key.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668761524614 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "idle2filter_down FSM_Key.v(45) " "Verilog HDL error at FSM_Key.v(45): object \"idle2filter_down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../SRC/FSM_Key.v" "" { Text "D:/code-file/FPGA/FSM_Key/SRC/FSM_Key.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1668761524614 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "filter_down2hold_down FSM_Key.v(118) " "Verilog HDL error at FSM_Key.v(118): object \"filter_down2hold_down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../SRC/FSM_Key.v" "" { Text "D:/code-file/FPGA/FSM_Key/SRC/FSM_Key.v" 118 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1668761524614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/FSM_Key/PRJ/output_files/FSM_Key.map.smsg " "Generated suppressed messages file D:/code-file/FPGA/FSM_Key/PRJ/output_files/FSM_Key.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668761524631 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668761524668 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 18 16:52:04 2022 " "Processing ended: Fri Nov 18 16:52:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668761524668 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668761524668 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668761524668 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668761524668 ""}
