#Build: Synplify Pro (R) O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Mon May 20 11:28:27 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v" (library work)
@N: CG1343 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":735:14:735:33|Read directive read_comments_as_HDL on.
@N: CG1344 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":743:14:743:33|Read directive read_comments_as_HDL off.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":1725:22:1725:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":1832:22:1832:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":2553:22:2553:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":3108:22:3108:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":4364:22:4364:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/avg_pool.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/div_synth.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/network_components.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/processing_state_controller.sv" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module resizer
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":3:7:3:13|Synthesizing module resizer in library work.
Running optimization stage 1 on resizer .......
Running optimization stage 2 on resizer .......
@N: CL201 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Trying to extract state machine for register state_s.
Extracted state machine for register state_s
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[0][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[1][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[2][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[3][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[4][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[5][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[6][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[7][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[8][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[9][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[10][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[11][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[12][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[13][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[14][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[15][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[16][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[17][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[18][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[19][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[20][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[21][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[22][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[23][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[24][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[25][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[26][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[27][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[28][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[29][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[30][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[31][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[32][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[33][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[34][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[35][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[36][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[37][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[38][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[39][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[40][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[41][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[42][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[43][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[44][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[45][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[46][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[47][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[48][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[49][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[50][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[51][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[52][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[53][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[54][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[55][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[56][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[57][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[58][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[59][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[60][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[61][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[62][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[63][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[64][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[65][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[66][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[67][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[68][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[69][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[70][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[71][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[72][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[73][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[74][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[75][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[76][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[77][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[78][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[79][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[80][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[81][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[82][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[83][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[84][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[85][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[86][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[87][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[88][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[89][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[90][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[91][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[92][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[93][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[94][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[95][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[96][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[97][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[98][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Pruning unused register bTotal_s[99][9:0]. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synlog/processing_state_controller_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
@W: CL246 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":13:40:13:51|Input port bits 20 to 16 of newPixelData[23:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":13:40:13:51|Input port bits 12 to 8 of newPixelData[23:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":13:40:13:51|Input port bits 4 to 0 of newPixelData[23:0] are unused. Assign logic for all port bits or change the input port size.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 223MB peak: 240MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Mon May 20 11:28:31 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 11:28:31 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Mon May 20 11:28:31 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 11:28:32 2024

###########################################################]
Premap Report

# Mon May 20 11:28:32 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/processing_state_controller_scck.rpt 
Printing clock  summary report in "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/processing_state_controller_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: FA350 |Clearbox flow is not supported when QUARTUS_ROOTDIR is not set
@N: FA351 |Clearbox flow is not supported because clearbox does not exist
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)

@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)



Clock Summary
******************

          Start             Requested     Requested     Clock        Clock                     Clock
Level     Clock             Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------
0 -       resizer|clock     710.4 MHz     1.408         inferred     Autoconstr_clkgroup_0     27   
====================================================================================================



Clock Load Summary
***********************

                  Clock     Source          Clock Pin           Non-clock Pin     Non-clock Pin
Clock             Load      Pin             Seq Example         Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------
resizer|clock     27        clock(port)     cropCounter_s.C     -                 -            
===============================================================================================

@W: MT529 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Found inferred clock resizer|clock which controls 27 sequential elements including state_s[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/processing_state_controller.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

Encoding state machine state_s[3:0] (in view: work.resizer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|There are no possible illegal states for state machine state_s[3:0] (in view: work.resizer(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 30MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 11:28:33 2024

###########################################################]
Map & Optimize Report

# Mon May 20 11:28:33 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: FA350 |Clearbox flow is not supported when QUARTUS_ROOTDIR is not set
@N: FA351 |Clearbox flow is not supported because clearbox does not exist
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|Found counter in view:work.resizer(verilog) instance rowCounter_s[10:0] 
Encoding state machine state_s[3:0] (in view: work.resizer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv":118:0:118:8|There are no possible illegal states for state machine state_s[3:0] (in view: work.resizer(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 122MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cyclonev_io_ibuf       25         state_s[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 122MB)

Writing Analyst data base /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/processing_state_controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 122MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 122MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/processing_state_controller_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 122MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 122MB)

@W: MT420 |Found inferred clock resizer|clock with period 2.13ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 11:28:35 2024
#


Top view:               resizer
Requested Frequency:    468.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.377

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
resizer|clock      468.4 MHz     398.2 MHz     2.135         2.511         -0.377     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
resizer|clock  resizer|clock  |  2.135       -0.377  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: resizer|clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                  Arrival           
Instance             Reference         Type       Pin     Net                  Time        Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
colCounter_s[8]      resizer|clock     dffeas     q       colCounter_s[8]      0.825       -0.377
colCounter_s[10]     resizer|clock     dffeas     q       colCounter_s[10]     0.825       -0.347
colCounter_s[9]      resizer|clock     dffeas     q       colCounter_s[9]      0.825       -0.245
colCounter_s[7]      resizer|clock     dffeas     q       colCounter_s[7]      0.825       -0.235
colCounter_s[1]      resizer|clock     dffeas     q       colCounter_s[1]      0.825       -0.232
colCounter_s[6]      resizer|clock     dffeas     q       colCounter_s[6]      0.825       -0.192
colCounter_s[0]      resizer|clock     dffeas     q       colCounter_s[0]      0.825       -0.107
colCounter_s[4]      resizer|clock     dffeas     q       colCounter_s[4]      0.825       -0.097
colCounter_s[5]      resizer|clock     dffeas     q       colCounter_s[5]      0.825       -0.078
colCounter_s[3]      resizer|clock     dffeas     q       colCounter_s[3]      0.825       -0.058
=================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                         Required           
Instance             Reference         Type       Pin     Net                         Time         Slack 
                     Clock                                                                               
---------------------------------------------------------------------------------------------------------
rowCounter_s[10]     resizer|clock     dffeas     d       rowCounter_s_c10_sumout     2.811        -0.377
rowCounter_s[9]      resizer|clock     dffeas     d       rowCounter_s_c9_sumout      2.811        -0.256
rowCounter_s[8]      resizer|clock     dffeas     d       rowCounter_s_c8_sumout      2.811        -0.245
rowCounter_s[7]      resizer|clock     dffeas     d       rowCounter_s_c7_sumout      2.811        -0.235
rowCounter_s[6]      resizer|clock     dffeas     d       rowCounter_s_c6_sumout      2.811        -0.225
rowCounter_s[5]      resizer|clock     dffeas     d       rowCounter_s_c5_sumout      2.811        -0.214
rowCounter_s[4]      resizer|clock     dffeas     d       rowCounter_s_c4_sumout      2.811        -0.203
rowCounter_s[3]      resizer|clock     dffeas     d       rowCounter_s_c3_sumout      2.811        -0.193
rowCounter_s[2]      resizer|clock     dffeas     d       rowCounter_s_c2_sumout      2.811        -0.182
rowCounter_s[1]      resizer|clock     dffeas     d       rowCounter_s_c1_sumout      2.811        -0.172
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.135
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.811

    - Propagation time:                      2.421
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.377

    Number of logic level(s):                12
    Starting point:                          colCounter_s[8] / q
    Ending point:                            rowCounter_s[10] / d
    The start point is clocked by            resizer|clock [rising] on pin clk
    The end   point is clocked by            resizer|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
colCounter_s[8]                dffeas                  q           Out     0.058     0.825       -         
colCounter_s[8]                Net                     -           -       0.419     -           7         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     datab       In      -         1.244       -         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     combout     Out     0.406     1.651       -         
colCounter_c11_0_a2_0_a2_3     Net                     -           -       0.383     -           3         
rowCounter_s_c0                cyclonev_lcell_comb     datab       In      -         2.034       -         
rowCounter_s_c0                cyclonev_lcell_comb     cout        Out     0.628     2.662       -         
rowCounter_s_c0_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c1                cyclonev_lcell_comb     cin         In      -         2.662       -         
rowCounter_s_c1                cyclonev_lcell_comb     cout        Out     0.011     2.673       -         
rowCounter_s_c1_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c2                cyclonev_lcell_comb     cin         In      -         2.673       -         
rowCounter_s_c2                cyclonev_lcell_comb     cout        Out     0.011     2.683       -         
rowCounter_s_c2_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c3                cyclonev_lcell_comb     cin         In      -         2.683       -         
rowCounter_s_c3                cyclonev_lcell_comb     cout        Out     0.011     2.694       -         
rowCounter_s_c3_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c4                cyclonev_lcell_comb     cin         In      -         2.694       -         
rowCounter_s_c4                cyclonev_lcell_comb     cout        Out     0.011     2.704       -         
rowCounter_s_c4_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c5                cyclonev_lcell_comb     cin         In      -         2.704       -         
rowCounter_s_c5                cyclonev_lcell_comb     cout        Out     0.011     2.715       -         
rowCounter_s_c5_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c6                cyclonev_lcell_comb     cin         In      -         2.715       -         
rowCounter_s_c6                cyclonev_lcell_comb     cout        Out     0.011     2.725       -         
rowCounter_s_c6_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c7                cyclonev_lcell_comb     cin         In      -         2.725       -         
rowCounter_s_c7                cyclonev_lcell_comb     cout        Out     0.011     2.736       -         
rowCounter_s_c7_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c8                cyclonev_lcell_comb     cin         In      -         2.736       -         
rowCounter_s_c8                cyclonev_lcell_comb     cout        Out     0.011     2.746       -         
rowCounter_s_c8_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c9                cyclonev_lcell_comb     cin         In      -         2.746       -         
rowCounter_s_c9                cyclonev_lcell_comb     cout        Out     0.121     2.867       -         
rowCounter_s_c9_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c10               cyclonev_lcell_comb     cin         In      -         2.867       -         
rowCounter_s_c10               cyclonev_lcell_comb     sumout      Out     0.321     3.188       -         
rowCounter_s_c10_sumout        Net                     -           -       0.000     -           1         
rowCounter_s[10]               dffeas                  d           In      -         3.188       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.511 is 1.709(68.1%) logic and 0.802(31.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      2.135
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.811

    - Propagation time:                      2.391
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.347

    Number of logic level(s):                12
    Starting point:                          colCounter_s[10] / q
    Ending point:                            rowCounter_s[10] / d
    The start point is clocked by            resizer|clock [rising] on pin clk
    The end   point is clocked by            resizer|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
colCounter_s[10]               dffeas                  q           Out     0.058     0.825       -         
colCounter_s[10]               Net                     -           -       0.382     -           5         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     dataa       In      -         1.207       -         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     combout     Out     0.414     1.621       -         
colCounter_c11_0_a2_0_a2_3     Net                     -           -       0.383     -           3         
rowCounter_s_c0                cyclonev_lcell_comb     datab       In      -         2.004       -         
rowCounter_s_c0                cyclonev_lcell_comb     cout        Out     0.628     2.632       -         
rowCounter_s_c0_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c1                cyclonev_lcell_comb     cin         In      -         2.632       -         
rowCounter_s_c1                cyclonev_lcell_comb     cout        Out     0.011     2.643       -         
rowCounter_s_c1_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c2                cyclonev_lcell_comb     cin         In      -         2.643       -         
rowCounter_s_c2                cyclonev_lcell_comb     cout        Out     0.011     2.653       -         
rowCounter_s_c2_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c3                cyclonev_lcell_comb     cin         In      -         2.653       -         
rowCounter_s_c3                cyclonev_lcell_comb     cout        Out     0.011     2.664       -         
rowCounter_s_c3_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c4                cyclonev_lcell_comb     cin         In      -         2.664       -         
rowCounter_s_c4                cyclonev_lcell_comb     cout        Out     0.011     2.674       -         
rowCounter_s_c4_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c5                cyclonev_lcell_comb     cin         In      -         2.674       -         
rowCounter_s_c5                cyclonev_lcell_comb     cout        Out     0.011     2.685       -         
rowCounter_s_c5_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c6                cyclonev_lcell_comb     cin         In      -         2.685       -         
rowCounter_s_c6                cyclonev_lcell_comb     cout        Out     0.011     2.695       -         
rowCounter_s_c6_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c7                cyclonev_lcell_comb     cin         In      -         2.695       -         
rowCounter_s_c7                cyclonev_lcell_comb     cout        Out     0.011     2.706       -         
rowCounter_s_c7_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c8                cyclonev_lcell_comb     cin         In      -         2.706       -         
rowCounter_s_c8                cyclonev_lcell_comb     cout        Out     0.011     2.716       -         
rowCounter_s_c8_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c9                cyclonev_lcell_comb     cin         In      -         2.716       -         
rowCounter_s_c9                cyclonev_lcell_comb     cout        Out     0.121     2.837       -         
rowCounter_s_c9_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c10               cyclonev_lcell_comb     cin         In      -         2.837       -         
rowCounter_s_c10               cyclonev_lcell_comb     sumout      Out     0.321     3.158       -         
rowCounter_s_c10_sumout        Net                     -           -       0.000     -           1         
rowCounter_s[10]               dffeas                  d           In      -         3.158       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.481 is 1.717(69.2%) logic and 0.765(30.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      2.135
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.811

    - Propagation time:                      2.301
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.256

    Number of logic level(s):                11
    Starting point:                          colCounter_s[8] / q
    Ending point:                            rowCounter_s[9] / d
    The start point is clocked by            resizer|clock [rising] on pin clk
    The end   point is clocked by            resizer|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
colCounter_s[8]                dffeas                  q           Out     0.058     0.825       -         
colCounter_s[8]                Net                     -           -       0.419     -           7         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     datab       In      -         1.244       -         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     combout     Out     0.406     1.651       -         
colCounter_c11_0_a2_0_a2_3     Net                     -           -       0.383     -           3         
rowCounter_s_c0                cyclonev_lcell_comb     datab       In      -         2.034       -         
rowCounter_s_c0                cyclonev_lcell_comb     cout        Out     0.628     2.662       -         
rowCounter_s_c0_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c1                cyclonev_lcell_comb     cin         In      -         2.662       -         
rowCounter_s_c1                cyclonev_lcell_comb     cout        Out     0.011     2.673       -         
rowCounter_s_c1_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c2                cyclonev_lcell_comb     cin         In      -         2.673       -         
rowCounter_s_c2                cyclonev_lcell_comb     cout        Out     0.011     2.683       -         
rowCounter_s_c2_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c3                cyclonev_lcell_comb     cin         In      -         2.683       -         
rowCounter_s_c3                cyclonev_lcell_comb     cout        Out     0.011     2.694       -         
rowCounter_s_c3_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c4                cyclonev_lcell_comb     cin         In      -         2.694       -         
rowCounter_s_c4                cyclonev_lcell_comb     cout        Out     0.011     2.704       -         
rowCounter_s_c4_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c5                cyclonev_lcell_comb     cin         In      -         2.704       -         
rowCounter_s_c5                cyclonev_lcell_comb     cout        Out     0.011     2.715       -         
rowCounter_s_c5_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c6                cyclonev_lcell_comb     cin         In      -         2.715       -         
rowCounter_s_c6                cyclonev_lcell_comb     cout        Out     0.011     2.725       -         
rowCounter_s_c6_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c7                cyclonev_lcell_comb     cin         In      -         2.725       -         
rowCounter_s_c7                cyclonev_lcell_comb     cout        Out     0.011     2.736       -         
rowCounter_s_c7_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c8                cyclonev_lcell_comb     cin         In      -         2.736       -         
rowCounter_s_c8                cyclonev_lcell_comb     cout        Out     0.011     2.746       -         
rowCounter_s_c8_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c9                cyclonev_lcell_comb     cin         In      -         2.746       -         
rowCounter_s_c9                cyclonev_lcell_comb     sumout      Out     0.321     3.067       -         
rowCounter_s_c9_sumout         Net                     -           -       0.000     -           1         
rowCounter_s[9]                dffeas                  d           In      -         3.067       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.391 is 1.588(66.4%) logic and 0.802(33.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      2.135
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.811

    - Propagation time:                      2.290
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                10
    Starting point:                          colCounter_s[8] / q
    Ending point:                            rowCounter_s[8] / d
    The start point is clocked by            resizer|clock [rising] on pin clk
    The end   point is clocked by            resizer|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
colCounter_s[8]                dffeas                  q           Out     0.058     0.825       -         
colCounter_s[8]                Net                     -           -       0.419     -           7         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     datab       In      -         1.244       -         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     combout     Out     0.406     1.651       -         
colCounter_c11_0_a2_0_a2_3     Net                     -           -       0.383     -           3         
rowCounter_s_c0                cyclonev_lcell_comb     datab       In      -         2.034       -         
rowCounter_s_c0                cyclonev_lcell_comb     cout        Out     0.628     2.662       -         
rowCounter_s_c0_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c1                cyclonev_lcell_comb     cin         In      -         2.662       -         
rowCounter_s_c1                cyclonev_lcell_comb     cout        Out     0.011     2.673       -         
rowCounter_s_c1_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c2                cyclonev_lcell_comb     cin         In      -         2.673       -         
rowCounter_s_c2                cyclonev_lcell_comb     cout        Out     0.011     2.683       -         
rowCounter_s_c2_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c3                cyclonev_lcell_comb     cin         In      -         2.683       -         
rowCounter_s_c3                cyclonev_lcell_comb     cout        Out     0.011     2.694       -         
rowCounter_s_c3_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c4                cyclonev_lcell_comb     cin         In      -         2.694       -         
rowCounter_s_c4                cyclonev_lcell_comb     cout        Out     0.011     2.704       -         
rowCounter_s_c4_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c5                cyclonev_lcell_comb     cin         In      -         2.704       -         
rowCounter_s_c5                cyclonev_lcell_comb     cout        Out     0.011     2.715       -         
rowCounter_s_c5_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c6                cyclonev_lcell_comb     cin         In      -         2.715       -         
rowCounter_s_c6                cyclonev_lcell_comb     cout        Out     0.011     2.725       -         
rowCounter_s_c6_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c7                cyclonev_lcell_comb     cin         In      -         2.725       -         
rowCounter_s_c7                cyclonev_lcell_comb     cout        Out     0.011     2.736       -         
rowCounter_s_c7_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c8                cyclonev_lcell_comb     cin         In      -         2.736       -         
rowCounter_s_c8                cyclonev_lcell_comb     sumout      Out     0.321     3.057       -         
rowCounter_s_c8_sumout         Net                     -           -       0.000     -           1         
rowCounter_s[8]                dffeas                  d           In      -         3.057       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.380 is 1.578(66.3%) logic and 0.802(33.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      2.135
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.811

    - Propagation time:                      2.290
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.245

    Number of logic level(s):                12
    Starting point:                          colCounter_s[9] / q
    Ending point:                            rowCounter_s[10] / d
    The start point is clocked by            resizer|clock [rising] on pin clk
    The end   point is clocked by            resizer|clock [rising] on pin clk

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                           Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
colCounter_s[9]                dffeas                  q           Out     0.058     0.825       -         
colCounter_s[9]                Net                     -           -       0.434     -           8         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     datad       In      -         1.259       -         
colCounter_c11_0_a2_0_a2_3     cyclonev_lcell_comb     combout     Out     0.261     1.520       -         
colCounter_c11_0_a2_0_a2_3     Net                     -           -       0.383     -           3         
rowCounter_s_c0                cyclonev_lcell_comb     datab       In      -         1.902       -         
rowCounter_s_c0                cyclonev_lcell_comb     cout        Out     0.628     2.531       -         
rowCounter_s_c0_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c1                cyclonev_lcell_comb     cin         In      -         2.531       -         
rowCounter_s_c1                cyclonev_lcell_comb     cout        Out     0.011     2.541       -         
rowCounter_s_c1_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c2                cyclonev_lcell_comb     cin         In      -         2.541       -         
rowCounter_s_c2                cyclonev_lcell_comb     cout        Out     0.011     2.552       -         
rowCounter_s_c2_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c3                cyclonev_lcell_comb     cin         In      -         2.552       -         
rowCounter_s_c3                cyclonev_lcell_comb     cout        Out     0.011     2.562       -         
rowCounter_s_c3_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c4                cyclonev_lcell_comb     cin         In      -         2.562       -         
rowCounter_s_c4                cyclonev_lcell_comb     cout        Out     0.011     2.573       -         
rowCounter_s_c4_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c5                cyclonev_lcell_comb     cin         In      -         2.573       -         
rowCounter_s_c5                cyclonev_lcell_comb     cout        Out     0.011     2.583       -         
rowCounter_s_c5_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c6                cyclonev_lcell_comb     cin         In      -         2.583       -         
rowCounter_s_c6                cyclonev_lcell_comb     cout        Out     0.011     2.594       -         
rowCounter_s_c6_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c7                cyclonev_lcell_comb     cin         In      -         2.594       -         
rowCounter_s_c7                cyclonev_lcell_comb     cout        Out     0.011     2.604       -         
rowCounter_s_c7_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c8                cyclonev_lcell_comb     cin         In      -         2.604       -         
rowCounter_s_c8                cyclonev_lcell_comb     cout        Out     0.011     2.615       -         
rowCounter_s_c8_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c9                cyclonev_lcell_comb     cin         In      -         2.615       -         
rowCounter_s_c9                cyclonev_lcell_comb     cout        Out     0.121     2.736       -         
rowCounter_s_c9_cout           Net                     -           -       0.000     -           1         
rowCounter_s_c10               cyclonev_lcell_comb     cin         In      -         2.736       -         
rowCounter_s_c10               cyclonev_lcell_comb     sumout      Out     0.321     3.057       -         
rowCounter_s_c10_sumout        Net                     -           -       0.000     -           1         
rowCounter_s[10]               dffeas                  d           In      -         3.057       -         
===========================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.380 is 1.564(65.7%) logic and 0.816(34.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 122MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 122MB)

##### START OF AREA REPORT #####[
Design view:work.resizer(verilog)
Selecting part 5CGXFC7C6F23C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 56 of 112960 ( 0%)
ALUT usage by number of inputs
		  7 input functions 	 0
		  6 input functions 	 11
		  5 input functions 	 7
		  4 input functions 	 7
		  <=3 input functions 	 31
ALUTs by mode
		  normal mode            45
		  extended LUT mode      0
		  arithmetic mode        11
		  shared arithmetic mode 0
Total registers 25 of 225920 ( 0%)
Total Estimated Packed ALMs 34 of 56480 ( 0%)
I/O pins 54 of 522 (10%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0 
ShiftTap:       0  (0 registers)
Ena:             2
Sload:           0
Sclr:            0
M10Ks:           0  (0% of 686)
Memory ALUTs:   0  (0% of 28240)
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 24MB peak: 122MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon May 20 11:28:35 2024

###########################################################]
