Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ei-se/Bureau/DE0_NANO_SOC_GHRD_VHDL_YD/soc_system.qsys --block-symbol-file --output-directory=/home/ei-se/Bureau/DE0_NANO_SOC_GHRD_VHDL_YD/soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD_VHDL_YD/soc_system.qsys
Progress: Reading input file
Progress: Adding IP_Telemetre_HC_SR04_0 [IP_Telemetre_HC_SR04 1.0]
Warning: IP_Telemetre_HC_SR04_0: Component type IP_Telemetre_HC_SR04 is not in the library
Progress: Parameterizing module IP_Telemetre_HC_SR04_0
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fpga_only_master [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 15.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: soc_system.IP_Telemetre_HC_SR04_0: Component IP_Telemetre_HC_SR04 1.0 not found or could not be instantiated
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ei-se/Bureau/DE0_NANO_SOC_GHRD_VHDL_YD/soc_system.qsys --synthesis=VHDL --output-directory=/home/ei-se/Bureau/DE0_NANO_SOC_GHRD_VHDL_YD/soc_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD_VHDL_YD/soc_system.qsys
Progress: Reading input file
Progress: Adding IP_Telemetre_HC_SR04_0 [IP_Telemetre_HC_SR04 1.0]
Warning: IP_Telemetre_HC_SR04_0: Component type IP_Telemetre_HC_SR04 is not in the library
Progress: Parameterizing module IP_Telemetre_HC_SR04_0
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fpga_only_master [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 15.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: soc_system.IP_Telemetre_HC_SR04_0: Component IP_Telemetre_HC_SR04 1.0 not found or could not be instantiated
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Error: null
