<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVSX/MOVSXD—Move with Sign-Extension</title>
</head>
<body>
<h1 id="movsx-movsxd-move-with-sign-extension">MOVSX/MOVSXD—Move with Sign-Extension</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F BE /<em>r</em></td>
	<td>MOVSX <em>r16, r/m8</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Move byte to word with sign-extension.</td>
</tr>
<tr>
	<td>0F BE /<em>r</em></td>
	<td>MOVSX <em>r32, r/m8</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Move byte to doubleword with signextension.</td>
</tr>
<tr>
	<td>REX + 0F BE /<em>r</em></td>
	<td>MOVSX <em>r64, r/m8*</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Move byte to quadword with sign-extension.</td>
</tr>
<tr>
	<td>0F BF /<em>r</em></td>
	<td>MOVSX <em>r32, r/m16</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Move word to doubleword, with signextension.</td>
</tr>
<tr>
	<td>REX.W + 0F BF /<em>r</em></td>
	<td>MOVSX <em>r64, r/m16</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Move word to quadword with sign-extension.</td>
</tr>
<tr>
	<td>REX.W** + 63 /<em>r</em></td>
	<td>MOVSXD <em>r64, r/m32</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Move doubleword to quadword with signextension.</td>
</tr>
</table>
<p class="notes">Notes: * In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH. ** The use of MOVSXD without REX.W in 64-bit mode is discouraged, Regular MOV should be used instead of using MOVSXD without REX.W.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Copies the contents of the source operand (register or memory location) to the destination operand (register) and sign extends the value to 16 or 32 bits (see Figure 7-6 in the <em>Intel® 64 and IA-32 Architectures Software Devel<em>o</em>per’s Manual, Volume 1). The size of the converted value depends on the operand-size attribute.</em></p>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation</h2>
<pre>DEST ← SignExtend(SRC);
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#SS(0)</td>
	<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
</body>
</html>
