#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May  1 10:28:48 2018
# Process ID: 14605
# Current directory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1
# Command line: vivado -log design_tutorial_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_tutorial_2_wrapper.tcl -notrace
# Log file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/design_tutorial_2_wrapper.vdi
# Journal file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_tutorial_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_tutorial_2_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_bram_ctrl_0_0/design_tutorial_2_axi_bram_ctrl_0_0.dcp' for cell 'design_tutorial_2_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0.dcp' for cell 'design_tutorial_2_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_blk_mem_gen_0_0/design_tutorial_2_blk_mem_gen_0_0.dcp' for cell 'design_tutorial_2_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0.dcp' for cell 'design_tutorial_2_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0.dcp' for cell 'design_tutorial_2_i/gpio_led'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0.dcp' for cell 'design_tutorial_2_i/gpio_switch'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0.dcp' for cell 'design_tutorial_2_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_0/design_tutorial_2_microblaze_0_0.dcp' for cell 'design_tutorial_2_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_xlconcat_0/design_tutorial_2_microblaze_0_xlconcat_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0.dcp' for cell 'design_tutorial_2_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_xbar_0/design_tutorial_2_xbar_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_auto_pc_0/design_tutorial_2_auto_pc_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_bram_if_cntlr_0/design_tutorial_2_dlmb_bram_if_cntlr_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_v10_0/design_tutorial_2_dlmb_v10_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_bram_if_cntlr_0/design_tutorial_2_ilmb_bram_if_cntlr_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_v10_0/design_tutorial_2_ilmb_v10_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_lmb_bram_0/design_tutorial_2_lmb_bram_0.dcp' for cell 'design_tutorial_2_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_0/design_tutorial_2_microblaze_0_0.xdc] for cell 'design_tutorial_2_i/microblaze_0/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_0/design_tutorial_2_microblaze_0_0.xdc] for cell 'design_tutorial_2_i/microblaze_0/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0.xdc] for cell 'design_tutorial_2_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2180.160 ; gain = 539.531 ; free physical = 1223 ; free virtual = 35249
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0.xdc] for cell 'design_tutorial_2_i/mdm_1/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0_board.xdc] for cell 'design_tutorial_2_i/clk_wiz_1/inst'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0_board.xdc] for cell 'design_tutorial_2_i/clk_wiz_1/inst'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0.xdc] for cell 'design_tutorial_2_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0.xdc] for cell 'design_tutorial_2_i/clk_wiz_1/inst'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_tutorial_2_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_tutorial_2_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0.xdc] for cell 'design_tutorial_2_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0.xdc] for cell 'design_tutorial_2_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0_board.xdc] for cell 'design_tutorial_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0_board.xdc] for cell 'design_tutorial_2_i/axi_uartlite_0/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0.xdc] for cell 'design_tutorial_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0.xdc] for cell 'design_tutorial_2_i/axi_uartlite_0/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0_board.xdc] for cell 'design_tutorial_2_i/gpio_led/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0_board.xdc] for cell 'design_tutorial_2_i/gpio_led/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0.xdc] for cell 'design_tutorial_2_i/gpio_led/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0.xdc] for cell 'design_tutorial_2_i/gpio_led/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0_board.xdc] for cell 'design_tutorial_2_i/gpio_switch/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0_board.xdc] for cell 'design_tutorial_2_i/gpio_switch/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0.xdc] for cell 'design_tutorial_2_i/gpio_switch/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0.xdc] for cell 'design_tutorial_2_i/gpio_switch/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_v10_0/design_tutorial_2_dlmb_v10_0.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_v10_0/design_tutorial_2_dlmb_v10_0.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_v10_0/design_tutorial_2_ilmb_v10_0.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_v10_0/design_tutorial_2_ilmb_v10_0.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock_rtl'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock_rtl'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock_rtl]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[0]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[1]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_o[0]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_o[1]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc]
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_tutorial_2_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

31 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 2398.266 ; gain = 1140.461 ; free physical = 1223 ; free virtual = 35249
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1217 ; free virtual = 35243
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f8ec2d54

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1216 ; free virtual = 35243
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: b174e1f1

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1216 ; free virtual = 35243
INFO: [Opt 31-389] Phase Constant propagation created 36 cells and removed 138 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dd671f47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1216 ; free virtual = 35243
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 646 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dd671f47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1216 ; free virtual = 35243
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dd671f47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1215 ; free virtual = 35241
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dd671f47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1215 ; free virtual = 35241
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1215 ; free virtual = 35241
Ending Logic Optimization Task | Checksum: dd671f47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2398.266 ; gain = 0.000 ; free physical = 1215 ; free virtual = 35241

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.624 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1b21c616b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1197 ; free virtual = 35223
Ending Power Optimization Task | Checksum: 1b21c616b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2576.625 ; gain = 178.359 ; free physical = 1204 ; free virtual = 35230
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1200 ; free virtual = 35228
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/design_tutorial_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_tutorial_2_wrapper_drc_opted.rpt -pb design_tutorial_2_wrapper_drc_opted.pb -rpx design_tutorial_2_wrapper_drc_opted.rpx
Command: report_drc -file design_tutorial_2_wrapper_drc_opted.rpt -pb design_tutorial_2_wrapper_drc_opted.pb -rpx design_tutorial_2_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/design_tutorial_2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1187 ; free virtual = 35215
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1106e328e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1187 ; free virtual = 35215
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1191 ; free virtual = 35219

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1418c3f51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1190 ; free virtual = 35218

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3218271

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1180 ; free virtual = 35208

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3218271

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1180 ; free virtual = 35208
Phase 1 Placer Initialization | Checksum: 1c3218271

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1180 ; free virtual = 35208

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2191fc4a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1157 ; free virtual = 35185

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2191fc4a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1157 ; free virtual = 35185

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1efcbe2f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1156 ; free virtual = 35184

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e2b62dd8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1156 ; free virtual = 35184

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 229482be1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1156 ; free virtual = 35184

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ff6d99d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1153 ; free virtual = 35180

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 133e14c4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1153 ; free virtual = 35180

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 133e14c4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1153 ; free virtual = 35180
Phase 3 Detail Placement | Checksum: 133e14c4b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1153 ; free virtual = 35180

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1414642b3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1414642b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1156 ; free virtual = 35184
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.457. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d5748407

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1156 ; free virtual = 35184
Phase 4.1 Post Commit Optimization | Checksum: d5748407

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1156 ; free virtual = 35184

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d5748407

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1157 ; free virtual = 35185

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d5748407

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1157 ; free virtual = 35185

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12b1eb993

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1157 ; free virtual = 35185
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12b1eb993

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1157 ; free virtual = 35185
Ending Placer Task | Checksum: abe3fe28

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1175 ; free virtual = 35202
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1175 ; free virtual = 35202
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1164 ; free virtual = 35198
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/design_tutorial_2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_tutorial_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1161 ; free virtual = 35191
INFO: [runtcl-4] Executing : report_utilization -file design_tutorial_2_wrapper_utilization_placed.rpt -pb design_tutorial_2_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1169 ; free virtual = 35200
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_tutorial_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1169 ; free virtual = 35200
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 16caa080 ConstDB: 0 ShapeSum: 95195da8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 121410045

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1017 ; free virtual = 35048
Post Restoration Checksum: NetGraph: a60b0aea NumContArr: 7b35f55b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 121410045

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1017 ; free virtual = 35048

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 121410045

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 985 ; free virtual = 35016

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 121410045

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 985 ; free virtual = 35016
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19513045d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 976 ; free virtual = 35006
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=-0.354 | THS=-51.289|

Phase 2 Router Initialization | Checksum: 1a1a0ac74

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 976 ; free virtual = 35006

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e90eb806

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 969 ; free virtual = 35000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 469
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.606  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b506739a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 965 ; free virtual = 34996

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.606  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 123216f7c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997
Phase 4 Rip-up And Reroute | Checksum: 123216f7c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e9b12f5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.685  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e9b12f5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e9b12f5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997
Phase 5 Delay and Skew Optimization | Checksum: 1e9b12f5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20685514a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.685  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1be3973a6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997
Phase 6 Post Hold Fix | Checksum: 1be3973a6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.719633 %
  Global Horizontal Routing Utilization  = 0.913115 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17c7dfba0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 966 ; free virtual = 34997

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17c7dfba0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 965 ; free virtual = 34996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 171d34945

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 965 ; free virtual = 34996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.685  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 171d34945

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 965 ; free virtual = 34996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1002 ; free virtual = 35033

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 1002 ; free virtual = 35033
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2576.625 ; gain = 0.000 ; free physical = 989 ; free virtual = 35027
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/design_tutorial_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_tutorial_2_wrapper_drc_routed.rpt -pb design_tutorial_2_wrapper_drc_routed.pb -rpx design_tutorial_2_wrapper_drc_routed.rpx
Command: report_drc -file design_tutorial_2_wrapper_drc_routed.rpt -pb design_tutorial_2_wrapper_drc_routed.pb -rpx design_tutorial_2_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/design_tutorial_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_tutorial_2_wrapper_methodology_drc_routed.rpt -pb design_tutorial_2_wrapper_methodology_drc_routed.pb -rpx design_tutorial_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_tutorial_2_wrapper_methodology_drc_routed.rpt -pb design_tutorial_2_wrapper_methodology_drc_routed.pb -rpx design_tutorial_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/impl_1/design_tutorial_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_tutorial_2_wrapper_power_routed.rpt -pb design_tutorial_2_wrapper_power_summary_routed.pb -rpx design_tutorial_2_wrapper_power_routed.rpx
Command: report_power -file design_tutorial_2_wrapper_power_routed.rpt -pb design_tutorial_2_wrapper_power_summary_routed.pb -rpx design_tutorial_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
105 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_tutorial_2_wrapper_route_status.rpt -pb design_tutorial_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_tutorial_2_wrapper_timing_summary_routed.rpt -pb design_tutorial_2_wrapper_timing_summary_routed.pb -rpx design_tutorial_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_tutorial_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_tutorial_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May  1 10:30:29 2018...
