<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0
  (the "License"); you may not use this file except in compliance
  with the License.  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES
 OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO
 NON-INFRINGEMENT, MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="C.ADD" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,1-0" value="100110"/>
    <O name="rd" type="GPR" bits="11-7" access="ReadWrite" choices="Nonzero GPRs"/>
    <O name="rs2" type="GPR" bits="6-2" access="Read" choices="Nonzero GPRs"/>
    <asm format="C.ADD %s, %s" op1="rd" op2="rs2"/>
  </I>
  <I name="C.ADDI" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="00001"/>
    <O name="rd" type="GPR" bits="11-7" access="ReadWrite" choices="Nonzero GPRs"/>
    <O name="imm6" type="Immediate" bits="12,6-2" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.ADDI %s, %s" op1="rd" op2="imm6"/>
  </I>
  <I name="C.ADDI16SP" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,11-7,1-0" value="0110001001"/>
    <O name="x2" type="GPR" access="ReadWrite" class="ImpliedRegisterOperand"/>
    <O name="imm6" type="Immediate" bits="12,4-3,5,2,6" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.ADDI16SP %s" op1="imm6"/>
  </I>
  <I name="C.ADDI4SPN" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="00000"/>
    <O name="imm8" type="Immediate" bits="10-7,12-11,5,6" class="ImmediateExcludeOperand" exclude="0"/>
    <O name="x2" type="GPR" access="Read" class="ImpliedRegisterOperand"/>
    <O name="rd'" type="GPR" bits="4-2" access="Write" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <asm format="C.ADDI4SPN %s, %s" op1="rd'" op2="imm8"/>
  </I>
  <I name="C.AND" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,11-10,6-5,1-0" value="1000111101"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="rs2'" type="GPR" bits="4-2" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <asm format="C.AND %s, %s" op1="rd'" op2="rs2'"/>
  </I>
  <I name="C.ANDI" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,11-10,1-0" value="1001001"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="imm6" type="Immediate" bits="12,6-2"/>
    <asm format="C.ANDI %s, %s" op1="rd'" op2="imm6"/>
  </I>
  <I name="C.BEQZ" isa="RISCV" class="BranchInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="11001"/>
    <O name="rs1'" type="GPR" bits="9-7" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="x0" type="GPR" access="Read" class="ImpliedRegisterOperand"/>
    <O name="Branch-simm8" type="Branch" class="CompressedConditionalBranchOperandRISCV" condition="CBEQZ" offset="simm8" offset-scale="1">
      <O name="simm8" type="Immediate" bits="12,6-5,2,11-10,4-3" class="SignedImmediateOperand"/>
    </O>
    <asm format="C.BEQZ %s, %s" op1="simm8" op2="rs1'"/>
  </I>
  <I name="C.BNEZ" isa="RISCV" class="BranchInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="11101"/>
    <O name="rs1'" type="GPR" bits="9-7" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="x0" type="GPR" access="Read" class="ImpliedRegisterOperand"/>
    <O name="Branch-simm8" type="Branch" class="CompressedConditionalBranchOperandRISCV" condition="CBNEZ" offset="simm8" offset-scale="1">
      <O name="simm8" type="Immediate" bits="12,6-5,2,11-10,4-3" class="SignedImmediateOperand"/>
    </O>
    <asm format="C.BNEZ %s, %s" op1="simm8" op2="rs1'"/>
  </I>
  <I name="C.EBREAK" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,11-7,6-2,1-0" value="1001000000000010"/>
    <asm format="C.EBREAK"/>
  </I>
  <I name="C.FLD" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="00100"/>
    <O name="rd'" type="FPR" bits="4-2" access="Write" choices="Prime 64-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1'-imm5" type="LoadStore" alignment="8" base="rs1'" data-size="8" element-size="8" mem-access="Read" offset="imm5" offset-scale="3">
      <O name="rs1'" type="GPR" bits="9-7" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
      <O name="imm5" type="Immediate" bits="6-5,12-10"/>
    </O>
    <asm format="C.FLD %s, %s" op1="rs1'" op2="rd'"/>
  </I>
  <I name="C.FLDSP" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="00110"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <O name="LoadStore-x2-imm6" type="LoadStore" alignment="8" base="x2" data-size="8" element-size="8" mem-access="Read" offset="imm6" offset-scale="3">
      <O name="x2" type="GPR" access="Read" class="ImpliedRegisterOperand"/>
      <O name="imm6" type="Immediate" bits="4-2,12,6-5"/>
    </O>
    <asm format="C.FLDSP %s" op1="rd"/>
  </I>
  <I name="C.FSD" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="10100"/>
    <O name="rs2'" type="FPR" bits="4-2" access="Read" choices="Prime 64-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1'-imm5" type="LoadStore" alignment="8" base="rs1'" data-size="8" element-size="8" mem-access="Write" offset="imm5" offset-scale="3">
      <O name="rs1'" type="GPR" bits="9-7" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
      <O name="imm5" type="Immediate" bits="6-5,12-10"/>
    </O>
    <asm format="C.FSD %s, %s" op1="rs1'" op2="rs2'"/>
  </I>
  <I name="C.FSDSP" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="10110"/>
    <O name="rs2" type="FPR" bits="6-2" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="LoadStore-x2-imm6" type="LoadStore" alignment="8" base="x2" data-size="8" element-size="8" mem-access="Write" offset="imm6" offset-scale="3">
      <O name="x2" type="GPR" access="Read" class="ImpliedRegisterOperand"/>
      <O name="imm6" type="Immediate" bits="9-7,12-10"/>
    </O>
    <asm format="C.FSDSP %s" op1="rs2"/>
  </I>
  <I name="C.J" isa="RISCV" class="BranchInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="10101"/>
    <O name="Branch-simm11" type="Branch" class="PcRelativeBranchOperand" offset="simm11" offset-scale="1">
      <O name="simm11" type="Immediate" bits="12,8,10-9,6,7,2,11,5-3" class="SignedImmediateOperand"/>
    </O>
    <asm format="C.J %s" op1="simm11"/>
  </I>
  <I name="C.JALR" isa="RISCV" class="BranchInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,6-2,1-0" value="10010000010"/>
    <O name="Branch-rs1" type="Branch" class="RegisterBranchOperand" base="rs1">
      <O name="rs1" type="GPR" bits="11-7" access="Read" choices="Nonzero GPRs"/>
    </O>
    <O name="x1" type="GPR" access="Write" class="ImpliedRegisterOperand"/>
    <asm format="C.JALR %s" op1="rs1"/>
  </I>
  <I name="C.JR" isa="RISCV" class="BranchInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,6-2,1-0" value="10000000010"/>
    <O name="Branch-rs1" type="Branch" class="RegisterBranchOperand" base="rs1">
      <O name="rs1" type="GPR" bits="11-7" access="Read" choices="Nonzero GPRs"/>
    </O>
    <asm format="C.JR %s" op1="rs1"/>
  </I>
  <I name="C.LI" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="01001"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="Nonzero GPRs"/>
    <O name="imm6" type="Immediate" bits="12,6-2"/>
    <asm format="C.LI %s, %s" op1="rd" op2="imm6"/>
  </I>
  <I name="C.LUI" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="01101"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs not x0, x2"/>
    <O name="imm6" type="Immediate" bits="12,6-2" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.LUI %s, %s" op1="rd" op2="imm6"/>
  </I>
  <I name="C.LW" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV128C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="01000"/>
    <O name="rd'" type="GPR" bits="4-2" access="Write" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="LoadStore-rs1'-imm5" type="LoadStore" alignment="4" base="rs1'" data-size="4" element-size="4" mem-access="Read" offset="imm5" offset-scale="2">
      <O name="rs1'" type="GPR" bits="9-7" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
      <O name="imm5" type="Immediate" bits="5,12-10,6"/>
    </O>
    <asm format="C.LW %s, %s" op1="rs1'" op2="rd'"/>
  </I>
  <I name="C.LWSP" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="01010"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="Nonzero GPRs"/>
    <O name="LoadStore-x2-imm6" type="LoadStore" alignment="4" base="x2" data-size="4" element-size="4" mem-access="Read" offset="imm6" offset-scale="2">
      <O name="x2" type="GPR" access="Read" class="ImpliedRegisterOperand"/>
      <O name="imm6" type="Immediate" bits="3-2,12,6-4"/>
    </O>
    <asm format="C.LWSP %s" op1="rd"/>
  </I>
  <I name="C.MV" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,1-0" value="100010"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="Nonzero GPRs"/>
    <O name="rs2" type="GPR" bits="6-2" access="Read" choices="Nonzero GPRs"/>
    <asm format="C.MV %s, %s" op1="rd" op2="rs2"/>
  </I>
  <I name="C.NOP" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-0" value="0000000000000001"/>
    <asm format="C.NOP"/>
  </I>
  <I name="C.OR" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,11-10,6-5,1-0" value="1000111001"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="rs2'" type="GPR" bits="4-2" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <asm format="C.OR %s, %s" op1="rd'" op2="rs2'"/>
  </I>
  <I name="C.SLLI" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="00010"/>
    <O name="rd" type="GPR" bits="11-7" access="ReadWrite" choices="Nonzero GPRs"/>
    <O name="shamt" type="Immediate" bits="12,6-2" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.SLLI %s, %s" op1="rd" op2="shamt"/>
  </I>
  <I name="C.SLLI64" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,6-2,1-0" value="00000000010"/>
    <O name="rd" type="GPR" bits="11-7" access="ReadWrite" choices="Nonzero GPRs"/>
    <asm format="C.SLLI64 %s" op1="rd"/>
  </I>
  <I name="C.SRAI" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,11-10,1-0" value="1000101"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="shamt" type="Immediate" bits="12,6-2" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.SRAI %s, %s" op1="rd'" op2="shamt"/>
  </I>
  <I name="C.SRAI64" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,11-10,6-2,1-0" value="1000010000001"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <asm format="C.SRAI64 %s" op1="rd'"/>
  </I>
  <I name="C.SRLI" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,11-10,1-0" value="1000001"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="shamt" type="Immediate" bits="12,6-2" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.SRLI %s, %s" op1="rd'" op2="shamt"/>
  </I>
  <I name="C.SRLI64" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,11-10,6-2,1-0" value="1000000000001"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <asm format="C.SRLI64 %s" op1="rd'"/>
  </I>
  <I name="C.SUB" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,11-10,6-5,1-0" value="1000110001"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="rs2'" type="GPR" bits="4-2" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <asm format="C.SUB %s, %s" op1="rd'" op2="rs2'"/>
  </I>
  <I name="C.SW" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV128C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="11000"/>
    <O name="rs2'" type="GPR" bits="4-2" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="LoadStore-rs1'-imm5" type="LoadStore" alignment="4" base="rs1'" data-size="4" element-size="4" mem-access="Write" offset="imm5" offset-scale="2">
      <O name="rs1'" type="GPR" bits="9-7" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
      <O name="imm5" type="Immediate" bits="5,12-10,6"/>
    </O>
    <asm format="C.SW %s, %s" op1="rs1'" op2="rs2'"/>
  </I>
  <I name="C.SWSP" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV128C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="11010"/>
    <O name="rs2" type="GPR" bits="6-2" access="Read" choices="GPRs"/>
    <O name="LoadStore-x2-imm6" type="LoadStore" alignment="4" base="x2" data-size="4" element-size="4" mem-access="Write" offset="imm6" offset-scale="2">
      <O name="x2" type="GPR" access="Read" class="ImpliedRegisterOperand"/>
      <O name="imm6" type="Immediate" bits="8-7,12-9"/>
    </O>
    <asm format="C.SWSP %s" op1="rs2"/>
  </I>
  <I name="C.XOR" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-13,12-12,11-10,6-5,1-0" value="1000110101"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="rs2'" type="GPR" bits="4-2" access="Read" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <asm format="C.XOR %s, %s" op1="rd'" op2="rs2'"/>
  </I>
  <I name="C.MOP.1" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110000010000001"/>
    <asm format="C.MOP.1"/>
  </I>
  <I name="C.MOP.3" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110000110000001"/>
    <asm format="C.MOP.3"/>
  </I>
  <I name="C.MOP.5" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110001010000001"/>
    <asm format="C.MOP.5"/>
  </I>
  <I name="C.MOP.7" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110001110000001"/>
    <asm format="C.MOP.7"/>
  </I>
  <I name="C.MOP.9" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110010010000001"/>
    <asm format="C.MOP.9"/>
  </I>
  <I name="C.MOP.11" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110010110000001"/>
    <asm format="C.MOP.11"/>
  </I>
  <I name="C.MOP.13" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110011010000001"/>
    <asm format="C.MOP.13"/>
  </I>
  <I name="C.MOP.15" isa="RISCV" group="General" extension="RV64C">
    <O name="const_bits" type="Constant" bits="15-12,11-7,6-2,1-0" value="0110011110000001"/>
    <asm format="C.MOP.15"/>
  </I>  
</instruction_file>
