###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Mar  2 12:27:13 2023
#  Design:            minimips
#  Command:           opt_design -post_cts -drv
###############################################################
Path 1: MET (1.864 ns) Clock Gating Setup Check with Pin U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.669 (P)
          Arrival:=         10.248              5.669
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.669
        Data Path:-          2.715
            Slack:=          1.864
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.003       -    5.003  
  clock                             -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.006   0.167       -    5.170  
  clock__L1_N0                      -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.069   0.063       -    5.233  
  clock__L2_N0                      -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.095   0.162       -    5.395  
  clock__L3_N0                      -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX16           3  0.035   0.152       -    5.548  
  clock__L4_N0                      -      -      -     (net)           3      -       -       -        -  
  clock__L5_I2/Q                    -      A->Q   F     BUX16          39  0.068   0.122       -    5.669  
  clock__L5_N2                      -      -      -     (net)          39      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.102   0.219   2.495    8.384  
  U1_pf_RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.080   0.000       -    8.384  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003      -   10.003  
  clock                         -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146      -   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099      -   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/g12/A  -      A      R     AND2X1         21  0.146   0.014      -   10.248  
#---------------------------------------------------------------------------------------------------
Path 2: MET (2.029 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.669 (P)
          Arrival:=         10.248              5.669
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.669
        Data Path:-          2.549
            Slack:=          2.029
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.003       -    5.003  
  clock                             -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.006   0.167       -    5.170  
  clock__L1_N0                      -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.069   0.063       -    5.233  
  clock__L2_N0                      -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.095   0.162       -    5.395  
  clock__L3_N0                      -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX16           3  0.035   0.152       -    5.548  
  clock__L4_N0                      -      -      -     (net)           3      -       -       -        -  
  clock__L5_I2/Q                    -      A->Q   F     BUX16          39  0.068   0.122       -    5.669  
  clock__L5_N2                      -      -      -     (net)          39      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.102   0.217   2.332    8.219  
  U2_ei_RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/g12/B      -      B      F     AND2X1          1  0.079   0.000       -    8.219  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003      -   10.003  
  clock                         -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146      -   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.100      -   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/g12/A  -      A      R     AND2X1         21  0.146   0.014      -   10.248  
#---------------------------------------------------------------------------------------------------
Path 3: MET (2.120 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.669 (P)
          Arrival:=         10.248              5.669
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.669
        Data Path:-          2.458
            Slack:=          2.120
     Timing Path:

#--------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                           (ns)    (ns)   Given     (ns)  
#                                                                                             To           
#                                                                                          Start           
#                                                                                          Point           
#--------------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.003       -    5.003  
  clock                             -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.006   0.167       -    5.170  
  clock__L1_N0                      -      -      -     (net)           2      -       -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.069   0.063       -    5.233  
  clock__L2_N0                      -      -      -     (net)          21      -       -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.095   0.162       -    5.395  
  clock__L3_N0                      -      -      -     (net)           1      -       -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX16           3  0.035   0.152       -    5.548  
  clock__L4_N0                      -      -      -     (net)           3      -       -       -        -  
  clock__L5_I2/Q                    -      A->Q   F     BUX16          39  0.068   0.122       -    5.669  
  clock__L5_N2                      -      -      -     (net)          39      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -      D->Q   F     DLLQX1          1  0.102   0.224   2.234    8.128  
  U2_ei_RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/B      -      B      F     AND2X1          1  0.084   0.000       -    8.128  
#--------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                       (ns)    (ns)  Given     (ns)  
#                                                                                        To           
#                                                                                     Start           
#                                                                                     Point           
#---------------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003      -   10.003  
  clock                         -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146      -   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -      -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099      -   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/g12/A  -      A      R     AND2X1         21  0.146   0.013      -   10.248  
#---------------------------------------------------------------------------------------------------
Path 4: MET (4.137 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.667 (P)
          Arrival:=         10.242              5.667
 
Clock Gating Setup:-         0.000
    Required Time:=         10.242
     Launch Clock:-          5.667
        Data Path:-          0.438
            Slack:=          4.137
     Timing Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                    -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                           -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                             -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                           -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                             -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                           -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                             -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                           -      A->Q   F     INX16           3  0.035   0.150    5.545  
  clock__L4_N0                             -      -      -     (net)           3      -       -        -  
  clock__L5_I0/Q                           -      A->Q   F     BUX16          32  0.067   0.123    5.667  
  clock__L5_N0                             -      -      -     (net)          32      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  R     DLLQX1          1  0.096   0.438    6.105  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B      -      B      R     AND2X1          1  0.417   0.003    6.105  
#-------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.065   0.094   10.242  
  clock__L2_N1                         -      -      -     (net)          21      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A  -      A      R     AND2X1         21  0.145   0.008   10.242  
#---------------------------------------------------------------------------------------------------
Path 5: MET (4.230 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.678 (P)
          Arrival:=         10.227              5.678
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.678
        Data Path:-          0.319
            Slack:=          4.230
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.130    5.678  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.319    5.997  
  U7_banc_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X1          1  0.106   0.000    5.997  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.078   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/A  -      A      R     AND2X1         21  0.109   0.017   10.227  
#-----------------------------------------------------------------------------------------------
Path 6: MET (4.231 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.683 (P)
          Arrival:=         10.227              5.683
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.683
        Data Path:-          0.313
            Slack:=          4.231
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.135    5.683  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.313    5.996  
  U7_banc_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X1          1  0.099   0.000    5.996  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.079   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/A  -      A      R     AND2X1         21  0.109   0.018   10.227  
#-----------------------------------------------------------------------------------------------
Path 7: MET (4.233 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.670 (P)
          Arrival:=         10.227              5.670
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.670
        Data Path:-          0.324
            Slack:=          4.233
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.122    5.670  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.110   0.324    5.994  
  U7_banc_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/B      -      B      F     AND2X1          1  0.111   0.000    5.994  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.079   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/A  -      A      R     AND2X1         21  0.109   0.018   10.227  
#-----------------------------------------------------------------------------------------------
Path 8: MET (4.237 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.670 (P)
          Arrival:=         10.227              5.670
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.670
        Data Path:-          0.320
            Slack:=          4.237
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.122    5.670  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.110   0.320    5.990  
  U7_banc_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X1          1  0.107   0.001    5.990  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.079   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/A  -      A      R     AND2X1         21  0.109   0.018   10.227  
#-----------------------------------------------------------------------------------------------
Path 9: MET (4.238 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.678 (P)
          Arrival:=         10.227              5.678
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.678
        Data Path:-          0.310
            Slack:=          4.238
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.131    5.678  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.310    5.988  
  U7_banc_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/B      -      B      F     AND2X1          1  0.097   0.000    5.988  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.078   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/A  -      A      R     AND2X1         21  0.109   0.017   10.227  
#-----------------------------------------------------------------------------------------------
Path 10: MET (4.240 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.680 (P)
          Arrival:=         10.223              5.680
 
Clock Gating Setup:-         0.000
    Required Time:=         10.223
     Launch Clock:-          5.680
        Data Path:-          0.303
            Slack:=          4.240
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.234  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.132    5.680  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.303    5.982  
  U7_banc_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/B      -      B      F     AND2X1          1  0.089   0.000    5.982  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.074   10.223  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/A  -      A      R     AND2X1         21  0.108   0.013   10.223  
#-----------------------------------------------------------------------------------------------
Path 11: MET (4.242 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.681 (P)
          Arrival:=         10.223              5.681
 
Clock Gating Setup:-         0.000
    Required Time:=         10.223
     Launch Clock:-          5.681
        Data Path:-          0.299
            Slack:=          4.242
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.133    5.681  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.299    5.980  
  U7_banc_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X1          1  0.085   0.000    5.980  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.074   10.223  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/A  -      A      R     AND2X1         21  0.108   0.013   10.223  
#-----------------------------------------------------------------------------------------------
Path 12: MET (4.245 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.683 (P)
          Arrival:=         10.227              5.683
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.683
        Data Path:-          0.299
            Slack:=          4.245
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.135    5.683  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.299    5.982  
  U7_banc_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X1          1  0.085   0.000    5.982  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.079   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/A  -      A      R     AND2X1         21  0.109   0.018   10.227  
#-----------------------------------------------------------------------------------------------
Path 13: MET (4.246 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.678 (P)
          Arrival:=         10.227              5.678
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.678
        Data Path:-          0.302
            Slack:=          4.246
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.131    5.678  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.302    5.980  
  U7_banc_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X1          1  0.088   0.000    5.980  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.078   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/A  -      A      R     AND2X1         21  0.109   0.017   10.227  
#-----------------------------------------------------------------------------------------------
Path 14: MET (4.247 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.682 (P)
          Arrival:=         10.248              5.682
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.682
        Data Path:-          0.319
            Slack:=          4.247
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.134    5.682  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.319    6.001  
  U7_banc_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X1          1  0.106   0.000    6.001  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.100   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/A  -      A      R     AND2X1         21  0.146   0.014   10.248  
#-----------------------------------------------------------------------------------------------
Path 15: MET (4.247 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.682 (P)
          Arrival:=         10.223              5.682
 
Clock Gating Setup:-         0.000
    Required Time:=         10.223
     Launch Clock:-          5.682
        Data Path:-          0.294
            Slack:=          4.247
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.134    5.682  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.294    5.976  
  U7_banc_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X1          1  0.080   0.000    5.976  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.075   10.223  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/A  -      A      R     AND2X1         21  0.108   0.014   10.223  
#-----------------------------------------------------------------------------------------------
Path 16: MET (4.248 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.682 (P)
          Arrival:=         10.225              5.682
 
Clock Gating Setup:-         0.000
    Required Time:=         10.225
     Launch Clock:-          5.682
        Data Path:-          0.295
            Slack:=          4.248
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.134    5.682  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.295    5.977  
  U7_banc_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/B      -      B      F     AND2X1          1  0.081   0.000    5.977  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.076   10.225  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/A  -      A      R     AND2X1         21  0.109   0.015   10.225  
#-----------------------------------------------------------------------------------------------
Path 17: MET (4.248 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.682 (P)
          Arrival:=         10.226              5.682
 
Clock Gating Setup:-         0.000
    Required Time:=         10.226
     Launch Clock:-          5.682
        Data Path:-          0.296
            Slack:=          4.248
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.134    5.682  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.296    5.978  
  U7_banc_RC_CG_HIER_INST21/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/B      -      B      F     AND2X1          1  0.082   0.000    5.978  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.078   10.226  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/A  -      A      R     AND2X1         21  0.109   0.017   10.226  
#-----------------------------------------------------------------------------------------------
Path 18: MET (4.249 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.224 (P)          0.682 (P)
          Arrival:=         10.224              5.682
 
Clock Gating Setup:-         0.000
    Required Time:=         10.224
     Launch Clock:-          5.682
        Data Path:-          0.293
            Slack:=          4.249
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.134    5.682  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.293    5.975  
  U7_banc_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/B      -      B      F     AND2X1          1  0.079   0.000    5.975  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.076   10.224  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/A  -      A      R     AND2X1         21  0.109   0.015   10.224  
#-----------------------------------------------------------------------------------------------
Path 19: MET (4.250 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.683 (P)
          Arrival:=         10.226              5.683
 
Clock Gating Setup:-         0.000
    Required Time:=         10.226
     Launch Clock:-          5.683
        Data Path:-          0.293
            Slack:=          4.250
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.135    5.683  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.293    5.976  
  U7_banc_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X1          1  0.079   0.000    5.976  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.077   10.226  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/A  -      A      R     AND2X1         21  0.109   0.016   10.226  
#-----------------------------------------------------------------------------------------------
Path 20: MET (4.250 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.683 (P)
          Arrival:=         10.227              5.683
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.683
        Data Path:-          0.294
            Slack:=          4.250
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.135    5.683  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.294    5.977  
  U7_banc_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/B      -      B      F     AND2X1          1  0.080   0.000    5.977  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.078   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/A  -      A      R     AND2X1         21  0.109   0.017   10.227  
#-----------------------------------------------------------------------------------------------
Path 21: MET (4.251 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.683 (P)
          Arrival:=         10.226              5.683
 
Clock Gating Setup:-         0.000
    Required Time:=         10.226
     Launch Clock:-          5.683
        Data Path:-          0.292
            Slack:=          4.251
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.135    5.683  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.292    5.975  
  U7_banc_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X1          1  0.078   0.000    5.975  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.078   10.226  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/A  -      A      R     AND2X1         21  0.109   0.016   10.226  
#-----------------------------------------------------------------------------------------------
Path 22: MET (4.252 ns) Clock Gating Setup Check with Pin U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.669 (P)
          Arrival:=         10.246              5.669
 
Clock Gating Setup:-         0.000
    Required Time:=         10.246
     Launch Clock:-          5.669
        Data Path:-          0.326
            Slack:=          4.252
     Timing Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                    -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                           -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                             -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                           -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                             -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                           -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                             -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                           -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                             -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                           -      A->Q   F     BUX16          39  0.068   0.121    5.669  
  clock__L5_N2                             -      -      -     (net)          39      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.102   0.326    5.995  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X1          1  0.116   0.001    5.995  
#-------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.065   0.098   10.246  
  clock__L2_N1                         -      -      -     (net)          21      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/A  -      A      R     AND2X1         21  0.146   0.012   10.246  
#---------------------------------------------------------------------------------------------------
Path 23: MET (4.252 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.683 (P)
          Arrival:=         10.227              5.683
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.683
        Data Path:-          0.292
            Slack:=          4.252
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.135    5.683  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.292    5.975  
  U7_banc_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/B      -      B      F     AND2X1          1  0.078   0.000    5.975  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.079   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/A  -      A      R     AND2X1         21  0.109   0.018   10.227  
#-----------------------------------------------------------------------------------------------
Path 24: MET (4.252 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.678 (P)
          Arrival:=         10.227              5.678
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.678
        Data Path:-          0.296
            Slack:=          4.252
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                               -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                      -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                        -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                      -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                        -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                      -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                        -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                      -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                        -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                      -      A->Q   F     BUX16          39  0.068   0.131    5.678  
  clock__L5_N1                        -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.296    5.974  
  U7_banc_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/B      -      B      F     AND2X1          1  0.082   0.000    5.974  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clock                           -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                           -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                  -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                    -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                  -      A->Q   R     INX8           21  0.065   0.078   10.227  
  clock__L2_N0                    -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/A  -      A      R     AND2X1         21  0.109   0.017   10.227  
#----------------------------------------------------------------------------------------------
Path 25: MET (4.255 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.678 (P)
          Arrival:=         10.227              5.678
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.678
        Data Path:-          0.293
            Slack:=          4.255
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.131    5.678  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.293    5.971  
  U7_banc_RC_CG_HIER_INST32/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/B      -      B      F     AND2X1          1  0.079   0.000    5.971  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.078   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/A  -      A      R     AND2X1         21  0.109   0.017   10.227  
#-----------------------------------------------------------------------------------------------
Path 26: MET (4.255 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.683 (P)
          Arrival:=         10.227              5.683
 
Clock Gating Setup:-         0.000
    Required Time:=         10.227
     Launch Clock:-          5.683
        Data Path:-          0.289
            Slack:=          4.255
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.135    5.683  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.289    5.972  
  U7_banc_RC_CG_HIER_INST37/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/B      -      B      F     AND2X1          1  0.075   0.000    5.972  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.148  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8           21  0.065   0.079   10.227  
  clock__L2_N0                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/A  -      A      R     AND2X1         21  0.109   0.018   10.227  
#-----------------------------------------------------------------------------------------------
Path 27: MET (4.263 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.682 (P)
          Arrival:=         10.248              5.682
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.682
        Data Path:-          0.303
            Slack:=          4.263
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.134    5.682  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.303    5.985  
  U7_banc_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/B      -      B      F     AND2X1          1  0.089   0.000    5.985  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.100   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/A  -      A      R     AND2X1         21  0.146   0.014   10.248  
#-----------------------------------------------------------------------------------------------
Path 28: MET (4.267 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.680 (P)
          Arrival:=         10.248              5.680
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.680
        Data Path:-          0.302
            Slack:=          4.267
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.132    5.680  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.113   0.302    5.981  
  U7_banc_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X1          1  0.088   0.000    5.981  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.100   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/A  -      A      R     AND2X1         21  0.146   0.014   10.248  
#-----------------------------------------------------------------------------------------------
Path 29: MET (4.272 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.678 (P)
          Arrival:=         10.248              5.678
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.678
        Data Path:-          0.299
            Slack:=          4.272
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.130    5.678  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.299    5.976  
  U7_banc_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X1          1  0.085   0.000    5.976  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.100   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/A  -      A      R     AND2X1         21  0.146   0.014   10.248  
#-----------------------------------------------------------------------------------------------
Path 30: MET (4.272 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.676 (P)
          Arrival:=         10.248              5.676
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.676
        Data Path:-          0.300
            Slack:=          4.272
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.128    5.676  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.300    5.975  
  U7_banc_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/B      -      B      F     AND2X1          1  0.086   0.000    5.975  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/A  -      A      R     AND2X1         21  0.146   0.013   10.248  
#-----------------------------------------------------------------------------------------------
Path 31: MET (4.273 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.668 (P)
          Arrival:=         10.248              5.668
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.668
        Data Path:-          0.307
            Slack:=          4.273
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.234  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.121    5.669  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.109   0.307    5.975  
  U7_banc_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/B      -      B      F     AND2X1          1  0.094   0.000    5.975  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/A  -      A      R     AND2X1         21  0.146   0.014   10.248  
#-----------------------------------------------------------------------------------------------
Path 32: MET (4.275 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.675 (P)
          Arrival:=         10.248              5.675
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.675
        Data Path:-          0.297
            Slack:=          4.275
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.128    5.675  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.297    5.973  
  U7_banc_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/B      -      B      F     AND2X1          1  0.083   0.000    5.973  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/A  -      A      R     AND2X1         21  0.146   0.013   10.248  
#-----------------------------------------------------------------------------------------------
Path 33: MET (4.279 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.679 (P)
          Arrival:=         10.248              5.679
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.679
        Data Path:-          0.290
            Slack:=          4.279
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.132    5.679  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.290    5.970  
  U7_banc_RC_CG_HIER_INST25/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/B      -      B      F     AND2X1          1  0.076   0.000    5.970  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.100   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/A  -      A      R     AND2X1         21  0.146   0.014   10.248  
#-----------------------------------------------------------------------------------------------
Path 34: MET (4.279 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.679 (P)
          Arrival:=         10.248              5.679
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.679
        Data Path:-          0.290
            Slack:=          4.279
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.131    5.679  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.290    5.969  
  U7_banc_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/B      -      B      F     AND2X1          1  0.076   0.000    5.969  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.100   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/A  -      A      R     AND2X1         21  0.146   0.014   10.248  
#-----------------------------------------------------------------------------------------------
Path 35: MET (4.280 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.674 (P)
          Arrival:=         10.248              5.674
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.674
        Data Path:-          0.293
            Slack:=          4.280
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.127    5.674  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.112   0.293    5.968  
  U7_banc_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/B      -      B      F     AND2X1          1  0.079   0.000    5.968  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/A  -      A      R     AND2X1         21  0.146   0.013   10.248  
#-----------------------------------------------------------------------------------------------
Path 36: MET (4.281 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.670 (P)
          Arrival:=         10.248              5.670
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.670
        Data Path:-          0.297
            Slack:=          4.281
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                       -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                         -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                       -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                         -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                       -      A->Q   F     INX16           3  0.035   0.153    5.548  
  clock__L4_N0                         -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                       -      A->Q   F     BUX16          39  0.068   0.122    5.670  
  clock__L5_N1                         -      -      -     (net)          39      -       -        -  
  U7_banc_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.110   0.297    5.967  
  U7_banc_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/B      -      B      F     AND2X1          1  0.084   0.000    5.967  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                     -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                   -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                     -      -      -     (net)          21      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/A  -      A      R     AND2X1         21  0.146   0.013   10.248  
#-----------------------------------------------------------------------------------------------
Path 37: MET (4.282 ns) Clock Gating Setup Check with Pin RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.669 (P)
          Arrival:=         10.248              5.669
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.669
        Data Path:-          0.297
            Slack:=          4.282
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                     -      A->Q   F     BUX16          39  0.068   0.122    5.669  
  clock__L5_N2                       -      -      -     (net)          39      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.102   0.297    5.966  
  RC_CG_DECLONE_HIER_INST/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/B      -      B      F     AND2X1          1  0.086   0.000    5.966  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/A  -      A      R     AND2X1         21  0.146   0.013   10.248  
#---------------------------------------------------------------------------------------------
Path 38: MET (4.283 ns) Clock Gating Setup Check with Pin U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.248 (P)          0.669 (P)
          Arrival:=         10.248              5.669
 
Clock Gating Setup:-         0.000
    Required Time:=         10.248
     Launch Clock:-          5.669
        Data Path:-          0.296
            Slack:=          4.283
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  clock                             -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                             -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                    -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                      -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                    -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                      -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                    -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                      -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                    -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                      -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                    -      A->Q   F     BUX16          39  0.068   0.122    5.669  
  clock__L5_N2                      -      -      -     (net)          39      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.102   0.296    5.965  
  U3_di_RC_CG_HIER_INST4/enl        -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/B      -      B      F     AND2X1          1  0.084   0.000    5.965  
#------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/A  -      A      R     AND2X1         21  0.146   0.013   10.248  
#--------------------------------------------------------------------------------------------
Path 39: MET (4.287 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.668 (P)
          Arrival:=         10.243              5.668
 
Clock Gating Setup:-         0.000
    Required Time:=         10.243
     Launch Clock:-          5.668
        Data Path:-          0.289
            Slack:=          4.287
     Timing Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  clock                                    -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                    -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                           -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                             -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                           -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                             -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                           -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                             -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                           -      A->Q   F     INX16           3  0.035   0.150    5.545  
  clock__L4_N0                             -      -      -     (net)           3      -       -        -  
  clock__L5_I0/Q                           -      A->Q   F     BUX16          32  0.067   0.123    5.668  
  clock__L5_N0                             -      -      -     (net)          32      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.096   0.289    5.957  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B      -      B      F     AND2X1          1  0.079   0.000    5.957  
#-------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.065   0.095   10.243  
  clock__L2_N1                         -      -      -     (net)          21      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A  -      A      R     AND2X1         21  0.145   0.009   10.243  
#---------------------------------------------------------------------------------------------------
Path 40: MET (4.287 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.666 (P)
          Arrival:=         10.246              5.666
 
Clock Gating Setup:-         0.000
    Required Time:=         10.246
     Launch Clock:-          5.666
        Data Path:-          0.294
            Slack:=          4.287
     Timing Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  clock                                  -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                         -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                           -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                         -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                           -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                         -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                           -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                         -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                           -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                         -      A->Q   F     BUX16          39  0.068   0.118    5.666  
  clock__L5_N2                           -      -      -     (net)          39      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.102   0.294    5.959  
  U8_syscop_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/B      -      B      F     AND2X1          1  0.082   0.000    5.959  
#-----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                     -      A->Q   R     INX8           21  0.065   0.098   10.246  
  clock__L2_N1                       -      -      -     (net)          21      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/A  -      A      R     AND2X1         21  0.146   0.012   10.246  
#-------------------------------------------------------------------------------------------------
Path 41: MET (4.291 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.665 (P)
          Arrival:=         10.246              5.665
 
Clock Gating Setup:-         0.000
    Required Time:=         10.246
     Launch Clock:-          5.665
        Data Path:-          0.290
            Slack:=          4.291
     Timing Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  clock                                  -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                         -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                           -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                         -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                           -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                         -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                           -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                         -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                           -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                         -      A->Q   F     BUX16          39  0.068   0.118    5.665  
  clock__L5_N2                           -      -      -     (net)          39      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.102   0.290    5.955  
  U8_syscop_RC_CG_HIER_INST41/enl        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/B      -      B      F     AND2X1          1  0.079   0.000    5.955  
#-----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                     -      A->Q   R     INX8           21  0.065   0.098   10.246  
  clock__L2_N1                       -      -      -     (net)          21      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/A  -      A      R     AND2X1         21  0.146   0.012   10.246  
#-------------------------------------------------------------------------------------------------

