20241028-366
------------------------
why there are 36 S, and over 10000 U?

S0001[24-1]{60:(13)}        60:C0212[24-1)
S0002[ 9-0]{60:(37)}        60:C0239
-------------
57:S0003[29-0]{57:(13)}     57:C0035[49-0 29-0 28-1]
57:S0004[27-0]{57:{04}}     57:C0044[36-0 28-0 27-0]
57:S0005[18-0]{57:{26}}     57:C0048[36-1 28-0 18-0]
57:S0006[53-1]{57:{4}}      57:C0067[53-1 49-1 36-0] 
57:S0007[55-1]{57:{23}}     57:C0155[55-1 49-0 36-1]
57:S0008[ 3-0]{57:{23}}     57:C0203[49-0 36-1  3-0]

57:T0001 [34-0]{ 57:(26) }  57:C0026 [48-1 34-0](0123)
...
------------add_snode_root
R0001[53-0](60:467, 57:0246)        < 60:C0120[53-0 28-0](467)
  R0001[53-0]{ 60:(467) 57:(0246) }+(60:C0208) > U0001[20-0]{ 60:(46) 57:(0246) }
  R0003[44-0](60:123, 57:0246)+(60:C0096) >      U0002 [9-0]{ 60:(2) 57:(0246) }
R0002[21-0]{ 60:(2367) 57:(0246) }  < 60:C0207[28-0 21-0](2367)
R0003[44-0](60:123, 57:0246)        < 60:C0243[44-0 28-0](123)

R0004 [17-0]{ 60:(123) 57:(2367)    < 60:C0183[36-1 17-0](123)
  R0004 + 60:C0124[38-0 17-0](2367)       > val==val
  R0004 + 60:C0154[17-0  8-1](246)        > val==val
  add_vk1(R0004)

R0005 [54-0]{ 60:(2367) 57:(014) }  < 60:C0250[54-0 36-0](2367)
  R0005 + 60:C0233 [54-0 12-1](2367)
  add_vk1(R0005)
----------- add_vk1s
57:S0003 [29-0]{ 60:(123467) 57:(13) }
  60:C0249 [57-1 29-1](467)
  ->60:U0003 [57-1]{ 60:(467) 57:(13) } < C0249
    add_vk1(U0003)
      60:C0049 [57-1 30-1](14)
      60:C0133 [57-1 32-1](123)
      60:C0144 [57-1 26-0](467)
      insert_vk1
  60:C0251 [29-1 13-0](246)
  ->60:U0004 [13-0]{ 60:(246) 57:(13) }
    add_vk1(U0004)
      60:C0215 [14-0 13-1](123)
      ->60:U0005 [14-0]{ 60:(2) 57:(13) }
        add_vk1(U0005)
          insert_vk1(U0005)
      insert_vk1(U0004)
      
...
------------- add_vk2s

add_vk1(U0021) # 57:U0021 [54-1]{ 60:(123) 57:(0) }' src: C0266
  ...
  add_vk1(U0022)
    add_vk1(U0026) # 57:U0026 [32-0]{ 60:(23) 57:(0) }  src: C0255
      newvk1_to_vk2(U0026,C0133)    # 60:C0133 [57-1 32-1](123)
      ->60:U0027 [57-1]{ 60:(23) 57:(0) }  src: 60:C0133[57-1 32-1](123)
        add_vk1(U0027)
          newvk1_to_vk1(U0027, U0003) # 60:U0003 [57-1]{ 60:(467) 57:(13) val==val
          newvk1_to_vk2(U0027, C0040) # 60:C0049 [57-1 30-1](14) cmm=None
          newvk1_to_vk2(U0027, C0144) # 60:C0144 [57-1 26-0](467) cmm=None
          newvk1_to_vk2(U0027, C0249) # 60:C0249 [57-1 29-1](467) cmm=None
          newvk1_to_vk2(U0027, C0080) # 57:C0080 [57-0  5-1](2367) cmm=None
          insert_vk1(U0027)
      insert_vk1(U0026)
  insert_vk1(U0022)
  newvk1_to_vk2(U0021, C0250) # 60:C0250 [54-0 36-0](2367)
  ->60:U0028 [36-0]{ 60:(23) 57:(0) }
  
  ...
  when starting add_vk2(C0238) there are U0448.
  while add_vk2(C0238) loops for-ever. Now 
  I debug:
  
  add_vk2(C0238) # 54:C0238 [21-1 15-0](026)
  bit-21 in bdic1: R0002 T0002 U0025 U0037 U0061 U0424
    60:R0002 [21-0]{ 60:(2367) 57:(0246) 54:(0123567) } 21-1 != 21-0
    ->54:U0449 [15-0]{ 60:(2367) 57:(0246) 54:(026) }
      add_vk1(U0449)
        bit-15 in bdic1: U0031 R0008 U0163
          newvk1_to_vk1(U0049,U0031)  val == val
          newvk1_to_vk1(U0049,R0008)
            cmm = {60:{67} 57:{0246} 54:{26}} # info: (R0008 U0449)give block
            added cmm as 20-th block
          newvk1_to_vk1(U0049,U0163) cmm = None
        bit-15 in bdic2: C0081 C0113 C0038 C0146 C0152
          newvk1_to_vk2(U0449,C0081) # 60:C0081 [39-1 15-0](246) val==val
          newvk1_to_vk2(U0449,C0113) # 60:C0113 [19-1 15-1](467)
            cmm = {60:{67} 57:{0246} 54:{026}}
            ->60:U0450 [19-1]{ 60:(67) 57:(0246) 54:(026) }
              add_vk1(U0450) 
                bit-19 in bdic1: U0017 U0032 U0143 U0317 U0332 U0345 U0364
                  60:U0017 [19-0]{ 60:(23) 57:(01) 54:(0123567) }
                  60:U0032 [19-1]{ 60:(4) 57:(0123467) 54:(1357) }
                  60:U0143 [19-0]{ 60:(3) 57:(0) 54:(57) }
                  60:U0317 [19-0]{ 60:(23) 57:(0) 54:(2367) }
                  60:U0332 [19-0]{ 60:(23) 57:(23) 54:(2367) }
                  60:U0345 [19-0]{ 60:(23) 57:(0) 54:(2367) }
                  60:U0364 [19-0]{ 60:(23) 57:(0123) 54:(37) }
                  
    57:T0002 [21-0]{ 60:(123467) 57:(2) 54:(0123567) }
    57:U0025 [21-0]{ 60:(23) 57:(0) 54:(0123567) }
    57:U0037 [21-0]{ 60:(4) 57:(0) 54:(1357) }
    57:U0061 [21-0]{ 60:(23) 57:(013) 54:(015) }
    57:U0424 [21-0]{ 60:(7) 57:(1) 54:(5) }
    
  bit-15 in bdic1: U0031 R0008 U0163
    60:U0031 [15-0]{ 60:(4) 57:(0123467) 54:(1357) }
    60:R0008 [15-1]{ 60:(467) 57:(0123467) 54:(2367) }
    57:U0163 [15-1]{ 60:(7) 57:(1) 54:(57) }