Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 27 13:13:50 2019
| Host         : DESKTOP-KIRCJ76 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Processor_methodology_drc_routed.rpt -pb Processor_methodology_drc_routed.pb -rpx Processor_methodology_drc_routed.rpx
| Design       : Processor
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 135
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 132        |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on AC[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AC[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AC[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AC[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AC[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AC[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AC[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AC[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AC[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on AC[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on AC[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on AC[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on AC[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on AC[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on AC[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on AC[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on AC_E relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on AM_BIT relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on A[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on A[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on A[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on A[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on A[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on A[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on A[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on A[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on A[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on A[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on A[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on A[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on A_C relative to clock(s) CLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on C relative to clock(s) CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on IR[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on IR[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on IR[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on IR[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on IR[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on IR[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on IR[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on IR[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on IR[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on IR[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on IR[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on IR[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on IR[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on IR[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on IR[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on IR[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on IR_E relative to clock(s) CLK
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on MA[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on MA[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on MA[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on MA[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on MA[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on MA[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on MA[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on MA[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on MA[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on MA[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on MA[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on MA[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on MA_C relative to clock(s) CLK
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on MA_E relative to clock(s) CLK
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on MD[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on MD[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on MD[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on MD[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on MD[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on MD[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on MD[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on MD[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on MD[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on MD[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on MD[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on MD[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on MD[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on MD[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on MD[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on MD[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on MD_E relative to clock(s) CLK
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on MEM_C relative to clock(s) CLK
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on NXState[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on NXState[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on NXState[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on NXState[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on NXState[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on OP_CODE[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on OP_CODE[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on OP_CODE[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on PC[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on PC[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on PC[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on PC[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on PC[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on PC[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on PC[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on PC[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on PC[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on PC[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on PC[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on PC[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on PC_C[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on PC_C[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on PC_E relative to clock(s) CLK
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on PRState[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on PRState[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on PRState[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on PRState[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on PRState[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on T1[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on T1[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on T1[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on T1[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on T1[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on T1[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on T1[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on T1[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on T1[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on T1[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on T1[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on T1[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on T1[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on T1[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on T1[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on T1[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on T1[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on state[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on state[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on state[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on state[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on state[4] relative to clock(s) CLK
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ALU_C_reg[0] cannot be properly analyzed as its control pin ALU_C_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ALU_C_reg[1] cannot be properly analyzed as its control pin ALU_C_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ALU_C_reg[2] cannot be properly analyzed as its control pin ALU_C_reg[2]/G is not reached by a timing clock
Related violations: <none>


