;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, #2
	JMN @32, #201
	SUB 139, 9
	JMN 0, #2
	SUB @121, 106
	SUB @121, 106
	SUB <0, @2
	DJN -7, @50
	SUB <0, @2
	JMN 0, #2
	DJN -7, @50
	CMP 210, 30
	MOV -7, <-20
	ADD 210, 30
	CMP @-127, 100
	SUB @-127, 105
	SUB <0, @2
	SUB @-127, 105
	SUB @-127, 105
	DJN -7, @50
	MOV -1, <-20
	MOV 872, <280
	SLT 12, 10
	JMZ -1, @-20
	MOV -1, <-20
	JMP <121, 103
	SUB @121, 106
	SUB @121, 106
	JMN @12, #202
	SUB 82, @0
	SPL @32, #201
	SUB -7, <-120
	SUB @121, 106
	SUB -7, <-120
	DJN -1, @-80
	JMN <827, -5
	SUB -7, <-120
	SUB #72, @205
	CMP -201, <150
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	JMZ -1, @-20
	DJN -0, @-20
