Source Block: hdl/library/axi_ad9361/axi_ad9361.v@264:274@HdlIdDef
  reg             up_rack = 'd0;
  reg     [31:0]  up_rdata = 'd0;

  // internal clocks and resets

  wire            rst;
  wire            up_clk;
  wire            up_rstn;
  wire            delay_rst;

  // internal signals

Diff Content:
- 269   wire            rst;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9467/axi_ad9467.v@137:147

  // internal registers

  reg             up_wack = 'd0;
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_clk;

Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361.v@260:270

  // internal registers

  reg             up_wack = 'd0;
  reg             up_rack = 'd0;
  reg     [31:0]  up_rdata = 'd0;

  // internal clocks and resets

  wire            rst;
  wire            up_clk;

Clone Blocks 3:
hdl/library/axi_ad9361/axi_ad9361.v@265:275
  reg     [31:0]  up_rdata = 'd0;

  // internal clocks and resets

  wire            rst;
  wire            up_clk;
  wire            up_rstn;
  wire            delay_rst;

  // internal signals


Clone Blocks 4:
hdl/library/axi_ad9625/axi_ad9625.v@127:137

  // internal registers

  reg     [ 31:0] up_rdata = 'd0;
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;

Clone Blocks 5:
hdl/library/axi_ad9467/axi_ad9467.v@141:151
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_clk;
  wire            up_rstn;
  wire            delay_rst;

  // internal signals

Clone Blocks 6:
hdl/library/axi_ad9652/axi_ad9652.v@153:163
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;
  wire            delay_rst;

  // internal signals

