#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 04:57:49 2026
# Process ID: 3526158
# Current directory: /u/halle/dwe/home_at/Desktop/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3749.916 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets rv_pl_0_m_data_axi] [get_bd_intf_nets rv_pl_0_m_inst_axi] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn] [get_bd_cells rv_pl_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:rv_pl:1.0 rv_pl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_data_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_data_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/rv_pl_0/m_inst_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins rv_pl_0/m_inst_axi]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins rv_pl_0/rst_n] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
open_run synth_1 -name synth_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 64
wait_on_run impl_1
close_design
open_run impl_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:rv_pl:1.0 [get_ips  design_1_rv_pl_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_rv_pl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_2] ] }
catch { config_ip_cache -export [get_ips -all design_1_rv_pl_0_1] }
export_ip_user_files -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_rv_pl_0_1_synth_1 -jobs 64
wait_on_run design_1_rv_pl_0_1_synth_1
export_simulation -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files -ipstatic_source_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/modelsim} {questa=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/questa} {xcelium=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/xcelium} {vcs=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/vcs} {riviera=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv_pl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1
wait_on_run design_1_axi_smc_2_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_design synth_1
report_utilization -name utilization_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:rv_pl:1.0 [get_ips  design_1_rv_pl_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_rv_pl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_2] ] }
catch { config_ip_cache -export [get_ips -all design_1_rv_pl_0_1] }
export_ip_user_files -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_rv_pl_0_1_synth_1 -jobs 64
wait_on_run design_1_rv_pl_0_1_synth_1
export_simulation -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files -ipstatic_source_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/modelsim} {questa=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/questa} {xcelium=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/xcelium} {vcs=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/vcs} {riviera=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
current_design rtl_1
wait_on_run design_1_rv_pl_0_1_synth_1
generate_target all [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1
wait_on_run design_1_axi_smc_2_synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
validate_bd_design -force
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:rv_pl:1.0 [get_ips  design_1_rv_pl_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_rv_pl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_2] ] }
catch { config_ip_cache -export [get_ips -all design_1_rv_pl_0_1] }
export_ip_user_files -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_rv_pl_0_1_synth_1 -jobs 64
wait_on_run design_1_rv_pl_0_1_synth_1
export_simulation -of_objects [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files -ipstatic_source_dir /u/halle/dwe/home_at/Desktop/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/modelsim} {questa=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/questa} {xcelium=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/xcelium} {vcs=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/vcs} {riviera=/u/halle/dwe/home_at/Desktop/Test/Test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports gpio_rtl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
set_property location {1 210 -14} [get_bd_cells axi_gpio_0]
save_bd_design
close_bd_design [get_bd_designs design_1]
