// Seed: 2741111468
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output tri0 id_2
);
  uwire id_4;
  id_5 :
  assert property (@(posedge id_1) -1) id_0 = -1;
  assign module_1.id_1 = 0;
  wire id_6;
  id_8(
      .id_0(1'h0), .id_1(-1), .id_2(1'b0), .id_3(1'b0), .id_4(-1), .id_5(id_7)
  );
  assign id_5 = -1;
  supply0 id_9 = id_7;
  wire id_10;
endmodule
program module_1 (
    input wire id_0,
    output tri id_1,
    output uwire id_2,
    output supply0 id_3
);
  assign id_3 = -1;
  not primCall (id_3, id_0);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3
  );
  assign id_2 = -1 !== id_0 < -1;
endmodule
