# Verilog
SUBJECTS_PATH = "../subjects/"
OUTPUT_PATH = "../data/"

# VHDL
SUBJECTS_PATH = "../subjects2/"
OUTPUT_PATH = "../data2/"

# SystemVerilog
SUBJECTS_PATH = "../subjects3/"
OUTPUT_PATH = "../data3/"
PATCH_COMMITS_PATH = OUTPUT_PATH + "PatchCommits/"
REDUNDANCY_PATH = OUTPUT_PATH + "RedundancyData/"
REDUNDANCY_TREE_PATH = OUTPUT_PATH + "RedundancyDataTree/"
BUG_REPORTS_PATH = OUTPUT_PATH + "BugReports/"
DIFFENTRY_SIZE_PATH = OUTPUT_PATH + "DiffentrySizes/"
PARSE_RESULTS_PATH = OUTPUT_PATH + "ParseResults/"
GUMTREE_JAR_PATH = "../gumtree-3.0.0-SNAPSHOT/lib/gumtree.jar"
# Verilog
BUGGY_HUNK = 19
FIXED_HUNK = 22

# VHDL
# BUGGY_HUNK = 14
# FIXED_HUNK = 19

# SystemVerilog
# BUGGY_HUNK = 17
# FIXED_HUNK = 22