initSidebarItems({"struct":[["CLK_CFG2_SPEC","clk_cfg2."],["DMA_CLK_EN_R","Field `dma_clk_en` reader - "],["DMA_CLK_EN_W","Field `dma_clk_en` writer - "],["HBN_UART_CLK_SEL_R","Field `hbn_uart_clk_sel` reader - "],["HBN_UART_CLK_SEL_W","Field `hbn_uart_clk_sel` writer - "],["IR_CLK_DIV_R","Field `ir_clk_div` reader - "],["IR_CLK_DIV_W","Field `ir_clk_div` writer - "],["IR_CLK_EN_R","Field `ir_clk_en` reader - "],["IR_CLK_EN_W","Field `ir_clk_en` writer - "],["R","Register `clk_cfg2` reader"],["SF_CLK_DIV_R","Field `sf_clk_div` reader - "],["SF_CLK_DIV_W","Field `sf_clk_div` writer - "],["SF_CLK_EN_R","Field `sf_clk_en` reader - "],["SF_CLK_EN_W","Field `sf_clk_en` writer - "],["SF_CLK_SEL2_R","Field `sf_clk_sel2` reader - "],["SF_CLK_SEL2_W","Field `sf_clk_sel2` writer - "],["SF_CLK_SEL_R","Field `sf_clk_sel` reader - "],["SF_CLK_SEL_W","Field `sf_clk_sel` writer - "],["UART_CLK_DIV_R","Field `uart_clk_div` reader - "],["UART_CLK_DIV_W","Field `uart_clk_div` writer - "],["UART_CLK_EN_R","Field `uart_clk_en` reader - "],["UART_CLK_EN_W","Field `uart_clk_en` writer - "],["W","Register `clk_cfg2` writer"]]});