

================================================================
== Vivado HLS Report for 'Read_In_buf_line'
================================================================
* Date:           Sun Feb 28 10:35:18 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1101|     7381| 11.010 us | 73.810 us |  1101|  7381|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1     |     1100|     7240| 110 ~ 362 |          -|          -| 10 ~ 20 |    no    |
        | + Loop 1.1  |      108|      360|         36|          -|          -|  3 ~ 10 |    no    |
        |- Loop 2     |     1110|     7380| 111 ~ 369 |          -|          -| 10 ~ 20 |    no    |
        | + Loop 2.1  |      108|      360|         36|          -|          -|  3 ~ 10 |    no    |
        | + Loop 2.2  |      108|      360|         36|          -|          -|  3 ~ 10 |    no    |
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 46 82 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 10 
46 --> 47 10 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 46 
82 --> 83 2 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 82 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.47>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"   --->   Operation 118 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%In_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %In_ddr_offset)"   --->   Operation 119 'read' 'In_ddr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_ddr, [6 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_p_load = load i32* @p_p_s, align 4" [conv_v1.cpp:234]   --->   Operation 121 'load' 'p_p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_p_load, i32 31)" [conv_v1.cpp:234]   --->   Operation 122 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.01ns)   --->   "%sub_ln234_1 = sub i32 0, %p_p_load" [conv_v1.cpp:234]   --->   Operation 123 'sub' 'sub_ln234_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln234_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln234_1, i32 1, i32 31)" [conv_v1.cpp:234]   --->   Operation 124 'partselect' 'lshr_ln234_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i31 %lshr_ln234_1 to i32" [conv_v1.cpp:234]   --->   Operation 125 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.00ns)   --->   "%sub_ln234_2 = sub i32 0, %zext_ln234" [conv_v1.cpp:234]   --->   Operation 126 'sub' 'sub_ln234_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%lshr_ln234_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_p_load, i32 1, i32 31)" [conv_v1.cpp:234]   --->   Operation 127 'partselect' 'lshr_ln234_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln234_1 = zext i31 %lshr_ln234_2 to i32" [conv_v1.cpp:234]   --->   Operation 128 'zext' 'zext_ln234_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.44ns)   --->   "%select_ln234 = select i1 %tmp_16, i32 %sub_ln234_2, i32 %zext_ln234_1" [conv_v1.cpp:234]   --->   Operation 129 'select' 'select_ln234' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.99ns)   --->   "%icmp_ln234 = icmp sgt i32 %select_ln234, %row_read" [conv_v1.cpp:234]   --->   Operation 130 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_cinp_load = load i32* @p_cinp_s, align 4" [conv_v1.cpp:235]   --->   Operation 131 'load' 'p_cinp_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_chin_load = load i32* @p_chin_s, align 4" [conv_v1.cpp:237]   --->   Operation 132 'load' 'p_chin_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%In_buffer_end_load = load i32* @In_buffer_end, align 4" [conv_v1.cpp:239]   --->   Operation 133 'load' 'In_buffer_end_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%In_buffer_length_loa = load i32* @In_buffer_length, align 4" [conv_v1.cpp:239]   --->   Operation 134 'load' 'In_buffer_length_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %._crit_edge, label %1" [conv_v1.cpp:234]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_rinp_load = load i32* @p_rinp_s, align 4" [conv_v1.cpp:234]   --->   Operation 136 'load' 'p_rinp_load' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.01ns)   --->   "%add_ln234 = add nsw i32 %p_p_load, 2" [conv_v1.cpp:234]   --->   Operation 137 'add' 'add_ln234' <Predicate = (!icmp_ln234)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln234, i32 31)" [conv_v1.cpp:234]   --->   Operation 138 'bitselect' 'tmp_17' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.01ns)   --->   "%sub_ln234_3 = sub i32 -2, %p_p_load" [conv_v1.cpp:234]   --->   Operation 139 'sub' 'sub_ln234_3' <Predicate = (!icmp_ln234)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%lshr_ln234_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln234_3, i32 1, i32 31)" [conv_v1.cpp:234]   --->   Operation 140 'partselect' 'lshr_ln234_4' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln234_2 = zext i31 %lshr_ln234_4 to i32" [conv_v1.cpp:234]   --->   Operation 141 'zext' 'zext_ln234_2' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.00ns)   --->   "%sub_ln234_4 = sub i32 0, %zext_ln234_2" [conv_v1.cpp:234]   --->   Operation 142 'sub' 'sub_ln234_4' <Predicate = (!icmp_ln234)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln234_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln234, i32 1, i32 31)" [conv_v1.cpp:234]   --->   Operation 143 'partselect' 'lshr_ln234_5' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln234_3 = zext i31 %lshr_ln234_5 to i32" [conv_v1.cpp:234]   --->   Operation 144 'zext' 'zext_ln234_3' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.44ns)   --->   "%select_ln234_1 = select i1 %tmp_17, i32 %sub_ln234_4, i32 %zext_ln234_3" [conv_v1.cpp:234]   --->   Operation 145 'select' 'select_ln234_1' <Predicate = (!icmp_ln234)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (1.01ns)   --->   "%sub_ln234 = sub nsw i32 %p_rinp_load, %select_ln234_1" [conv_v1.cpp:234]   --->   Operation 146 'sub' 'sub_ln234' <Predicate = (!icmp_ln234)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.99ns)   --->   "%icmp_ln234_1 = icmp slt i32 %sub_ln234, %row_read" [conv_v1.cpp:234]   --->   Operation 147 'icmp' 'icmp_ln234_1' <Predicate = (!icmp_ln234)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234_1, label %._crit_edge, label %.preheader3.preheader" [conv_v1.cpp:234]   --->   Operation 148 'br' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.01ns)   --->   "%sub_ln245 = sub nsw i32 %p_cinp_load, %select_ln234_1" [conv_v1.cpp:245]   --->   Operation 149 'sub' 'sub_ln245' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (3.42ns)   --->   "%mul_ln253 = mul nsw i32 %row_read, %p_cinp_load" [conv_v1.cpp:253]   --->   Operation 150 'mul' 'mul_ln253' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i32 %mul_ln253 to i33" [conv_v1.cpp:253]   --->   Operation 151 'sext' 'sext_ln253' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i30 %In_ddr_offset_read to i34" [conv_v1.cpp:243]   --->   Operation 152 'zext' 'zext_ln243_1' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.65ns)   --->   "br label %.preheader3" [conv_v1.cpp:243]   --->   Operation 153 'br' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 0.65>
ST_1 : Operation 154 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:235]   --->   Operation 154 'br' <Predicate = (icmp_ln234_1) | (icmp_ln234)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%i1_0 = phi i31 [ %i_1, %hls_label_19_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 155 'phi' 'i1_0' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i31 %i1_0 to i32" [conv_v1.cpp:243]   --->   Operation 156 'zext' 'zext_ln243' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.99ns)   --->   "%icmp_ln243 = icmp slt i32 %zext_ln243, %p_cinp_load" [conv_v1.cpp:243]   --->   Operation 157 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (1.00ns)   --->   "%i_1 = add i31 %i1_0, 1" [conv_v1.cpp:243]   --->   Operation 158 'add' 'i_1' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %hls_label_19_begin, label %.loopexit4.loopexit" [conv_v1.cpp:243]   --->   Operation 159 'br' <Predicate = (!icmp_ln234 & !icmp_ln234_1)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [conv_v1.cpp:243]   --->   Operation 160 'specregionbegin' 'tmp' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 20, i32 15, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:244]   --->   Operation 161 'speclooptripcount' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.99ns)   --->   "%icmp_ln245 = icmp slt i32 %zext_ln243, %select_ln234" [conv_v1.cpp:245]   --->   Operation 162 'icmp' 'icmp_ln245' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.99ns)   --->   "%icmp_ln245_1 = icmp sgt i32 %zext_ln243, %sub_ln245" [conv_v1.cpp:245]   --->   Operation 163 'icmp' 'icmp_ln245_1' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.28ns)   --->   "%or_ln245 = or i1 %icmp_ln245, %icmp_ln245_1" [conv_v1.cpp:245]   --->   Operation 164 'or' 'or_ln245' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (3.42ns)   --->   "%mul_ln248 = mul nsw i32 %p_chin_load, %zext_ln243" [conv_v1.cpp:248]   --->   Operation 165 'mul' 'mul_ln248' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %or_ln245, label %._crit_edge13.preheader, label %.preheader.preheader" [conv_v1.cpp:245]   --->   Operation 166 'br' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln253_1 = sext i32 %mul_ln248 to i33" [conv_v1.cpp:253]   --->   Operation 167 'sext' 'sext_ln253_1' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243 & !or_ln245)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.01ns)   --->   "%add_ln253 = add i33 %sext_ln253, %sext_ln253_1" [conv_v1.cpp:253]   --->   Operation 168 'add' 'add_ln253' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243 & !or_ln245)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln253_2 = sext i33 %add_ln253 to i34" [conv_v1.cpp:253]   --->   Operation 169 'sext' 'sext_ln253_2' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243 & !or_ln245)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.01ns)   --->   "%add_ln253_1 = add i34 %zext_ln243_1, %sext_ln253_2" [conv_v1.cpp:253]   --->   Operation 170 'add' 'add_ln253_1' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243 & !or_ln245)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln253_4 = sext i34 %add_ln253_1 to i64" [conv_v1.cpp:253]   --->   Operation 171 'sext' 'sext_ln253_4' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243 & !or_ln245)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%In_ddr_addr = getelementptr float* %In_ddr, i64 %sext_ln253_4" [conv_v1.cpp:253]   --->   Operation 172 'getelementptr' 'In_ddr_addr' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243 & !or_ln245)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.65ns)   --->   "br label %._crit_edge13" [conv_v1.cpp:246]   --->   Operation 173 'br' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & icmp_ln243 & or_ln245)> <Delay = 0.65>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 174 'br' <Predicate = (!icmp_ln234 & !icmp_ln234_1 & !icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %._crit_edge ], [ %i, %hls_label_17_end ]"   --->   Operation 175 'phi' 'i_0' <Predicate = (icmp_ln234_1) | (icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i31 %i_0 to i32" [conv_v1.cpp:235]   --->   Operation 176 'zext' 'zext_ln235' <Predicate = (icmp_ln234_1) | (icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.99ns)   --->   "%icmp_ln235 = icmp slt i32 %zext_ln235, %p_cinp_load" [conv_v1.cpp:235]   --->   Operation 177 'icmp' 'icmp_ln235' <Predicate = (icmp_ln234_1) | (icmp_ln234)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.00ns)   --->   "%i = add i31 %i_0, 1" [conv_v1.cpp:235]   --->   Operation 178 'add' 'i' <Predicate = (icmp_ln234_1) | (icmp_ln234)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln235, label %hls_label_17_begin, label %.loopexit4.loopexit6" [conv_v1.cpp:235]   --->   Operation 179 'br' <Predicate = (icmp_ln234_1) | (icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [conv_v1.cpp:235]   --->   Operation 180 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln234_1 & icmp_ln235) | (icmp_ln234 & icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 20, i32 15, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:236]   --->   Operation 181 'speclooptripcount' <Predicate = (icmp_ln234_1 & icmp_ln235) | (icmp_ln234 & icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (3.42ns)   --->   "%mul_ln239 = mul nsw i32 %p_chin_load, %zext_ln235" [conv_v1.cpp:239]   --->   Operation 182 'mul' 'mul_ln239' <Predicate = (icmp_ln234_1 & icmp_ln235) | (icmp_ln234 & icmp_ln235)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.65ns)   --->   "br label %3" [conv_v1.cpp:237]   --->   Operation 183 'br' <Predicate = (icmp_ln234_1 & icmp_ln235) | (icmp_ln234 & icmp_ln235)> <Delay = 0.65>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 184 'br' <Predicate = (icmp_ln234_1 & !icmp_ln235) | (icmp_ln234 & !icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:258]   --->   Operation 185 'ret' <Predicate = (icmp_ln234_1 & !icmp_ln235) | (icmp_ln234 & !icmp_ln235) | (!icmp_ln234 & !icmp_ln234_1 & !icmp_ln243)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 186 [7/7] (8.75ns)   --->   "%In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)" [conv_v1.cpp:253]   --->   Operation 186 'readreq' 'In_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 187 [6/7] (8.75ns)   --->   "%In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)" [conv_v1.cpp:253]   --->   Operation 187 'readreq' 'In_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 188 [5/7] (8.75ns)   --->   "%In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)" [conv_v1.cpp:253]   --->   Operation 188 'readreq' 'In_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 189 [4/7] (8.75ns)   --->   "%In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)" [conv_v1.cpp:253]   --->   Operation 189 'readreq' 'In_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 190 [3/7] (8.75ns)   --->   "%In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)" [conv_v1.cpp:253]   --->   Operation 190 'readreq' 'In_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 191 [2/7] (8.75ns)   --->   "%In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)" [conv_v1.cpp:253]   --->   Operation 191 'readreq' 'In_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 192 [1/7] (8.75ns)   --->   "%In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)" [conv_v1.cpp:253]   --->   Operation 192 'readreq' 'In_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 193 [1/1] (0.65ns)   --->   "br label %.preheader" [conv_v1.cpp:251]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.65>

State 10 <SV = 9> <Delay = 2.20>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%j3_0 = phi i31 [ %j_2, %hls_label_21 ], [ 0, %.preheader.preheader ]"   --->   Operation 194 'phi' 'j3_0' <Predicate = (!or_ln245)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i31 %j3_0 to i32" [conv_v1.cpp:251]   --->   Operation 195 'zext' 'zext_ln251' <Predicate = (!or_ln245)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.99ns)   --->   "%icmp_ln251 = icmp slt i32 %zext_ln251, %p_chin_load" [conv_v1.cpp:251]   --->   Operation 196 'icmp' 'icmp_ln251' <Predicate = (!or_ln245)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.00ns)   --->   "%j_2 = add i31 %j3_0, 1" [conv_v1.cpp:251]   --->   Operation 197 'add' 'j_2' <Predicate = (!or_ln245)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %hls_label_21, label %hls_label_19_end.loopexit" [conv_v1.cpp:251]   --->   Operation 198 'br' <Predicate = (!or_ln245)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln253_2 = add i32 %mul_ln248, %zext_ln251" [conv_v1.cpp:253]   --->   Operation 199 'add' 'add_ln253_2' <Predicate = (!or_ln245 & icmp_ln251)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln253_3 = add i32 %add_ln253_2, %In_buffer_end_load" [conv_v1.cpp:253]   --->   Operation 200 'add' 'add_ln253_3' <Predicate = (!or_ln245 & icmp_ln251)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 201 [36/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 201 'srem' 'srem_ln253' <Predicate = (!or_ln245 & icmp_ln251)> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "br label %hls_label_19_end"   --->   Operation 202 'br' <Predicate = (!or_ln245 & !icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp)" [conv_v1.cpp:256]   --->   Operation 203 'specregionend' 'empty_17' <Predicate = (!icmp_ln251) | (or_ln245)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "br label %.preheader3" [conv_v1.cpp:243]   --->   Operation 204 'br' <Predicate = (!icmp_ln251) | (or_ln245)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 205 [35/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 205 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 206 [34/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 206 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 207 [33/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 207 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 208 [32/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 208 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 209 [31/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 209 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.47>
ST_16 : Operation 210 [30/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 210 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 211 [29/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 211 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 212 [28/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 212 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 213 [27/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 213 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 214 [26/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 214 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 215 [25/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 215 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 216 [24/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 216 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 217 [23/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 217 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 218 [22/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 218 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 219 [21/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 219 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 220 [20/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 220 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 221 [19/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 221 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 222 [18/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 222 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 223 [17/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 223 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 224 [16/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 224 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 225 [15/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 225 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 226 [14/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 226 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 227 [13/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 227 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 228 [12/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 228 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 229 [11/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 229 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.47>
ST_36 : Operation 230 [10/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 230 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.47>
ST_37 : Operation 231 [9/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 231 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.47>
ST_38 : Operation 232 [8/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 232 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.47>
ST_39 : Operation 233 [7/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 233 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.47>
ST_40 : Operation 234 [6/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 234 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.47>
ST_41 : Operation 235 [5/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 235 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.47>
ST_42 : Operation 236 [4/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 236 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.47>
ST_43 : Operation 237 [3/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 237 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 238 [1/1] (8.75ns)   --->   "%In_ddr_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %In_ddr_addr)" [conv_v1.cpp:253]   --->   Operation 238 'read' 'In_ddr_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 239 [2/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 239 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.71>
ST_45 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [conv_v1.cpp:251]   --->   Operation 240 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 10, i32 6, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:252]   --->   Operation 241 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 242 [1/36] (1.47ns)   --->   "%srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa" [conv_v1.cpp:253]   --->   Operation 242 'srem' 'srem_ln253' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln253_3 = sext i32 %srem_ln253 to i64" [conv_v1.cpp:253]   --->   Operation 243 'sext' 'sext_ln253_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 244 [1/1] (0.00ns)   --->   "%In_buf_addr_1 = getelementptr [500 x float]* %In_buf, i64 0, i64 %sext_ln253_3" [conv_v1.cpp:253]   --->   Operation 244 'getelementptr' 'In_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 245 [1/1] (1.23ns)   --->   "store float %In_ddr_addr_read, float* %In_buf_addr_1, align 4" [conv_v1.cpp:253]   --->   Operation 245 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_8)" [conv_v1.cpp:254]   --->   Operation 246 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "br label %.preheader" [conv_v1.cpp:251]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 2> <Delay = 2.20>
ST_46 : Operation 248 [1/1] (0.00ns)   --->   "%j2_0 = phi i31 [ %j_1, %hls_label_20 ], [ 0, %._crit_edge13.preheader ]"   --->   Operation 248 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i31 %j2_0 to i32" [conv_v1.cpp:246]   --->   Operation 249 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 250 [1/1] (0.99ns)   --->   "%icmp_ln246 = icmp slt i32 %zext_ln246, %p_chin_load" [conv_v1.cpp:246]   --->   Operation 250 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 251 [1/1] (1.00ns)   --->   "%j_1 = add i31 %j2_0, 1" [conv_v1.cpp:246]   --->   Operation 251 'add' 'j_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %hls_label_20, label %hls_label_19_end.loopexit5" [conv_v1.cpp:246]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln248 = add i32 %mul_ln248, %zext_ln246" [conv_v1.cpp:248]   --->   Operation 253 'add' 'add_ln248' <Predicate = (icmp_ln246)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 254 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln248_1 = add i32 %add_ln248, %In_buffer_end_load" [conv_v1.cpp:248]   --->   Operation 254 'add' 'add_ln248_1' <Predicate = (icmp_ln246)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 255 [36/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 255 'srem' 'srem_ln248' <Predicate = (icmp_ln246)> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 256 [1/1] (0.00ns)   --->   "br label %hls_label_19_end"   --->   Operation 256 'br' <Predicate = (!icmp_ln246)> <Delay = 0.00>

State 47 <SV = 3> <Delay = 1.47>
ST_47 : Operation 257 [35/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 257 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 4> <Delay = 1.47>
ST_48 : Operation 258 [34/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 258 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 5> <Delay = 1.47>
ST_49 : Operation 259 [33/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 259 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 6> <Delay = 1.47>
ST_50 : Operation 260 [32/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 260 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 7> <Delay = 1.47>
ST_51 : Operation 261 [31/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 261 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 8> <Delay = 1.47>
ST_52 : Operation 262 [30/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 262 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 9> <Delay = 1.47>
ST_53 : Operation 263 [29/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 263 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 10> <Delay = 1.47>
ST_54 : Operation 264 [28/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 264 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 11> <Delay = 1.47>
ST_55 : Operation 265 [27/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 265 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 12> <Delay = 1.47>
ST_56 : Operation 266 [26/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 266 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 13> <Delay = 1.47>
ST_57 : Operation 267 [25/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 267 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 14> <Delay = 1.47>
ST_58 : Operation 268 [24/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 268 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 15> <Delay = 1.47>
ST_59 : Operation 269 [23/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 269 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 16> <Delay = 1.47>
ST_60 : Operation 270 [22/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 270 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 1.47>
ST_61 : Operation 271 [21/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 271 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 1.47>
ST_62 : Operation 272 [20/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 272 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 19> <Delay = 1.47>
ST_63 : Operation 273 [19/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 273 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 20> <Delay = 1.47>
ST_64 : Operation 274 [18/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 274 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 21> <Delay = 1.47>
ST_65 : Operation 275 [17/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 275 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 22> <Delay = 1.47>
ST_66 : Operation 276 [16/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 276 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 23> <Delay = 1.47>
ST_67 : Operation 277 [15/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 277 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 24> <Delay = 1.47>
ST_68 : Operation 278 [14/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 278 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 25> <Delay = 1.47>
ST_69 : Operation 279 [13/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 279 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 26> <Delay = 1.47>
ST_70 : Operation 280 [12/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 280 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 27> <Delay = 1.47>
ST_71 : Operation 281 [11/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 281 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 28> <Delay = 1.47>
ST_72 : Operation 282 [10/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 282 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 29> <Delay = 1.47>
ST_73 : Operation 283 [9/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 283 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 30> <Delay = 1.47>
ST_74 : Operation 284 [8/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 284 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 31> <Delay = 1.47>
ST_75 : Operation 285 [7/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 285 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 32> <Delay = 1.47>
ST_76 : Operation 286 [6/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 286 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 33> <Delay = 1.47>
ST_77 : Operation 287 [5/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 287 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 34> <Delay = 1.47>
ST_78 : Operation 288 [4/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 288 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 35> <Delay = 1.47>
ST_79 : Operation 289 [3/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 289 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 36> <Delay = 1.47>
ST_80 : Operation 290 [2/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 290 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 37> <Delay = 2.71>
ST_81 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [conv_v1.cpp:246]   --->   Operation 291 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 10, i32 6, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:247]   --->   Operation 292 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 293 [1/36] (1.47ns)   --->   "%srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa" [conv_v1.cpp:248]   --->   Operation 293 'srem' 'srem_ln248' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i32 %srem_ln248 to i64" [conv_v1.cpp:248]   --->   Operation 294 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 295 [1/1] (0.00ns)   --->   "%In_buf_addr_2 = getelementptr [500 x float]* %In_buf, i64 0, i64 %sext_ln248" [conv_v1.cpp:248]   --->   Operation 295 'getelementptr' 'In_buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 296 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %In_buf_addr_2, align 4" [conv_v1.cpp:248]   --->   Operation 296 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_81 : Operation 297 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_9)" [conv_v1.cpp:249]   --->   Operation 297 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 298 [1/1] (0.00ns)   --->   "br label %._crit_edge13" [conv_v1.cpp:246]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 2> <Delay = 2.20>
ST_82 : Operation 299 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %hls_label_17_begin ], [ %j, %hls_label_18 ]"   --->   Operation 299 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i31 %j_0 to i32" [conv_v1.cpp:237]   --->   Operation 300 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 301 [1/1] (0.99ns)   --->   "%icmp_ln237 = icmp slt i32 %zext_ln237, %p_chin_load" [conv_v1.cpp:237]   --->   Operation 301 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 302 [1/1] (1.00ns)   --->   "%j = add i31 %j_0, 1" [conv_v1.cpp:237]   --->   Operation 302 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %hls_label_18, label %hls_label_17_end" [conv_v1.cpp:237]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln239 = add i32 %mul_ln239, %zext_ln237" [conv_v1.cpp:239]   --->   Operation 304 'add' 'add_ln239' <Predicate = (icmp_ln237)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 305 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln239_1 = add i32 %add_ln239, %In_buffer_end_load" [conv_v1.cpp:239]   --->   Operation 305 'add' 'add_ln239_1' <Predicate = (icmp_ln237)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 306 [36/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 306 'srem' 'srem_ln239' <Predicate = (icmp_ln237)> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 307 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_6)" [conv_v1.cpp:241]   --->   Operation 307 'specregionend' 'empty_14' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_82 : Operation 308 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:235]   --->   Operation 308 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>

State 83 <SV = 3> <Delay = 1.47>
ST_83 : Operation 309 [35/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 309 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 4> <Delay = 1.47>
ST_84 : Operation 310 [34/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 310 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 5> <Delay = 1.47>
ST_85 : Operation 311 [33/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 311 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 6> <Delay = 1.47>
ST_86 : Operation 312 [32/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 312 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 7> <Delay = 1.47>
ST_87 : Operation 313 [31/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 313 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 8> <Delay = 1.47>
ST_88 : Operation 314 [30/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 314 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 9> <Delay = 1.47>
ST_89 : Operation 315 [29/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 315 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 10> <Delay = 1.47>
ST_90 : Operation 316 [28/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 316 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 11> <Delay = 1.47>
ST_91 : Operation 317 [27/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 317 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 12> <Delay = 1.47>
ST_92 : Operation 318 [26/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 318 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 13> <Delay = 1.47>
ST_93 : Operation 319 [25/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 319 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 14> <Delay = 1.47>
ST_94 : Operation 320 [24/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 320 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 15> <Delay = 1.47>
ST_95 : Operation 321 [23/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 321 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 16> <Delay = 1.47>
ST_96 : Operation 322 [22/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 322 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 17> <Delay = 1.47>
ST_97 : Operation 323 [21/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 323 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 18> <Delay = 1.47>
ST_98 : Operation 324 [20/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 324 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 19> <Delay = 1.47>
ST_99 : Operation 325 [19/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 325 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 20> <Delay = 1.47>
ST_100 : Operation 326 [18/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 326 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 21> <Delay = 1.47>
ST_101 : Operation 327 [17/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 327 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 22> <Delay = 1.47>
ST_102 : Operation 328 [16/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 328 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 23> <Delay = 1.47>
ST_103 : Operation 329 [15/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 329 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 24> <Delay = 1.47>
ST_104 : Operation 330 [14/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 330 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 25> <Delay = 1.47>
ST_105 : Operation 331 [13/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 331 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 26> <Delay = 1.47>
ST_106 : Operation 332 [12/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 332 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 27> <Delay = 1.47>
ST_107 : Operation 333 [11/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 333 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 28> <Delay = 1.47>
ST_108 : Operation 334 [10/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 334 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 29> <Delay = 1.47>
ST_109 : Operation 335 [9/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 335 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 30> <Delay = 1.47>
ST_110 : Operation 336 [8/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 336 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 31> <Delay = 1.47>
ST_111 : Operation 337 [7/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 337 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 32> <Delay = 1.47>
ST_112 : Operation 338 [6/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 338 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 33> <Delay = 1.47>
ST_113 : Operation 339 [5/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 339 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 34> <Delay = 1.47>
ST_114 : Operation 340 [4/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 340 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 35> <Delay = 1.47>
ST_115 : Operation 341 [3/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 341 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 36> <Delay = 1.47>
ST_116 : Operation 342 [2/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 342 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 37> <Delay = 2.71>
ST_117 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [conv_v1.cpp:237]   --->   Operation 343 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 10, i32 6, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:238]   --->   Operation 344 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 345 [1/36] (1.47ns)   --->   "%srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa" [conv_v1.cpp:239]   --->   Operation 345 'srem' 'srem_ln239' <Predicate = true> <Delay = 1.47> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln239 = sext i32 %srem_ln239 to i64" [conv_v1.cpp:239]   --->   Operation 346 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 347 [1/1] (0.00ns)   --->   "%In_buf_addr = getelementptr [500 x float]* %In_buf, i64 0, i64 %sext_ln239" [conv_v1.cpp:239]   --->   Operation 347 'getelementptr' 'In_buf_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 348 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %In_buf_addr, align 4" [conv_v1.cpp:239]   --->   Operation 348 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_117 : Operation 349 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_7)" [conv_v1.cpp:240]   --->   Operation 349 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 350 [1/1] (0.00ns)   --->   "br label %3" [conv_v1.cpp:237]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.48ns
The critical path consists of the following:
	'load' operation ('p_p_load', conv_v1.cpp:234) on static variable 'p_p_s' [15]  (0 ns)
	'sub' operation ('sub_ln234_3', conv_v1.cpp:234) [34]  (1.02 ns)
	'sub' operation ('sub_ln234_4', conv_v1.cpp:234) [37]  (1.01 ns)
	'select' operation ('select_ln234_1', conv_v1.cpp:234) [40]  (0.449 ns)
	'sub' operation ('sub_ln234', conv_v1.cpp:234) [41]  (1.02 ns)
	'icmp' operation ('icmp_ln234_1', conv_v1.cpp:234) [42]  (0.991 ns)

 <State 2>: 5.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv_v1.cpp:243) [51]  (0 ns)
	'mul' operation ('mul_ln248', conv_v1.cpp:248) [62]  (3.42 ns)
	'add' operation ('add_ln253', conv_v1.cpp:253) [66]  (1.02 ns)
	'add' operation ('add_ln253_1', conv_v1.cpp:253) [68]  (1.02 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'In_ddr' (conv_v1.cpp:253) [71]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'In_ddr' (conv_v1.cpp:253) [71]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'In_ddr' (conv_v1.cpp:253) [71]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'In_ddr' (conv_v1.cpp:253) [71]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'In_ddr' (conv_v1.cpp:253) [71]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'In_ddr' (conv_v1.cpp:253) [71]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'In_ddr' (conv_v1.cpp:253) [71]  (8.75 ns)

 <State 10>: 2.21ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv_v1.cpp:251) [74]  (0 ns)
	'add' operation ('add_ln253_2', conv_v1.cpp:253) [83]  (0 ns)
	'add' operation ('add_ln253_3', conv_v1.cpp:253) [84]  (0.731 ns)
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 17>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 18>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 19>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 35>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 37>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 38>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 39>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 40>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 41>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 42>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 43>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'In_ddr' (conv_v1.cpp:253) [82]  (8.75 ns)

 <State 45>: 2.71ns
The critical path consists of the following:
	'srem' operation ('srem_ln253', conv_v1.cpp:253) [85]  (1.48 ns)
	'getelementptr' operation ('In_buf_addr_1', conv_v1.cpp:253) [87]  (0 ns)
	'store' operation ('store_ln253', conv_v1.cpp:253) of variable 'In_ddr_addr_read', conv_v1.cpp:253 on array 'In_buf' [88]  (1.24 ns)

 <State 46>: 2.21ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv_v1.cpp:246) [96]  (0 ns)
	'add' operation ('add_ln248', conv_v1.cpp:248) [104]  (0 ns)
	'add' operation ('add_ln248_1', conv_v1.cpp:248) [105]  (0.731 ns)
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 47>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 48>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 49>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 50>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 51>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 52>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 53>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 54>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 55>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 56>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 57>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 58>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 59>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 60>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 61>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 62>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 63>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 64>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 65>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 66>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 67>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 68>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 69>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 70>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 71>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 72>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 73>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 74>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 75>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 76>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 77>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 78>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 79>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 80>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)

 <State 81>: 2.71ns
The critical path consists of the following:
	'srem' operation ('srem_ln248', conv_v1.cpp:248) [106]  (1.48 ns)
	'getelementptr' operation ('In_buf_addr_2', conv_v1.cpp:248) [108]  (0 ns)
	'store' operation ('store_ln248', conv_v1.cpp:248) of constant 0 on array 'In_buf' [109]  (1.24 ns)

 <State 82>: 2.21ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv_v1.cpp:237) [133]  (0 ns)
	'add' operation ('add_ln239', conv_v1.cpp:239) [141]  (0 ns)
	'add' operation ('add_ln239_1', conv_v1.cpp:239) [142]  (0.731 ns)
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 83>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 84>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 85>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 86>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 87>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 88>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 89>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 90>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 91>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 92>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 93>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 94>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 95>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 96>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 97>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 98>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 99>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 100>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 101>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 102>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 103>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 104>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 105>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 106>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 107>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 108>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 109>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 110>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 111>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 112>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 113>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 114>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 115>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 116>: 1.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)

 <State 117>: 2.71ns
The critical path consists of the following:
	'srem' operation ('srem_ln239', conv_v1.cpp:239) [143]  (1.48 ns)
	'getelementptr' operation ('In_buf_addr', conv_v1.cpp:239) [145]  (0 ns)
	'store' operation ('store_ln239', conv_v1.cpp:239) of constant 0 on array 'In_buf' [146]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
