// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/18/2019 09:42:28"

// 
// Device: Altera 10M50DAF484C8GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TimingAnalyzer (
	clock,
	A,
	B,
	C,
	sum);
input 	clock;
input 	[127:0] A;
input 	[127:0] B;
input 	[31:0] C;
output 	[257:0] sum;

// Design Ports Information
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[0]	=>  Location: LCCOMB_X70_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[1]	=>  Location: LCCOMB_X70_Y33_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[2]	=>  Location: LCCOMB_X70_Y33_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[3]	=>  Location: LCCOMB_X70_Y33_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[4]	=>  Location: LCCOMB_X70_Y33_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[5]	=>  Location: LCCOMB_X70_Y33_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[6]	=>  Location: LCCOMB_X70_Y33_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[7]	=>  Location: LCCOMB_X70_Y33_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[8]	=>  Location: LCCOMB_X70_Y33_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[9]	=>  Location: LCCOMB_X70_Y33_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[10]	=>  Location: LCCOMB_X70_Y33_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[11]	=>  Location: LCCOMB_X70_Y33_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[12]	=>  Location: LCCOMB_X70_Y33_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[13]	=>  Location: LCCOMB_X70_Y33_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[14]	=>  Location: LCCOMB_X70_Y33_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[15]	=>  Location: LCCOMB_X70_Y33_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[16]	=>  Location: LCCOMB_X69_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[17]	=>  Location: LCCOMB_X67_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[18]	=>  Location: LCCOMB_X69_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[19]	=>  Location: LCCOMB_X71_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[20]	=>  Location: LCCOMB_X69_Y31_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[21]	=>  Location: LCCOMB_X69_Y31_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[22]	=>  Location: LCCOMB_X69_Y31_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[23]	=>  Location: LCCOMB_X69_Y31_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[24]	=>  Location: LCCOMB_X69_Y31_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[25]	=>  Location: LCCOMB_X71_Y31_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[26]	=>  Location: LCCOMB_X69_Y31_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[27]	=>  Location: LCCOMB_X69_Y31_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[28]	=>  Location: LCCOMB_X69_Y31_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[29]	=>  Location: LCCOMB_X71_Y31_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[30]	=>  Location: LCCOMB_X71_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[31]	=>  Location: LCCOMB_X69_Y31_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[32]	=>  Location: LCCOMB_X72_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[33]	=>  Location: LCCOMB_X72_Y29_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[34]	=>  Location: LCCOMB_X72_Y29_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[35]	=>  Location: LCCOMB_X72_Y29_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[36]	=>  Location: LCCOMB_X72_Y29_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[37]	=>  Location: LCCOMB_X72_Y29_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[38]	=>  Location: LCCOMB_X72_Y29_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[39]	=>  Location: LCCOMB_X72_Y29_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[40]	=>  Location: LCCOMB_X72_Y29_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[41]	=>  Location: LCCOMB_X72_Y29_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[42]	=>  Location: LCCOMB_X72_Y29_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[43]	=>  Location: LCCOMB_X72_Y29_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[44]	=>  Location: LCCOMB_X72_Y29_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[45]	=>  Location: LCCOMB_X72_Y29_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[46]	=>  Location: LCCOMB_X72_Y29_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[47]	=>  Location: LCCOMB_X72_Y29_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[48]	=>  Location: LCCOMB_X70_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[49]	=>  Location: LCCOMB_X70_Y32_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[50]	=>  Location: LCCOMB_X70_Y32_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[51]	=>  Location: LCCOMB_X70_Y32_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[52]	=>  Location: LCCOMB_X70_Y32_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[53]	=>  Location: LCCOMB_X70_Y32_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[54]	=>  Location: LCCOMB_X70_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[55]	=>  Location: LCCOMB_X70_Y32_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[56]	=>  Location: LCCOMB_X70_Y32_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[57]	=>  Location: LCCOMB_X70_Y32_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[58]	=>  Location: LCCOMB_X70_Y32_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[59]	=>  Location: LCCOMB_X70_Y32_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[60]	=>  Location: LCCOMB_X70_Y32_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[61]	=>  Location: LCCOMB_X70_Y32_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[62]	=>  Location: LCCOMB_X70_Y32_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[63]	=>  Location: LCCOMB_X70_Y32_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[64]	=>  Location: LCCOMB_X70_Y32_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[65]	=>  Location: LCCOMB_X70_Y31_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[66]	=>  Location: LCCOMB_X70_Y31_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[67]	=>  Location: LCCOMB_X70_Y31_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[68]	=>  Location: LCCOMB_X70_Y31_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[69]	=>  Location: LCCOMB_X70_Y31_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[70]	=>  Location: LCCOMB_X70_Y31_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[71]	=>  Location: LCCOMB_X70_Y31_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[72]	=>  Location: LCCOMB_X70_Y31_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[73]	=>  Location: LCCOMB_X70_Y31_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[74]	=>  Location: LCCOMB_X70_Y31_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[75]	=>  Location: LCCOMB_X70_Y31_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[76]	=>  Location: LCCOMB_X70_Y31_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[77]	=>  Location: LCCOMB_X70_Y31_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[78]	=>  Location: LCCOMB_X70_Y31_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[79]	=>  Location: LCCOMB_X70_Y31_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[80]	=>  Location: LCCOMB_X72_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[81]	=>  Location: LCCOMB_X74_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[82]	=>  Location: LCCOMB_X74_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[83]	=>  Location: LCCOMB_X74_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[84]	=>  Location: LCCOMB_X74_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[85]	=>  Location: LCCOMB_X74_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[86]	=>  Location: LCCOMB_X74_Y26_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[87]	=>  Location: LCCOMB_X74_Y26_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[88]	=>  Location: LCCOMB_X74_Y26_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[89]	=>  Location: LCCOMB_X74_Y26_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[90]	=>  Location: LCCOMB_X74_Y26_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[91]	=>  Location: LCCOMB_X74_Y26_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[92]	=>  Location: LCCOMB_X74_Y26_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[93]	=>  Location: LCCOMB_X74_Y26_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[94]	=>  Location: LCCOMB_X74_Y26_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[95]	=>  Location: LCCOMB_X74_Y26_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[96]	=>  Location: LCCOMB_X65_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[97]	=>  Location: LCCOMB_X65_Y29_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[98]	=>  Location: LCCOMB_X64_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[99]	=>  Location: LCCOMB_X65_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[100]	=>  Location: LCCOMB_X66_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[101]	=>  Location: LCCOMB_X64_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[102]	=>  Location: LCCOMB_X65_Y29_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[103]	=>  Location: LCCOMB_X65_Y29_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[104]	=>  Location: LCCOMB_X65_Y28_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[105]	=>  Location: LCCOMB_X64_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[106]	=>  Location: LCCOMB_X63_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[107]	=>  Location: LCCOMB_X65_Y29_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[108]	=>  Location: LCCOMB_X65_Y29_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[109]	=>  Location: LCCOMB_X64_Y25_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[110]	=>  Location: LCCOMB_X64_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[111]	=>  Location: LCCOMB_X65_Y29_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[112]	=>  Location: LCCOMB_X70_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[113]	=>  Location: LCCOMB_X70_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[114]	=>  Location: LCCOMB_X70_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[115]	=>  Location: LCCOMB_X70_Y21_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[116]	=>  Location: LCCOMB_X70_Y21_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[117]	=>  Location: LCCOMB_X70_Y21_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[118]	=>  Location: LCCOMB_X70_Y21_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[119]	=>  Location: LCCOMB_X70_Y21_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[120]	=>  Location: LCCOMB_X70_Y21_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[121]	=>  Location: LCCOMB_X70_Y21_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[122]	=>  Location: LCCOMB_X70_Y21_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[123]	=>  Location: LCCOMB_X70_Y21_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[124]	=>  Location: LCCOMB_X70_Y21_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[125]	=>  Location: LCCOMB_X70_Y20_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[126]	=>  Location: LCCOMB_X70_Y21_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[127]	=>  Location: LCCOMB_X70_Y21_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[128]	=>  Location: LCCOMB_X74_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[129]	=>  Location: LCCOMB_X74_Y23_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[130]	=>  Location: LCCOMB_X74_Y23_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[131]	=>  Location: LCCOMB_X72_Y23_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[132]	=>  Location: LCCOMB_X74_Y23_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[133]	=>  Location: LCCOMB_X74_Y23_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[134]	=>  Location: LCCOMB_X74_Y23_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[135]	=>  Location: LCCOMB_X74_Y23_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[136]	=>  Location: LCCOMB_X74_Y23_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[137]	=>  Location: LCCOMB_X72_Y23_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[138]	=>  Location: LCCOMB_X72_Y23_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[139]	=>  Location: LCCOMB_X74_Y23_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[140]	=>  Location: LCCOMB_X74_Y23_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[141]	=>  Location: LCCOMB_X74_Y23_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[142]	=>  Location: LCCOMB_X72_Y23_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[143]	=>  Location: LCCOMB_X72_Y23_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[144]	=>  Location: LCCOMB_X71_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[145]	=>  Location: LCCOMB_X71_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[146]	=>  Location: LCCOMB_X71_Y22_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[147]	=>  Location: LCCOMB_X71_Y22_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[148]	=>  Location: LCCOMB_X71_Y22_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[149]	=>  Location: LCCOMB_X71_Y22_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[150]	=>  Location: LCCOMB_X71_Y22_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[151]	=>  Location: LCCOMB_X71_Y22_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[152]	=>  Location: LCCOMB_X71_Y22_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[153]	=>  Location: LCCOMB_X71_Y22_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[154]	=>  Location: LCCOMB_X71_Y22_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[155]	=>  Location: LCCOMB_X71_Y22_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[156]	=>  Location: LCCOMB_X71_Y22_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[157]	=>  Location: LCCOMB_X71_Y22_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[158]	=>  Location: LCCOMB_X71_Y22_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[159]	=>  Location: LCCOMB_X71_Y22_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[160]	=>  Location: LCCOMB_X61_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[161]	=>  Location: LCCOMB_X56_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[162]	=>  Location: LCCOMB_X56_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[163]	=>  Location: LCCOMB_X55_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[164]	=>  Location: LCCOMB_X55_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[165]	=>  Location: LCCOMB_X56_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[166]	=>  Location: LCCOMB_X55_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[167]	=>  Location: LCCOMB_X56_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[168]	=>  Location: LCCOMB_X52_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[169]	=>  Location: LCCOMB_X55_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[170]	=>  Location: LCCOMB_X56_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[171]	=>  Location: LCCOMB_X56_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[172]	=>  Location: LCCOMB_X55_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[173]	=>  Location: LCCOMB_X55_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[174]	=>  Location: LCCOMB_X55_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[175]	=>  Location: LCCOMB_X59_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[176]	=>  Location: LCCOMB_X16_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[177]	=>  Location: LCCOMB_X10_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[178]	=>  Location: LCCOMB_X16_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[179]	=>  Location: LCCOMB_X36_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[180]	=>  Location: LCCOMB_X16_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[181]	=>  Location: LCCOMB_X16_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[182]	=>  Location: LCCOMB_X47_Y34_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[183]	=>  Location: LCCOMB_X16_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[184]	=>  Location: LCCOMB_X16_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[185]	=>  Location: LCCOMB_X47_Y34_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[186]	=>  Location: LCCOMB_X47_Y34_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[187]	=>  Location: LCCOMB_X20_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[188]	=>  Location: LCCOMB_X47_Y34_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[189]	=>  Location: LCCOMB_X16_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[190]	=>  Location: LCCOMB_X25_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[191]	=>  Location: LCCOMB_X16_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[192]	=>  Location: LCCOMB_X62_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[193]	=>  Location: LCCOMB_X54_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[194]	=>  Location: LCCOMB_X54_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[195]	=>  Location: LCCOMB_X62_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[196]	=>  Location: LCCOMB_X62_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[197]	=>  Location: LCCOMB_X62_Y18_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[198]	=>  Location: LCCOMB_X62_Y18_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[199]	=>  Location: LCCOMB_X61_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[200]	=>  Location: LCCOMB_X54_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[201]	=>  Location: LCCOMB_X54_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[202]	=>  Location: LCCOMB_X62_Y18_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[203]	=>  Location: LCCOMB_X54_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[204]	=>  Location: LCCOMB_X62_Y18_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[205]	=>  Location: LCCOMB_X54_Y20_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[206]	=>  Location: LCCOMB_X62_Y18_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[207]	=>  Location: LCCOMB_X62_Y18_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[208]	=>  Location: LCCOMB_X47_Y38_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[209]	=>  Location: LCCOMB_X47_Y38_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[210]	=>  Location: LCCOMB_X47_Y38_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[211]	=>  Location: LCCOMB_X47_Y38_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[212]	=>  Location: LCCOMB_X47_Y38_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[213]	=>  Location: LCCOMB_X47_Y38_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[214]	=>  Location: LCCOMB_X47_Y38_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[215]	=>  Location: LCCOMB_X47_Y38_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[216]	=>  Location: LCCOMB_X47_Y38_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[217]	=>  Location: LCCOMB_X47_Y38_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[218]	=>  Location: LCCOMB_X47_Y38_N20,	 I/O Standard: None,	 Current Strength: Default
// sum[219]	=>  Location: LCCOMB_X47_Y38_N22,	 I/O Standard: None,	 Current Strength: Default
// sum[220]	=>  Location: LCCOMB_X47_Y38_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[221]	=>  Location: LCCOMB_X47_Y38_N26,	 I/O Standard: None,	 Current Strength: Default
// sum[222]	=>  Location: LCCOMB_X47_Y38_N28,	 I/O Standard: None,	 Current Strength: Default
// sum[223]	=>  Location: LCCOMB_X47_Y38_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[224]	=>  Location: LCCOMB_X30_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[225]	=>  Location: LCCOMB_X30_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[226]	=>  Location: LCCOMB_X30_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[227]	=>  Location: LCCOMB_X27_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[228]	=>  Location: LCCOMB_X30_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[229]	=>  Location: LCCOMB_X30_Y16_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[230]	=>  Location: LCCOMB_X30_Y16_N10,	 I/O Standard: None,	 Current Strength: Default
// sum[231]	=>  Location: LCCOMB_X30_Y16_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[232]	=>  Location: LCCOMB_X35_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[233]	=>  Location: LCCOMB_X30_Y16_N14,	 I/O Standard: None,	 Current Strength: Default
// sum[234]	=>  Location: LCCOMB_X40_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[235]	=>  Location: LCCOMB_X30_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[236]	=>  Location: LCCOMB_X42_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[237]	=>  Location: LCCOMB_X30_Y16_N16,	 I/O Standard: None,	 Current Strength: Default
// sum[238]	=>  Location: LCCOMB_X39_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[239]	=>  Location: LCCOMB_X30_Y16_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[240]	=>  Location: LCCOMB_X43_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[241]	=>  Location: LCCOMB_X43_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[242]	=>  Location: LCCOMB_X41_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[243]	=>  Location: LCCOMB_X41_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[244]	=>  Location: LCCOMB_X43_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[245]	=>  Location: LCCOMB_X41_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[246]	=>  Location: LCCOMB_X43_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[247]	=>  Location: LCCOMB_X43_Y19_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[248]	=>  Location: LCCOMB_X41_Y19_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[249]	=>  Location: LCCOMB_X43_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// sum[250]	=>  Location: LCCOMB_X42_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[251]	=>  Location: LCCOMB_X39_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[252]	=>  Location: LCCOMB_X41_Y19_N8,	 I/O Standard: None,	 Current Strength: Default
// sum[253]	=>  Location: LCCOMB_X40_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[254]	=>  Location: LCCOMB_X41_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[255]	=>  Location: LCCOMB_X43_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[256]	=>  Location: LCCOMB_X64_Y29_N4,	 I/O Standard: None,	 Current Strength: Default
// sum[257]	=>  Location: LCCOMB_X61_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// A[0]	=>  Location: LCCOMB_X66_Y29_N6,	 I/O Standard: None,	 Current Strength: Default
// B[0]	=>  Location: LCCOMB_X64_Y29_N6,	 I/O Standard: None,	 Current Strength: Default
// A[1]	=>  Location: LCCOMB_X66_Y29_N24,	 I/O Standard: None,	 Current Strength: Default
// B[1]	=>  Location: LCCOMB_X66_Y29_N10,	 I/O Standard: None,	 Current Strength: Default
// A[2]	=>  Location: LCCOMB_X64_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// B[2]	=>  Location: LCCOMB_X66_Y29_N8,	 I/O Standard: None,	 Current Strength: Default
// A[3]	=>  Location: LCCOMB_X64_Y29_N22,	 I/O Standard: None,	 Current Strength: Default
// B[3]	=>  Location: LCCOMB_X66_Y29_N18,	 I/O Standard: None,	 Current Strength: Default
// A[4]	=>  Location: LCCOMB_X66_Y29_N4,	 I/O Standard: None,	 Current Strength: Default
// B[4]	=>  Location: LCCOMB_X66_Y29_N14,	 I/O Standard: None,	 Current Strength: Default
// A[5]	=>  Location: LCCOMB_X66_Y29_N28,	 I/O Standard: None,	 Current Strength: Default
// B[5]	=>  Location: LCCOMB_X64_Y29_N28,	 I/O Standard: None,	 Current Strength: Default
// A[6]	=>  Location: LCCOMB_X64_Y29_N2,	 I/O Standard: None,	 Current Strength: Default
// B[6]	=>  Location: LCCOMB_X66_Y29_N2,	 I/O Standard: None,	 Current Strength: Default
// A[7]	=>  Location: LCCOMB_X66_Y29_N12,	 I/O Standard: None,	 Current Strength: Default
// B[7]	=>  Location: LCCOMB_X66_Y29_N22,	 I/O Standard: None,	 Current Strength: Default
// A[8]	=>  Location: LCCOMB_X65_Y28_N14,	 I/O Standard: None,	 Current Strength: Default
// B[8]	=>  Location: LCCOMB_X65_Y28_N20,	 I/O Standard: None,	 Current Strength: Default
// A[9]	=>  Location: LCCOMB_X65_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// B[9]	=>  Location: LCCOMB_X65_Y28_N30,	 I/O Standard: None,	 Current Strength: Default
// A[10]	=>  Location: LCCOMB_X64_Y24_N8,	 I/O Standard: None,	 Current Strength: Default
// B[10]	=>  Location: LCCOMB_X65_Y28_N28,	 I/O Standard: None,	 Current Strength: Default
// A[11]	=>  Location: LCCOMB_X65_Y27_N26,	 I/O Standard: None,	 Current Strength: Default
// B[11]	=>  Location: LCCOMB_X65_Y28_N6,	 I/O Standard: None,	 Current Strength: Default
// A[12]	=>  Location: LCCOMB_X65_Y28_N4,	 I/O Standard: None,	 Current Strength: Default
// B[12]	=>  Location: LCCOMB_X65_Y28_N26,	 I/O Standard: None,	 Current Strength: Default
// A[13]	=>  Location: LCCOMB_X65_Y28_N16,	 I/O Standard: None,	 Current Strength: Default
// B[13]	=>  Location: LCCOMB_X65_Y28_N18,	 I/O Standard: None,	 Current Strength: Default
// A[14]	=>  Location: LCCOMB_X65_Y28_N24,	 I/O Standard: None,	 Current Strength: Default
// B[14]	=>  Location: LCCOMB_X67_Y31_N4,	 I/O Standard: None,	 Current Strength: Default
// A[15]	=>  Location: LCCOMB_X67_Y32_N14,	 I/O Standard: None,	 Current Strength: Default
// B[15]	=>  Location: LCCOMB_X66_Y31_N4,	 I/O Standard: None,	 Current Strength: Default
// A[16]	=>  Location: LCCOMB_X66_Y29_N20,	 I/O Standard: None,	 Current Strength: Default
// B[16]	=>  Location: LCCOMB_X66_Y29_N30,	 I/O Standard: None,	 Current Strength: Default
// A[17]	=>  Location: LCCOMB_X67_Y32_N20,	 I/O Standard: None,	 Current Strength: Default
// B[17]	=>  Location: LCCOMB_X66_Y31_N30,	 I/O Standard: None,	 Current Strength: Default
// C[0]	=>  Location: LCCOMB_X67_Y32_N26,	 I/O Standard: None,	 Current Strength: Default
// C[1]	=>  Location: LCCOMB_X69_Y31_N20,	 I/O Standard: None,	 Current Strength: Default
// C[2]	=>  Location: LCCOMB_X67_Y32_N24,	 I/O Standard: None,	 Current Strength: Default
// C[3]	=>  Location: LCCOMB_X66_Y31_N20,	 I/O Standard: None,	 Current Strength: Default
// C[4]	=>  Location: LCCOMB_X66_Y31_N22,	 I/O Standard: None,	 Current Strength: Default
// C[5]	=>  Location: LCCOMB_X67_Y32_N30,	 I/O Standard: None,	 Current Strength: Default
// C[6]	=>  Location: LCCOMB_X69_Y32_N18,	 I/O Standard: None,	 Current Strength: Default
// C[7]	=>  Location: LCCOMB_X69_Y32_N20,	 I/O Standard: None,	 Current Strength: Default
// C[8]	=>  Location: LCCOMB_X69_Y32_N10,	 I/O Standard: None,	 Current Strength: Default
// C[9]	=>  Location: LCCOMB_X69_Y31_N18,	 I/O Standard: None,	 Current Strength: Default
// C[10]	=>  Location: LCCOMB_X67_Y31_N10,	 I/O Standard: None,	 Current Strength: Default
// C[11]	=>  Location: LCCOMB_X67_Y31_N24,	 I/O Standard: None,	 Current Strength: Default
// C[12]	=>  Location: LCCOMB_X69_Y31_N12,	 I/O Standard: None,	 Current Strength: Default
// C[13]	=>  Location: LCCOMB_X67_Y31_N26,	 I/O Standard: None,	 Current Strength: Default
// C[14]	=>  Location: LCCOMB_X69_Y32_N28,	 I/O Standard: None,	 Current Strength: Default
// C[15]	=>  Location: LCCOMB_X67_Y31_N16,	 I/O Standard: None,	 Current Strength: Default
// C[16]	=>  Location: LCCOMB_X67_Y31_N14,	 I/O Standard: None,	 Current Strength: Default
// C[17]	=>  Location: LCCOMB_X69_Y31_N10,	 I/O Standard: None,	 Current Strength: Default
// C[18]	=>  Location: LCCOMB_X69_Y31_N4,	 I/O Standard: None,	 Current Strength: Default
// C[19]	=>  Location: LCCOMB_X67_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// C[20]	=>  Location: LCCOMB_X69_Y32_N14,	 I/O Standard: None,	 Current Strength: Default
// C[21]	=>  Location: LCCOMB_X69_Y32_N12,	 I/O Standard: None,	 Current Strength: Default
// C[22]	=>  Location: LCCOMB_X69_Y31_N14,	 I/O Standard: None,	 Current Strength: Default
// C[23]	=>  Location: LCCOMB_X62_Y24_N16,	 I/O Standard: None,	 Current Strength: Default
// C[24]	=>  Location: LCCOMB_X62_Y24_N26,	 I/O Standard: None,	 Current Strength: Default
// C[25]	=>  Location: LCCOMB_X62_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// C[26]	=>  Location: LCCOMB_X62_Y25_N28,	 I/O Standard: None,	 Current Strength: Default
// C[27]	=>  Location: LCCOMB_X62_Y25_N26,	 I/O Standard: None,	 Current Strength: Default
// C[28]	=>  Location: LCCOMB_X62_Y24_N10,	 I/O Standard: None,	 Current Strength: Default
// C[29]	=>  Location: LCCOMB_X62_Y25_N16,	 I/O Standard: None,	 Current Strength: Default
// C[30]	=>  Location: LCCOMB_X62_Y24_N12,	 I/O Standard: None,	 Current Strength: Default
// C[31]	=>  Location: LCCOMB_X62_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// A[18]	=>  Location: LCCOMB_X62_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// B[18]	=>  Location: LCCOMB_X62_Y25_N6,	 I/O Standard: None,	 Current Strength: Default
// A[19]	=>  Location: LCCOMB_X62_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// B[19]	=>  Location: LCCOMB_X64_Y28_N4,	 I/O Standard: None,	 Current Strength: Default
// A[20]	=>  Location: LCCOMB_X65_Y28_N10,	 I/O Standard: None,	 Current Strength: Default
// B[20]	=>  Location: LCCOMB_X62_Y25_N8,	 I/O Standard: None,	 Current Strength: Default
// A[21]	=>  Location: LCCOMB_X66_Y29_N16,	 I/O Standard: None,	 Current Strength: Default
// B[21]	=>  Location: LCCOMB_X65_Y29_N18,	 I/O Standard: None,	 Current Strength: Default
// A[22]	=>  Location: LCCOMB_X66_Y30_N4,	 I/O Standard: None,	 Current Strength: Default
// B[22]	=>  Location: LCCOMB_X66_Y30_N6,	 I/O Standard: None,	 Current Strength: Default
// A[23]	=>  Location: LCCOMB_X66_Y30_N24,	 I/O Standard: None,	 Current Strength: Default
// B[23]	=>  Location: LCCOMB_X66_Y30_N30,	 I/O Standard: None,	 Current Strength: Default
// A[24]	=>  Location: LCCOMB_X66_Y30_N16,	 I/O Standard: None,	 Current Strength: Default
// B[24]	=>  Location: LCCOMB_X66_Y30_N18,	 I/O Standard: None,	 Current Strength: Default
// A[25]	=>  Location: LCCOMB_X66_Y30_N12,	 I/O Standard: None,	 Current Strength: Default
// B[25]	=>  Location: LCCOMB_X66_Y29_N26,	 I/O Standard: None,	 Current Strength: Default
// A[26]	=>  Location: LCCOMB_X66_Y30_N14,	 I/O Standard: None,	 Current Strength: Default
// B[26]	=>  Location: LCCOMB_X66_Y30_N28,	 I/O Standard: None,	 Current Strength: Default
// A[27]	=>  Location: LCCOMB_X66_Y30_N10,	 I/O Standard: None,	 Current Strength: Default
// B[27]	=>  Location: LCCOMB_X66_Y30_N8,	 I/O Standard: None,	 Current Strength: Default
// A[28]	=>  Location: LCCOMB_X66_Y30_N26,	 I/O Standard: None,	 Current Strength: Default
// B[28]	=>  Location: LCCOMB_X63_Y30_N12,	 I/O Standard: None,	 Current Strength: Default
// A[29]	=>  Location: LCCOMB_X63_Y30_N6,	 I/O Standard: None,	 Current Strength: Default
// B[29]	=>  Location: LCCOMB_X62_Y27_N22,	 I/O Standard: None,	 Current Strength: Default
// A[30]	=>  Location: LCCOMB_X64_Y27_N28,	 I/O Standard: None,	 Current Strength: Default
// B[30]	=>  Location: LCCOMB_X63_Y30_N20,	 I/O Standard: None,	 Current Strength: Default
// A[31]	=>  Location: LCCOMB_X64_Y27_N26,	 I/O Standard: None,	 Current Strength: Default
// B[31]	=>  Location: LCCOMB_X62_Y27_N12,	 I/O Standard: None,	 Current Strength: Default
// A[32]	=>  Location: LCCOMB_X63_Y30_N14,	 I/O Standard: None,	 Current Strength: Default
// B[32]	=>  Location: LCCOMB_X65_Y30_N20,	 I/O Standard: None,	 Current Strength: Default
// A[33]	=>  Location: LCCOMB_X65_Y27_N20,	 I/O Standard: None,	 Current Strength: Default
// B[33]	=>  Location: LCCOMB_X62_Y27_N10,	 I/O Standard: None,	 Current Strength: Default
// A[34]	=>  Location: LCCOMB_X62_Y27_N24,	 I/O Standard: None,	 Current Strength: Default
// B[34]	=>  Location: LCCOMB_X62_Y27_N6,	 I/O Standard: None,	 Current Strength: Default
// A[35]	=>  Location: LCCOMB_X63_Y30_N8,	 I/O Standard: None,	 Current Strength: Default
// B[35]	=>  Location: LCCOMB_X65_Y27_N14,	 I/O Standard: None,	 Current Strength: Default
// A[36]	=>  Location: LCCOMB_X65_Y27_N8,	 I/O Standard: None,	 Current Strength: Default
// B[36]	=>  Location: LCCOMB_X65_Y27_N22,	 I/O Standard: None,	 Current Strength: Default
// A[37]	=>  Location: LCCOMB_X65_Y27_N4,	 I/O Standard: None,	 Current Strength: Default
// B[37]	=>  Location: LCCOMB_X65_Y27_N2,	 I/O Standard: None,	 Current Strength: Default
// A[38]	=>  Location: LCCOMB_X65_Y27_N24,	 I/O Standard: None,	 Current Strength: Default
// B[38]	=>  Location: LCCOMB_X65_Y27_N6,	 I/O Standard: None,	 Current Strength: Default
// A[39]	=>  Location: LCCOMB_X63_Y30_N10,	 I/O Standard: None,	 Current Strength: Default
// B[39]	=>  Location: LCCOMB_X65_Y27_N16,	 I/O Standard: None,	 Current Strength: Default
// A[40]	=>  Location: LCCOMB_X65_Y26_N24,	 I/O Standard: None,	 Current Strength: Default
// B[40]	=>  Location: LCCOMB_X65_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// A[41]	=>  Location: LCCOMB_X65_Y26_N18,	 I/O Standard: None,	 Current Strength: Default
// B[41]	=>  Location: LCCOMB_X65_Y27_N30,	 I/O Standard: None,	 Current Strength: Default
// A[42]	=>  Location: LCCOMB_X65_Y27_N12,	 I/O Standard: None,	 Current Strength: Default
// B[42]	=>  Location: LCCOMB_X65_Y27_N10,	 I/O Standard: None,	 Current Strength: Default
// A[43]	=>  Location: LCCOMB_X65_Y27_N28,	 I/O Standard: None,	 Current Strength: Default
// B[43]	=>  Location: LCCOMB_X63_Y26_N12,	 I/O Standard: None,	 Current Strength: Default
// A[44]	=>  Location: LCCOMB_X61_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// B[44]	=>  Location: LCCOMB_X61_Y26_N10,	 I/O Standard: None,	 Current Strength: Default
// A[45]	=>  Location: LCCOMB_X63_Y26_N18,	 I/O Standard: None,	 Current Strength: Default
// B[45]	=>  Location: LCCOMB_X61_Y27_N8,	 I/O Standard: None,	 Current Strength: Default
// A[46]	=>  Location: LCCOMB_X61_Y26_N28,	 I/O Standard: None,	 Current Strength: Default
// B[46]	=>  Location: LCCOMB_X62_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// A[47]	=>  Location: LCCOMB_X63_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// B[47]	=>  Location: LCCOMB_X65_Y26_N28,	 I/O Standard: None,	 Current Strength: Default
// A[48]	=>  Location: LCCOMB_X65_Y26_N14,	 I/O Standard: None,	 Current Strength: Default
// B[48]	=>  Location: LCCOMB_X63_Y26_N10,	 I/O Standard: None,	 Current Strength: Default
// A[49]	=>  Location: LCCOMB_X65_Y26_N20,	 I/O Standard: None,	 Current Strength: Default
// B[49]	=>  Location: LCCOMB_X62_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// A[50]	=>  Location: LCCOMB_X63_Y26_N16,	 I/O Standard: None,	 Current Strength: Default
// B[50]	=>  Location: LCCOMB_X65_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// A[51]	=>  Location: LCCOMB_X62_Y27_N20,	 I/O Standard: None,	 Current Strength: Default
// B[51]	=>  Location: LCCOMB_X65_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// A[52]	=>  Location: LCCOMB_X65_Y26_N26,	 I/O Standard: None,	 Current Strength: Default
// B[52]	=>  Location: LCCOMB_X65_Y26_N12,	 I/O Standard: None,	 Current Strength: Default
// A[53]	=>  Location: LCCOMB_X65_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// B[53]	=>  Location: LCCOMB_X65_Y26_N16,	 I/O Standard: None,	 Current Strength: Default
// A[54]	=>  Location: LCCOMB_X62_Y27_N30,	 I/O Standard: None,	 Current Strength: Default
// B[54]	=>  Location: LCCOMB_X61_Y26_N30,	 I/O Standard: None,	 Current Strength: Default
// A[55]	=>  Location: LCCOMB_X63_Y26_N30,	 I/O Standard: None,	 Current Strength: Default
// B[55]	=>  Location: LCCOMB_X65_Y26_N22,	 I/O Standard: None,	 Current Strength: Default
// A[56]	=>  Location: LCCOMB_X65_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// B[56]	=>  Location: LCCOMB_X62_Y27_N28,	 I/O Standard: None,	 Current Strength: Default
// A[57]	=>  Location: LCCOMB_X65_Y26_N30,	 I/O Standard: None,	 Current Strength: Default
// B[57]	=>  Location: LCCOMB_X65_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// A[58]	=>  Location: LCCOMB_X63_Y26_N20,	 I/O Standard: None,	 Current Strength: Default
// B[58]	=>  Location: LCCOMB_X63_Y24_N24,	 I/O Standard: None,	 Current Strength: Default
// A[59]	=>  Location: LCCOMB_X62_Y25_N30,	 I/O Standard: None,	 Current Strength: Default
// B[59]	=>  Location: LCCOMB_X64_Y25_N2,	 I/O Standard: None,	 Current Strength: Default
// A[60]	=>  Location: LCCOMB_X65_Y25_N30,	 I/O Standard: None,	 Current Strength: Default
// B[60]	=>  Location: LCCOMB_X65_Y25_N24,	 I/O Standard: None,	 Current Strength: Default
// A[61]	=>  Location: LCCOMB_X64_Y25_N12,	 I/O Standard: None,	 Current Strength: Default
// B[61]	=>  Location: LCCOMB_X64_Y25_N22,	 I/O Standard: None,	 Current Strength: Default
// A[62]	=>  Location: LCCOMB_X63_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// B[62]	=>  Location: LCCOMB_X63_Y24_N12,	 I/O Standard: None,	 Current Strength: Default
// A[63]	=>  Location: LCCOMB_X63_Y24_N10,	 I/O Standard: None,	 Current Strength: Default
// B[63]	=>  Location: LCCOMB_X63_Y24_N16,	 I/O Standard: None,	 Current Strength: Default
// A[64]	=>  Location: LCCOMB_X65_Y25_N10,	 I/O Standard: None,	 Current Strength: Default
// B[64]	=>  Location: LCCOMB_X63_Y24_N18,	 I/O Standard: None,	 Current Strength: Default
// A[65]	=>  Location: LCCOMB_X65_Y25_N12,	 I/O Standard: None,	 Current Strength: Default
// B[65]	=>  Location: LCCOMB_X63_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// A[66]	=>  Location: LCCOMB_X65_Y25_N22,	 I/O Standard: None,	 Current Strength: Default
// B[66]	=>  Location: LCCOMB_X64_Y24_N10,	 I/O Standard: None,	 Current Strength: Default
// A[67]	=>  Location: LCCOMB_X65_Y25_N4,	 I/O Standard: None,	 Current Strength: Default
// B[67]	=>  Location: LCCOMB_X63_Y24_N14,	 I/O Standard: None,	 Current Strength: Default
// A[68]	=>  Location: LCCOMB_X65_Y25_N18,	 I/O Standard: None,	 Current Strength: Default
// B[68]	=>  Location: LCCOMB_X63_Y24_N8,	 I/O Standard: None,	 Current Strength: Default
// A[69]	=>  Location: LCCOMB_X65_Y25_N16,	 I/O Standard: None,	 Current Strength: Default
// B[69]	=>  Location: LCCOMB_X65_Y25_N14,	 I/O Standard: None,	 Current Strength: Default
// A[70]	=>  Location: LCCOMB_X65_Y25_N8,	 I/O Standard: None,	 Current Strength: Default
// B[70]	=>  Location: LCCOMB_X65_Y25_N26,	 I/O Standard: None,	 Current Strength: Default
// A[71]	=>  Location: LCCOMB_X65_Y25_N20,	 I/O Standard: None,	 Current Strength: Default
// B[71]	=>  Location: LCCOMB_X63_Y24_N22,	 I/O Standard: None,	 Current Strength: Default
// A[72]	=>  Location: LCCOMB_X65_Y25_N2,	 I/O Standard: None,	 Current Strength: Default
// B[72]	=>  Location: LCCOMB_X65_Y25_N28,	 I/O Standard: None,	 Current Strength: Default
// A[73]	=>  Location: LCCOMB_X64_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// B[73]	=>  Location: LCCOMB_X72_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// A[74]	=>  Location: LCCOMB_X74_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// B[74]	=>  Location: LCCOMB_X72_Y23_N18,	 I/O Standard: None,	 Current Strength: Default
// A[75]	=>  Location: LCCOMB_X72_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// B[75]	=>  Location: LCCOMB_X72_Y24_N14,	 I/O Standard: None,	 Current Strength: Default
// A[76]	=>  Location: LCCOMB_X72_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// B[76]	=>  Location: LCCOMB_X72_Y24_N12,	 I/O Standard: None,	 Current Strength: Default
// A[77]	=>  Location: LCCOMB_X72_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// B[77]	=>  Location: LCCOMB_X72_Y24_N28,	 I/O Standard: None,	 Current Strength: Default
// A[78]	=>  Location: LCCOMB_X72_Y23_N28,	 I/O Standard: None,	 Current Strength: Default
// B[78]	=>  Location: LCCOMB_X72_Y23_N26,	 I/O Standard: None,	 Current Strength: Default
// A[79]	=>  Location: LCCOMB_X72_Y23_N12,	 I/O Standard: None,	 Current Strength: Default
// B[79]	=>  Location: LCCOMB_X74_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// A[80]	=>  Location: LCCOMB_X72_Y24_N30,	 I/O Standard: None,	 Current Strength: Default
// B[80]	=>  Location: LCCOMB_X72_Y23_N10,	 I/O Standard: None,	 Current Strength: Default
// A[81]	=>  Location: LCCOMB_X69_Y20_N24,	 I/O Standard: None,	 Current Strength: Default
// B[81]	=>  Location: LCCOMB_X65_Y21_N20,	 I/O Standard: None,	 Current Strength: Default
// A[82]	=>  Location: LCCOMB_X65_Y21_N14,	 I/O Standard: None,	 Current Strength: Default
// B[82]	=>  Location: LCCOMB_X65_Y28_N22,	 I/O Standard: None,	 Current Strength: Default
// A[83]	=>  Location: LCCOMB_X70_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// B[83]	=>  Location: LCCOMB_X69_Y20_N10,	 I/O Standard: None,	 Current Strength: Default
// A[84]	=>  Location: LCCOMB_X69_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
// B[84]	=>  Location: LCCOMB_X65_Y21_N24,	 I/O Standard: None,	 Current Strength: Default
// A[85]	=>  Location: LCCOMB_X62_Y28_N24,	 I/O Standard: None,	 Current Strength: Default
// B[85]	=>  Location: LCCOMB_X61_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// A[86]	=>  Location: LCCOMB_X65_Y21_N10,	 I/O Standard: None,	 Current Strength: Default
// B[86]	=>  Location: LCCOMB_X70_Y20_N28,	 I/O Standard: None,	 Current Strength: Default
// A[87]	=>  Location: LCCOMB_X65_Y21_N12,	 I/O Standard: None,	 Current Strength: Default
// B[87]	=>  Location: LCCOMB_X69_Y20_N26,	 I/O Standard: None,	 Current Strength: Default
// A[88]	=>  Location: LCCOMB_X65_Y21_N22,	 I/O Standard: None,	 Current Strength: Default
// B[88]	=>  Location: LCCOMB_X65_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// A[89]	=>  Location: LCCOMB_X70_Y20_N10,	 I/O Standard: None,	 Current Strength: Default
// B[89]	=>  Location: LCCOMB_X69_Y20_N20,	 I/O Standard: None,	 Current Strength: Default
// A[90]	=>  Location: LCCOMB_X70_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
// B[90]	=>  Location: LCCOMB_X70_Y20_N26,	 I/O Standard: None,	 Current Strength: Default
// A[91]	=>  Location: LCCOMB_X67_Y19_N16,	 I/O Standard: None,	 Current Strength: Default
// B[91]	=>  Location: LCCOMB_X70_Y20_N20,	 I/O Standard: None,	 Current Strength: Default
// A[92]	=>  Location: LCCOMB_X69_Y21_N24,	 I/O Standard: None,	 Current Strength: Default
// B[92]	=>  Location: LCCOMB_X70_Y20_N18,	 I/O Standard: None,	 Current Strength: Default
// A[93]	=>  Location: LCCOMB_X69_Y21_N10,	 I/O Standard: None,	 Current Strength: Default
// B[93]	=>  Location: LCCOMB_X70_Y20_N16,	 I/O Standard: None,	 Current Strength: Default
// A[94]	=>  Location: LCCOMB_X69_Y20_N22,	 I/O Standard: None,	 Current Strength: Default
// B[94]	=>  Location: LCCOMB_X67_Y19_N18,	 I/O Standard: None,	 Current Strength: Default
// A[95]	=>  Location: LCCOMB_X70_Y20_N30,	 I/O Standard: None,	 Current Strength: Default
// B[95]	=>  Location: LCCOMB_X70_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
// A[96]	=>  Location: LCCOMB_X70_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
// B[96]	=>  Location: LCCOMB_X70_Y20_N24,	 I/O Standard: None,	 Current Strength: Default
// A[97]	=>  Location: LCCOMB_X69_Y20_N12,	 I/O Standard: None,	 Current Strength: Default
// B[97]	=>  Location: LCCOMB_X65_Y23_N12,	 I/O Standard: None,	 Current Strength: Default
// A[98]	=>  Location: LCCOMB_X65_Y23_N14,	 I/O Standard: None,	 Current Strength: Default
// B[98]	=>  Location: LCCOMB_X65_Y23_N16,	 I/O Standard: None,	 Current Strength: Default
// A[99]	=>  Location: LCCOMB_X74_Y23_N28,	 I/O Standard: None,	 Current Strength: Default
// B[99]	=>  Location: LCCOMB_X65_Y23_N26,	 I/O Standard: None,	 Current Strength: Default
// A[100]	=>  Location: LCCOMB_X65_Y23_N28,	 I/O Standard: None,	 Current Strength: Default
// B[100]	=>  Location: LCCOMB_X65_Y23_N10,	 I/O Standard: None,	 Current Strength: Default
// A[101]	=>  Location: LCCOMB_X65_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// B[101]	=>  Location: LCCOMB_X65_Y23_N18,	 I/O Standard: None,	 Current Strength: Default
// A[102]	=>  Location: LCCOMB_X65_Y23_N4,	 I/O Standard: None,	 Current Strength: Default
// B[102]	=>  Location: LCCOMB_X65_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// A[103]	=>  Location: LCCOMB_X65_Y23_N24,	 I/O Standard: None,	 Current Strength: Default
// B[103]	=>  Location: LCCOMB_X65_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// A[104]	=>  Location: LCCOMB_X65_Y25_N6,	 I/O Standard: None,	 Current Strength: Default
// B[104]	=>  Location: LCCOMB_X63_Y23_N14,	 I/O Standard: None,	 Current Strength: Default
// A[105]	=>  Location: LCCOMB_X64_Y23_N28,	 I/O Standard: None,	 Current Strength: Default
// B[105]	=>  Location: LCCOMB_X65_Y23_N6,	 I/O Standard: None,	 Current Strength: Default
// A[106]	=>  Location: LCCOMB_X65_Y23_N8,	 I/O Standard: None,	 Current Strength: Default
// B[106]	=>  Location: LCCOMB_X65_Y23_N30,	 I/O Standard: None,	 Current Strength: Default
// A[107]	=>  Location: LCCOMB_X65_Y26_N10,	 I/O Standard: None,	 Current Strength: Default
// B[107]	=>  Location: LCCOMB_X64_Y22_N28,	 I/O Standard: None,	 Current Strength: Default
// A[108]	=>  Location: LCCOMB_X64_Y22_N26,	 I/O Standard: None,	 Current Strength: Default
// B[108]	=>  Location: LCCOMB_X63_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// A[109]	=>  Location: LCCOMB_X63_Y23_N28,	 I/O Standard: None,	 Current Strength: Default
// B[109]	=>  Location: LCCOMB_X65_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// A[110]	=>  Location: LCCOMB_X64_Y22_N24,	 I/O Standard: None,	 Current Strength: Default
// B[110]	=>  Location: LCCOMB_X63_Y21_N6,	 I/O Standard: None,	 Current Strength: Default
// A[111]	=>  Location: LCCOMB_X64_Y22_N6,	 I/O Standard: None,	 Current Strength: Default
// B[111]	=>  Location: LCCOMB_X65_Y21_N26,	 I/O Standard: None,	 Current Strength: Default
// A[112]	=>  Location: LCCOMB_X64_Y22_N4,	 I/O Standard: None,	 Current Strength: Default
// B[112]	=>  Location: LCCOMB_X64_Y22_N22,	 I/O Standard: None,	 Current Strength: Default
// A[113]	=>  Location: LCCOMB_X65_Y23_N20,	 I/O Standard: None,	 Current Strength: Default
// B[113]	=>  Location: LCCOMB_X64_Y22_N12,	 I/O Standard: None,	 Current Strength: Default
// A[114]	=>  Location: LCCOMB_X64_Y22_N14,	 I/O Standard: None,	 Current Strength: Default
// B[114]	=>  Location: LCCOMB_X64_Y22_N16,	 I/O Standard: None,	 Current Strength: Default
// A[115]	=>  Location: LCCOMB_X64_Y29_N12,	 I/O Standard: None,	 Current Strength: Default
// B[115]	=>  Location: LCCOMB_X64_Y22_N10,	 I/O Standard: None,	 Current Strength: Default
// A[116]	=>  Location: LCCOMB_X65_Y21_N16,	 I/O Standard: None,	 Current Strength: Default
// B[116]	=>  Location: LCCOMB_X63_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// A[117]	=>  Location: LCCOMB_X66_Y30_N20,	 I/O Standard: None,	 Current Strength: Default
// B[117]	=>  Location: LCCOMB_X69_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// A[118]	=>  Location: LCCOMB_X72_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// B[118]	=>  Location: LCCOMB_X71_Y19_N12,	 I/O Standard: None,	 Current Strength: Default
// A[119]	=>  Location: LCCOMB_X70_Y20_N22,	 I/O Standard: None,	 Current Strength: Default
// B[119]	=>  Location: LCCOMB_X71_Y19_N14,	 I/O Standard: None,	 Current Strength: Default
// A[120]	=>  Location: LCCOMB_X70_Y19_N24,	 I/O Standard: None,	 Current Strength: Default
// B[120]	=>  Location: LCCOMB_X69_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// A[121]	=>  Location: LCCOMB_X67_Y31_N22,	 I/O Standard: None,	 Current Strength: Default
// B[121]	=>  Location: LCCOMB_X69_Y21_N14,	 I/O Standard: None,	 Current Strength: Default
// A[122]	=>  Location: LCCOMB_X69_Y21_N12,	 I/O Standard: None,	 Current Strength: Default
// B[122]	=>  Location: LCCOMB_X69_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
// A[123]	=>  Location: LCCOMB_X67_Y31_N8,	 I/O Standard: None,	 Current Strength: Default
// B[123]	=>  Location: LCCOMB_X69_Y21_N22,	 I/O Standard: None,	 Current Strength: Default
// A[124]	=>  Location: LCCOMB_X70_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// B[124]	=>  Location: LCCOMB_X69_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// A[125]	=>  Location: LCCOMB_X63_Y23_N18,	 I/O Standard: None,	 Current Strength: Default
// B[125]	=>  Location: LCCOMB_X70_Y20_N14,	 I/O Standard: None,	 Current Strength: Default
// A[126]	=>  Location: LCCOMB_X69_Y19_N26,	 I/O Standard: None,	 Current Strength: Default
// B[126]	=>  Location: LCCOMB_X69_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// A[127]	=>  Location: LCCOMB_X69_Y21_N26,	 I/O Standard: None,	 Current Strength: Default
// B[127]	=>  Location: LCCOMB_X69_Y21_N16,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0|auto_generated|mac_out4~0 ;
wire \Mult0|auto_generated|mac_out4~1 ;
wire \Mult0|auto_generated|mac_out4~2 ;
wire \Mult0|auto_generated|mac_out4~3 ;
wire \Mult0|auto_generated|mac_out8~0 ;
wire \Mult0|auto_generated|mac_out8~1 ;
wire \Mult0|auto_generated|mac_out8~2 ;
wire \Mult0|auto_generated|mac_out8~3 ;
wire \Mult0|auto_generated|mac_out12~0 ;
wire \Mult0|auto_generated|mac_out12~1 ;
wire \Mult0|auto_generated|mac_out12~2 ;
wire \Mult0|auto_generated|mac_out12~3 ;
wire \Mult0|auto_generated|mac_out16~0 ;
wire \Mult0|auto_generated|mac_out16~1 ;
wire \Mult0|auto_generated|mac_out16~2 ;
wire \Mult0|auto_generated|mac_out16~3 ;
wire \Mult0|auto_generated|mac_out20~0 ;
wire \Mult0|auto_generated|mac_out20~1 ;
wire \Mult0|auto_generated|mac_out20~2 ;
wire \Mult0|auto_generated|mac_out20~3 ;
wire \Mult0|auto_generated|mac_out24~0 ;
wire \Mult0|auto_generated|mac_out24~1 ;
wire \Mult0|auto_generated|mac_out24~2 ;
wire \Mult0|auto_generated|mac_out24~3 ;
wire \Mult0|auto_generated|mac_out30~0 ;
wire \Mult0|auto_generated|mac_out30~1 ;
wire \Mult0|auto_generated|mac_out30~2 ;
wire \Mult0|auto_generated|mac_out30~3 ;
wire \Mult0|auto_generated|mac_out30~4 ;
wire \Mult0|auto_generated|mac_out30~5 ;
wire \Mult0|auto_generated|mac_out30~6 ;
wire \Mult0|auto_generated|mac_out30~7 ;
wire \Mult0|auto_generated|mac_out30~8 ;
wire \Mult0|auto_generated|mac_out30~9 ;
wire \Mult0|auto_generated|mac_out30~10 ;
wire \Mult0|auto_generated|mac_out30~11 ;
wire \Mult0|auto_generated|mac_out30~12 ;
wire \Mult0|auto_generated|mac_out30~13 ;
wire \Mult0|auto_generated|mac_out30~14 ;
wire \Mult0|auto_generated|mac_out28~0 ;
wire \Mult0|auto_generated|mac_out28~1 ;
wire \Mult0|auto_generated|mac_out28~2 ;
wire \Mult0|auto_generated|mac_out28~3 ;
wire \Mult0|auto_generated|mac_out32~0 ;
wire \Mult0|auto_generated|mac_out32~1 ;
wire \Mult0|auto_generated|mac_out32~2 ;
wire \Mult0|auto_generated|mac_out32~3 ;
wire \Mult0|auto_generated|mac_out32~4 ;
wire \Mult0|auto_generated|mac_out32~5 ;
wire \Mult0|auto_generated|mac_out32~6 ;
wire \Mult0|auto_generated|mac_out32~7 ;
wire \Mult0|auto_generated|mac_out32~8 ;
wire \Mult0|auto_generated|mac_out32~9 ;
wire \Mult0|auto_generated|mac_out32~10 ;
wire \Mult0|auto_generated|mac_out32~11 ;
wire \Mult0|auto_generated|mac_out32~12 ;
wire \Mult0|auto_generated|mac_out32~13 ;
wire \Mult0|auto_generated|mac_out32~14 ;
wire \Mult0|auto_generated|mac_out32~15 ;
wire \Mult0|auto_generated|mac_out32~16 ;
wire \Mult0|auto_generated|mac_out32~17 ;
wire \Mult0|auto_generated|mac_out32~18 ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \sum[0]~output_o ;
wire \sum[1]~output_o ;
wire \sum[2]~output_o ;
wire \sum[3]~output_o ;
wire \sum[4]~output_o ;
wire \sum[5]~output_o ;
wire \sum[6]~output_o ;
wire \sum[7]~output_o ;
wire \sum[8]~output_o ;
wire \sum[9]~output_o ;
wire \sum[10]~output_o ;
wire \sum[11]~output_o ;
wire \sum[12]~output_o ;
wire \sum[13]~output_o ;
wire \sum[14]~output_o ;
wire \sum[15]~output_o ;
wire \sum[16]~output_o ;
wire \sum[17]~output_o ;
wire \sum[18]~output_o ;
wire \sum[19]~output_o ;
wire \sum[20]~output_o ;
wire \sum[21]~output_o ;
wire \sum[22]~output_o ;
wire \sum[23]~output_o ;
wire \sum[24]~output_o ;
wire \sum[25]~output_o ;
wire \sum[26]~output_o ;
wire \sum[27]~output_o ;
wire \sum[28]~output_o ;
wire \sum[29]~output_o ;
wire \sum[30]~output_o ;
wire \sum[31]~output_o ;
wire \sum[32]~output_o ;
wire \sum[33]~output_o ;
wire \sum[34]~output_o ;
wire \sum[35]~output_o ;
wire \sum[36]~output_o ;
wire \sum[37]~output_o ;
wire \sum[38]~output_o ;
wire \sum[39]~output_o ;
wire \sum[40]~output_o ;
wire \sum[41]~output_o ;
wire \sum[42]~output_o ;
wire \sum[43]~output_o ;
wire \sum[44]~output_o ;
wire \sum[45]~output_o ;
wire \sum[46]~output_o ;
wire \sum[47]~output_o ;
wire \sum[48]~output_o ;
wire \sum[49]~output_o ;
wire \sum[50]~output_o ;
wire \sum[51]~output_o ;
wire \sum[52]~output_o ;
wire \sum[53]~output_o ;
wire \sum[54]~output_o ;
wire \sum[55]~output_o ;
wire \sum[56]~output_o ;
wire \sum[57]~output_o ;
wire \sum[58]~output_o ;
wire \sum[59]~output_o ;
wire \sum[60]~output_o ;
wire \sum[61]~output_o ;
wire \sum[62]~output_o ;
wire \sum[63]~output_o ;
wire \sum[64]~output_o ;
wire \sum[65]~output_o ;
wire \sum[66]~output_o ;
wire \sum[67]~output_o ;
wire \sum[68]~output_o ;
wire \sum[69]~output_o ;
wire \sum[70]~output_o ;
wire \sum[71]~output_o ;
wire \sum[72]~output_o ;
wire \sum[73]~output_o ;
wire \sum[74]~output_o ;
wire \sum[75]~output_o ;
wire \sum[76]~output_o ;
wire \sum[77]~output_o ;
wire \sum[78]~output_o ;
wire \sum[79]~output_o ;
wire \sum[80]~output_o ;
wire \sum[81]~output_o ;
wire \sum[82]~output_o ;
wire \sum[83]~output_o ;
wire \sum[84]~output_o ;
wire \sum[85]~output_o ;
wire \sum[86]~output_o ;
wire \sum[87]~output_o ;
wire \sum[88]~output_o ;
wire \sum[89]~output_o ;
wire \sum[90]~output_o ;
wire \sum[91]~output_o ;
wire \sum[92]~output_o ;
wire \sum[93]~output_o ;
wire \sum[94]~output_o ;
wire \sum[95]~output_o ;
wire \sum[96]~output_o ;
wire \sum[97]~output_o ;
wire \sum[98]~output_o ;
wire \sum[99]~output_o ;
wire \sum[100]~output_o ;
wire \sum[101]~output_o ;
wire \sum[102]~output_o ;
wire \sum[103]~output_o ;
wire \sum[104]~output_o ;
wire \sum[105]~output_o ;
wire \sum[106]~output_o ;
wire \sum[107]~output_o ;
wire \sum[108]~output_o ;
wire \sum[109]~output_o ;
wire \sum[110]~output_o ;
wire \sum[111]~output_o ;
wire \sum[112]~output_o ;
wire \sum[113]~output_o ;
wire \sum[114]~output_o ;
wire \sum[115]~output_o ;
wire \sum[116]~output_o ;
wire \sum[117]~output_o ;
wire \sum[118]~output_o ;
wire \sum[119]~output_o ;
wire \sum[120]~output_o ;
wire \sum[121]~output_o ;
wire \sum[122]~output_o ;
wire \sum[123]~output_o ;
wire \sum[124]~output_o ;
wire \sum[125]~output_o ;
wire \sum[126]~output_o ;
wire \sum[127]~output_o ;
wire \sum[128]~output_o ;
wire \sum[129]~output_o ;
wire \sum[130]~output_o ;
wire \sum[131]~output_o ;
wire \sum[132]~output_o ;
wire \sum[133]~output_o ;
wire \sum[134]~output_o ;
wire \sum[135]~output_o ;
wire \sum[136]~output_o ;
wire \sum[137]~output_o ;
wire \sum[138]~output_o ;
wire \sum[139]~output_o ;
wire \sum[140]~output_o ;
wire \sum[141]~output_o ;
wire \sum[142]~output_o ;
wire \sum[143]~output_o ;
wire \sum[144]~output_o ;
wire \sum[145]~output_o ;
wire \sum[146]~output_o ;
wire \sum[147]~output_o ;
wire \sum[148]~output_o ;
wire \sum[149]~output_o ;
wire \sum[150]~output_o ;
wire \sum[151]~output_o ;
wire \sum[152]~output_o ;
wire \sum[153]~output_o ;
wire \sum[154]~output_o ;
wire \sum[155]~output_o ;
wire \sum[156]~output_o ;
wire \sum[157]~output_o ;
wire \sum[158]~output_o ;
wire \sum[159]~output_o ;
wire \sum[160]~output_o ;
wire \sum[161]~output_o ;
wire \sum[162]~output_o ;
wire \sum[163]~output_o ;
wire \sum[164]~output_o ;
wire \sum[165]~output_o ;
wire \sum[166]~output_o ;
wire \sum[167]~output_o ;
wire \sum[168]~output_o ;
wire \sum[169]~output_o ;
wire \sum[170]~output_o ;
wire \sum[171]~output_o ;
wire \sum[172]~output_o ;
wire \sum[173]~output_o ;
wire \sum[174]~output_o ;
wire \sum[175]~output_o ;
wire \sum[176]~output_o ;
wire \sum[177]~output_o ;
wire \sum[178]~output_o ;
wire \sum[179]~output_o ;
wire \sum[180]~output_o ;
wire \sum[181]~output_o ;
wire \sum[182]~output_o ;
wire \sum[183]~output_o ;
wire \sum[184]~output_o ;
wire \sum[185]~output_o ;
wire \sum[186]~output_o ;
wire \sum[187]~output_o ;
wire \sum[188]~output_o ;
wire \sum[189]~output_o ;
wire \sum[190]~output_o ;
wire \sum[191]~output_o ;
wire \sum[192]~output_o ;
wire \sum[193]~output_o ;
wire \sum[194]~output_o ;
wire \sum[195]~output_o ;
wire \sum[196]~output_o ;
wire \sum[197]~output_o ;
wire \sum[198]~output_o ;
wire \sum[199]~output_o ;
wire \sum[200]~output_o ;
wire \sum[201]~output_o ;
wire \sum[202]~output_o ;
wire \sum[203]~output_o ;
wire \sum[204]~output_o ;
wire \sum[205]~output_o ;
wire \sum[206]~output_o ;
wire \sum[207]~output_o ;
wire \sum[208]~output_o ;
wire \sum[209]~output_o ;
wire \sum[210]~output_o ;
wire \sum[211]~output_o ;
wire \sum[212]~output_o ;
wire \sum[213]~output_o ;
wire \sum[214]~output_o ;
wire \sum[215]~output_o ;
wire \sum[216]~output_o ;
wire \sum[217]~output_o ;
wire \sum[218]~output_o ;
wire \sum[219]~output_o ;
wire \sum[220]~output_o ;
wire \sum[221]~output_o ;
wire \sum[222]~output_o ;
wire \sum[223]~output_o ;
wire \sum[224]~output_o ;
wire \sum[225]~output_o ;
wire \sum[226]~output_o ;
wire \sum[227]~output_o ;
wire \sum[228]~output_o ;
wire \sum[229]~output_o ;
wire \sum[230]~output_o ;
wire \sum[231]~output_o ;
wire \sum[232]~output_o ;
wire \sum[233]~output_o ;
wire \sum[234]~output_o ;
wire \sum[235]~output_o ;
wire \sum[236]~output_o ;
wire \sum[237]~output_o ;
wire \sum[238]~output_o ;
wire \sum[239]~output_o ;
wire \sum[240]~output_o ;
wire \sum[241]~output_o ;
wire \sum[242]~output_o ;
wire \sum[243]~output_o ;
wire \sum[244]~output_o ;
wire \sum[245]~output_o ;
wire \sum[246]~output_o ;
wire \sum[247]~output_o ;
wire \sum[248]~output_o ;
wire \sum[249]~output_o ;
wire \sum[250]~output_o ;
wire \sum[251]~output_o ;
wire \sum[252]~output_o ;
wire \sum[253]~output_o ;
wire \sum[254]~output_o ;
wire \sum[255]~output_o ;
wire \sum[256]~output_o ;
wire \sum[257]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \A[0]~input0 ;
wire \B[0]~input0 ;
wire \reg_B[0]~feeder_combout ;
wire \Add0~0_combout ;
wire \A[1]~input0 ;
wire \reg_A[1]~feeder_combout ;
wire \B[1]~input0 ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \B[2]~input0 ;
wire \reg_B[2]~feeder_combout ;
wire \A[2]~input0 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \B[3]~input0 ;
wire \A[3]~input0 ;
wire \reg_A[3]~feeder_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \A[4]~input0 ;
wire \B[4]~input0 ;
wire \reg_B[4]~feeder_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \A[5]~input0 ;
wire \reg_A[5]~feeder_combout ;
wire \B[5]~input0 ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \A[6]~input0 ;
wire \B[6]~input0 ;
wire \reg_B[6]~feeder_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \B[7]~input0 ;
wire \A[7]~input0 ;
wire \reg_A[7]~feeder_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \B[8]~input0 ;
wire \reg_B[8]~feeder_combout ;
wire \A[8]~input0 ;
wire \reg_A[8]~feeder_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \A[9]~input0 ;
wire \reg_A[9]~feeder_combout ;
wire \B[9]~input0 ;
wire \reg_B[9]~feeder_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \B[10]~input0 ;
wire \reg_B[10]~feeder_combout ;
wire \A[10]~input0 ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \B[11]~input0 ;
wire \A[11]~input0 ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \B[12]~input0 ;
wire \A[12]~input0 ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \A[13]~input0 ;
wire \B[13]~input0 ;
wire \reg_B[13]~feeder_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \A[14]~input0 ;
wire \B[14]~input0 ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \B[15]~input0 ;
wire \A[15]~input0 ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \B[16]~input0 ;
wire \A[16]~input0 ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \A[17]~input0 ;
wire \B[17]~input0 ;
wire \reg_B[17]~feeder_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \C[0]~input0 ;
wire \C[1]~input0 ;
wire \C[2]~input0 ;
wire \C[3]~input0 ;
wire \C[4]~input0 ;
wire \C[5]~input0 ;
wire \C[6]~input0 ;
wire \C[7]~input0 ;
wire \C[8]~input0 ;
wire \C[9]~input0 ;
wire \C[10]~input0 ;
wire \C[11]~input0 ;
wire \C[12]~input0 ;
wire \C[13]~input0 ;
wire \C[14]~input0 ;
wire \C[15]~input0 ;
wire \C[16]~input0 ;
wire \C[17]~input0 ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \reg_sum[0]~feeder_combout ;
wire \reg_sum[1]~feeder_combout ;
wire \reg_sum[2]~feeder_combout ;
wire \reg_sum[3]~feeder_combout ;
wire \reg_sum[6]~feeder_combout ;
wire \reg_sum[7]~feeder_combout ;
wire \reg_sum[8]~feeder_combout ;
wire \reg_sum[9]~feeder_combout ;
wire \reg_sum[12]~feeder_combout ;
wire \reg_sum[13]~feeder_combout ;
wire \reg_sum[15]~feeder_combout ;
wire \reg_sum[17]~feeder_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \A[18]~input0 ;
wire \reg_A[18]~feeder_combout ;
wire \B[18]~input0 ;
wire \reg_B[18]~feeder_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \A[19]~input0 ;
wire \B[19]~input0 ;
wire \reg_B[19]~feeder_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \B[20]~input0 ;
wire \reg_B[20]~feeder_combout ;
wire \A[20]~input0 ;
wire \reg_A[20]~feeder_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \A[21]~input0 ;
wire \B[21]~input0 ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \B[22]~input0 ;
wire \A[22]~input0 ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \B[23]~input0 ;
wire \A[23]~input0 ;
wire \reg_A[23]~feeder_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \A[24]~input0 ;
wire \B[24]~input0 ;
wire \reg_B[24]~feeder_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \B[25]~input0 ;
wire \reg_B[25]~feeder_combout ;
wire \A[25]~input0 ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \B[26]~input0 ;
wire \reg_B[26]~feeder_combout ;
wire \A[26]~input0 ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \B[27]~input0 ;
wire \reg_B[27]~feeder_combout ;
wire \A[27]~input0 ;
wire \reg_A[27]~feeder_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \B[28]~input0 ;
wire \reg_B[28]~feeder_combout ;
wire \A[28]~input0 ;
wire \reg_A[28]~feeder_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \A[29]~input0 ;
wire \reg_A[29]~feeder_combout ;
wire \B[29]~input0 ;
wire \reg_B[29]~feeder_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \B[30]~input0 ;
wire \A[30]~input0 ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \B[31]~input0 ;
wire \A[31]~input0 ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \B[32]~input0 ;
wire \reg_B[32]~feeder_combout ;
wire \A[32]~input0 ;
wire \Add0~63 ;
wire \Add0~64_combout ;
wire \B[33]~input0 ;
wire \reg_B[33]~feeder_combout ;
wire \A[33]~input0 ;
wire \Add0~65 ;
wire \Add0~66_combout ;
wire \A[34]~input0 ;
wire \B[34]~input0 ;
wire \reg_B[34]~feeder_combout ;
wire \Add0~67 ;
wire \Add0~68_combout ;
wire \A[35]~input0 ;
wire \B[35]~input0 ;
wire \reg_B[35]~feeder_combout ;
wire \Add0~69 ;
wire \Add0~70_combout ;
wire \Mult0|auto_generated|mac_mult5~dataout ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult5~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out6~dataout ;
wire \C[18]~input0 ;
wire \C[19]~input0 ;
wire \C[20]~input0 ;
wire \C[21]~input0 ;
wire \C[22]~input0 ;
wire \C[23]~input0 ;
wire \C[24]~input0 ;
wire \C[25]~input0 ;
wire \C[26]~input0 ;
wire \C[27]~input0 ;
wire \C[28]~input0 ;
wire \C[29]~input0 ;
wire \C[30]~input0 ;
wire \C[31]~input0 ;
wire \Mult0|auto_generated|mac_mult3~dataout ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult3~0 ;
wire \Mult0|auto_generated|mac_mult3~1 ;
wire \Mult0|auto_generated|mac_mult3~2 ;
wire \Mult0|auto_generated|mac_mult3~3 ;
wire \Mult0|auto_generated|mac_out4~dataout ;
wire \Mult0|auto_generated|add33_result[0]~0_combout ;
wire \reg_sum[18]~143_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \Mult0|auto_generated|add33_result[0]~1 ;
wire \Mult0|auto_generated|add33_result[1]~2_combout ;
wire \reg_sum[18]~144 ;
wire \reg_sum[19]~145_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \Mult0|auto_generated|add33_result[1]~3 ;
wire \Mult0|auto_generated|add33_result[2]~4_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \reg_sum[19]~146 ;
wire \reg_sum[20]~147_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \Mult0|auto_generated|add33_result[2]~5 ;
wire \Mult0|auto_generated|add33_result[3]~6_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \reg_sum[20]~148 ;
wire \reg_sum[21]~149_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult0|auto_generated|add33_result[3]~7 ;
wire \Mult0|auto_generated|add33_result[4]~8_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \reg_sum[21]~150 ;
wire \reg_sum[22]~151_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult0|auto_generated|add33_result[4]~9 ;
wire \Mult0|auto_generated|add33_result[5]~10_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \reg_sum[22]~152 ;
wire \reg_sum[23]~153_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \Mult0|auto_generated|add33_result[5]~11 ;
wire \Mult0|auto_generated|add33_result[6]~12_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \reg_sum[23]~154 ;
wire \reg_sum[24]~155_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult0|auto_generated|add33_result[6]~13 ;
wire \Mult0|auto_generated|add33_result[7]~14_combout ;
wire \reg_sum[24]~156 ;
wire \reg_sum[25]~157_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult0|auto_generated|add33_result[7]~15 ;
wire \Mult0|auto_generated|add33_result[8]~16_combout ;
wire \reg_sum[25]~158 ;
wire \reg_sum[26]~159_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult0|auto_generated|add33_result[8]~17 ;
wire \Mult0|auto_generated|add33_result[9]~18_combout ;
wire \reg_sum[26]~160 ;
wire \reg_sum[27]~161_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \Mult0|auto_generated|add33_result[9]~19 ;
wire \Mult0|auto_generated|add33_result[10]~20_combout ;
wire \reg_sum[27]~162 ;
wire \reg_sum[28]~163_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \Mult0|auto_generated|add33_result[10]~21 ;
wire \Mult0|auto_generated|add33_result[11]~22_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \reg_sum[28]~164 ;
wire \reg_sum[29]~165_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \Mult0|auto_generated|add33_result[11]~23 ;
wire \Mult0|auto_generated|add33_result[12]~24_combout ;
wire \reg_sum[29]~166 ;
wire \reg_sum[30]~167_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \Mult0|auto_generated|add33_result[12]~25 ;
wire \Mult0|auto_generated|add33_result[13]~26_combout ;
wire \reg_sum[30]~168 ;
wire \reg_sum[31]~169_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[13]~27 ;
wire \Mult0|auto_generated|add33_result[14]~28_combout ;
wire \reg_sum[31]~170 ;
wire \reg_sum[32]~171_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \Mult0|auto_generated|add33_result[14]~29 ;
wire \Mult0|auto_generated|add33_result[15]~30_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \reg_sum[32]~172 ;
wire \reg_sum[33]~173_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \Mult0|auto_generated|add33_result[15]~31 ;
wire \Mult0|auto_generated|add33_result[16]~32_combout ;
wire \reg_sum[33]~174 ;
wire \reg_sum[34]~175_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \Mult0|auto_generated|add33_result[16]~33 ;
wire \Mult0|auto_generated|add33_result[17]~34_combout ;
wire \reg_sum[34]~176 ;
wire \reg_sum[35]~177_combout ;
wire \Mult0|auto_generated|mac_mult7~dataout ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult7~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult7~0 ;
wire \Mult0|auto_generated|mac_mult7~1 ;
wire \Mult0|auto_generated|mac_mult7~2 ;
wire \Mult0|auto_generated|mac_mult7~3 ;
wire \Mult0|auto_generated|mac_out8~dataout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \Mult0|auto_generated|add33_result[17]~35 ;
wire \Mult0|auto_generated|add33_result[18]~36_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \A[36]~input0 ;
wire \B[36]~input0 ;
wire \reg_B[36]~feeder_combout ;
wire \Add0~71 ;
wire \Add0~72_combout ;
wire \A[37]~input0 ;
wire \B[37]~input0 ;
wire \Add0~73 ;
wire \Add0~74_combout ;
wire \B[38]~input0 ;
wire \A[38]~input0 ;
wire \reg_A[38]~feeder_combout ;
wire \Add0~75 ;
wire \Add0~76_combout ;
wire \A[39]~input0 ;
wire \B[39]~input0 ;
wire \Add0~77 ;
wire \Add0~78_combout ;
wire \B[40]~input0 ;
wire \A[40]~input0 ;
wire \reg_A[40]~feeder_combout ;
wire \Add0~79 ;
wire \Add0~80_combout ;
wire \A[41]~input0 ;
wire \reg_A[41]~feeder_combout ;
wire \B[41]~input0 ;
wire \reg_B[41]~feeder_combout ;
wire \Add0~81 ;
wire \Add0~82_combout ;
wire \B[42]~input0 ;
wire \reg_B[42]~feeder_combout ;
wire \A[42]~input0 ;
wire \reg_A[42]~feeder_combout ;
wire \Add0~83 ;
wire \Add0~84_combout ;
wire \A[43]~input0 ;
wire \reg_A[43]~feeder_combout ;
wire \B[43]~input0 ;
wire \reg_B[43]~feeder_combout ;
wire \Add0~85 ;
wire \Add0~86_combout ;
wire \A[44]~input0 ;
wire \B[44]~input0 ;
wire \reg_B[44]~feeder_combout ;
wire \Add0~87 ;
wire \Add0~88_combout ;
wire \B[45]~input0 ;
wire \reg_B[45]~feeder_combout ;
wire \A[45]~input0 ;
wire \Add0~89 ;
wire \Add0~90_combout ;
wire \A[46]~input0 ;
wire \reg_A[46]~feeder_combout ;
wire \B[46]~input0 ;
wire \reg_B[46]~feeder_combout ;
wire \Add0~91 ;
wire \Add0~92_combout ;
wire \B[47]~input0 ;
wire \reg_B[47]~feeder_combout ;
wire \A[47]~input0 ;
wire \Add0~93 ;
wire \Add0~94_combout ;
wire \A[48]~input0 ;
wire \reg_A[48]~feeder_combout ;
wire \B[48]~input0 ;
wire \Add0~95 ;
wire \Add0~96_combout ;
wire \B[49]~input0 ;
wire \reg_B[49]~feeder_combout ;
wire \A[49]~input0 ;
wire \Add0~97 ;
wire \Add0~98_combout ;
wire \A[50]~input0 ;
wire \B[50]~input0 ;
wire \reg_B[50]~feeder_combout ;
wire \Add0~99 ;
wire \Add0~100_combout ;
wire \B[51]~input0 ;
wire \A[51]~input0 ;
wire \Add0~101 ;
wire \Add0~102_combout ;
wire \B[52]~input0 ;
wire \reg_B[52]~feeder_combout ;
wire \A[52]~input0 ;
wire \Add0~103 ;
wire \Add0~104_combout ;
wire \B[53]~input0 ;
wire \A[53]~input0 ;
wire \Add0~105 ;
wire \Add0~106_combout ;
wire \Mult0|auto_generated|mac_mult9~dataout ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult9~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out10~dataout ;
wire \Mult0|auto_generated|add41_result[0]~0_combout ;
wire \reg_sum[35]~178 ;
wire \reg_sum[36]~179_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \Mult0|auto_generated|add33_result[18]~37 ;
wire \Mult0|auto_generated|add33_result[19]~38_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \Mult0|auto_generated|add41_result[0]~1 ;
wire \Mult0|auto_generated|add41_result[1]~2_combout ;
wire \reg_sum[36]~180 ;
wire \reg_sum[37]~181_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT2 ;
wire \Mult0|auto_generated|add41_result[1]~3 ;
wire \Mult0|auto_generated|add41_result[2]~4_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \Mult0|auto_generated|add33_result[19]~39 ;
wire \Mult0|auto_generated|add33_result[20]~40_combout ;
wire \reg_sum[37]~182 ;
wire \reg_sum[38]~183_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \Mult0|auto_generated|add33_result[20]~41 ;
wire \Mult0|auto_generated|add33_result[21]~42_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \Mult0|auto_generated|add41_result[2]~5 ;
wire \Mult0|auto_generated|add41_result[3]~6_combout ;
wire \reg_sum[38]~184 ;
wire \reg_sum[39]~185_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \Mult0|auto_generated|add33_result[21]~43 ;
wire \Mult0|auto_generated|add33_result[22]~44_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \Mult0|auto_generated|add41_result[3]~7 ;
wire \Mult0|auto_generated|add41_result[4]~8_combout ;
wire \reg_sum[39]~186 ;
wire \reg_sum[40]~187_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \Mult0|auto_generated|add33_result[22]~45 ;
wire \Mult0|auto_generated|add33_result[23]~46_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT5 ;
wire \Mult0|auto_generated|add41_result[4]~9 ;
wire \Mult0|auto_generated|add41_result[5]~10_combout ;
wire \reg_sum[40]~188 ;
wire \reg_sum[41]~189_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \Mult0|auto_generated|add33_result[23]~47 ;
wire \Mult0|auto_generated|add33_result[24]~48_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \Mult0|auto_generated|add41_result[5]~11 ;
wire \Mult0|auto_generated|add41_result[6]~12_combout ;
wire \reg_sum[41]~190 ;
wire \reg_sum[42]~191_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT7 ;
wire \Mult0|auto_generated|add41_result[6]~13 ;
wire \Mult0|auto_generated|add41_result[7]~14_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \Mult0|auto_generated|add33_result[24]~49 ;
wire \Mult0|auto_generated|add33_result[25]~50_combout ;
wire \reg_sum[42]~192 ;
wire \reg_sum[43]~193_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT8 ;
wire \Mult0|auto_generated|add41_result[7]~15 ;
wire \Mult0|auto_generated|add41_result[8]~16_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \Mult0|auto_generated|add33_result[25]~51 ;
wire \Mult0|auto_generated|add33_result[26]~52_combout ;
wire \reg_sum[43]~194 ;
wire \reg_sum[44]~195_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \Mult0|auto_generated|add33_result[26]~53 ;
wire \Mult0|auto_generated|add33_result[27]~54_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT9 ;
wire \Mult0|auto_generated|add41_result[8]~17 ;
wire \Mult0|auto_generated|add41_result[9]~18_combout ;
wire \reg_sum[44]~196 ;
wire \reg_sum[45]~197_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \Mult0|auto_generated|add41_result[9]~19 ;
wire \Mult0|auto_generated|add41_result[10]~20_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \Mult0|auto_generated|add33_result[27]~55 ;
wire \Mult0|auto_generated|add33_result[28]~56_combout ;
wire \reg_sum[45]~198 ;
wire \reg_sum[46]~199_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \Mult0|auto_generated|add41_result[10]~21 ;
wire \Mult0|auto_generated|add41_result[11]~22_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \Mult0|auto_generated|add33_result[28]~57 ;
wire \Mult0|auto_generated|add33_result[29]~58_combout ;
wire \reg_sum[46]~200 ;
wire \reg_sum[47]~201_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \Mult0|auto_generated|add33_result[29]~59 ;
wire \Mult0|auto_generated|add33_result[30]~60_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT12 ;
wire \Mult0|auto_generated|add41_result[11]~23 ;
wire \Mult0|auto_generated|add41_result[12]~24_combout ;
wire \reg_sum[47]~202 ;
wire \reg_sum[48]~203_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \Mult0|auto_generated|add33_result[30]~61 ;
wire \Mult0|auto_generated|add33_result[31]~62_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT13 ;
wire \Mult0|auto_generated|add41_result[12]~25 ;
wire \Mult0|auto_generated|add41_result[13]~26_combout ;
wire \reg_sum[48]~204 ;
wire \reg_sum[49]~205_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT32 ;
wire \Mult0|auto_generated|add41_result[13]~27 ;
wire \Mult0|auto_generated|add41_result[14]~28_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[31]~63 ;
wire \Mult0|auto_generated|add33_result[32]~64_combout ;
wire \reg_sum[49]~206 ;
wire \reg_sum[50]~207_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \Mult0|auto_generated|add33_result[32]~65 ;
wire \Mult0|auto_generated|add33_result[33]~66_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT33 ;
wire \Mult0|auto_generated|add41_result[14]~29 ;
wire \Mult0|auto_generated|add41_result[15]~30_combout ;
wire \reg_sum[50]~208 ;
wire \reg_sum[51]~209_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \Mult0|auto_generated|add33_result[33]~67 ;
wire \Mult0|auto_generated|add33_result[34]~68_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT34 ;
wire \Mult0|auto_generated|add41_result[15]~31 ;
wire \Mult0|auto_generated|add41_result[16]~32_combout ;
wire \reg_sum[51]~210 ;
wire \reg_sum[52]~211_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \Mult0|auto_generated|add33_result[34]~69 ;
wire \Mult0|auto_generated|add33_result[35]~70_combout ;
wire \Mult0|auto_generated|mac_out6~DATAOUT35 ;
wire \Mult0|auto_generated|add41_result[16]~33 ;
wire \Mult0|auto_generated|add41_result[17]~34_combout ;
wire \reg_sum[52]~212 ;
wire \reg_sum[53]~213_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult11~dataout ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult11~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult11~0 ;
wire \Mult0|auto_generated|mac_mult11~1 ;
wire \Mult0|auto_generated|mac_mult11~2 ;
wire \Mult0|auto_generated|mac_mult11~3 ;
wire \Mult0|auto_generated|mac_out12~dataout ;
wire \Mult0|auto_generated|add33_result[35]~71 ;
wire \Mult0|auto_generated|add33_result[36]~72_combout ;
wire \B[54]~input0 ;
wire \A[54]~input0 ;
wire \Add0~107 ;
wire \Add0~108_combout ;
wire \B[55]~input0 ;
wire \A[55]~input0 ;
wire \reg_A[55]~feeder_combout ;
wire \Add0~109 ;
wire \Add0~110_combout ;
wire \B[56]~input0 ;
wire \reg_B[56]~feeder_combout ;
wire \A[56]~input0 ;
wire \reg_A[56]~feeder_combout ;
wire \Add0~111 ;
wire \Add0~112_combout ;
wire \A[57]~input0 ;
wire \B[57]~input0 ;
wire \Add0~113 ;
wire \Add0~114_combout ;
wire \A[58]~input0 ;
wire \reg_A[58]~feeder_combout ;
wire \B[58]~input0 ;
wire \reg_B[58]~feeder_combout ;
wire \Add0~115 ;
wire \Add0~116_combout ;
wire \B[59]~input0 ;
wire \A[59]~input0 ;
wire \reg_A[59]~feeder_combout ;
wire \Add0~117 ;
wire \Add0~118_combout ;
wire \B[60]~input0 ;
wire \reg_B[60]~feeder_combout ;
wire \A[60]~input0 ;
wire \reg_A[60]~feeder_combout ;
wire \Add0~119 ;
wire \Add0~120_combout ;
wire \A[61]~input0 ;
wire \B[61]~input0 ;
wire \reg_B[61]~feeder_combout ;
wire \Add0~121 ;
wire \Add0~122_combout ;
wire \B[62]~input0 ;
wire \reg_B[62]~feeder_combout ;
wire \A[62]~input0 ;
wire \reg_A[62]~feeder_combout ;
wire \Add0~123 ;
wire \Add0~124_combout ;
wire \A[63]~input0 ;
wire \B[63]~input0 ;
wire \Add0~125 ;
wire \Add0~126_combout ;
wire \A[64]~input0 ;
wire \reg_A[64]~feeder_combout ;
wire \B[64]~input0 ;
wire \Add0~127 ;
wire \Add0~128_combout ;
wire \A[65]~input0 ;
wire \reg_A[65]~feeder_combout ;
wire \B[65]~input0 ;
wire \Add0~129 ;
wire \Add0~130_combout ;
wire \B[66]~input0 ;
wire \A[66]~input0 ;
wire \reg_A[66]~feeder_combout ;
wire \Add0~131 ;
wire \Add0~132_combout ;
wire \B[67]~input0 ;
wire \A[67]~input0 ;
wire \Add0~133 ;
wire \Add0~134_combout ;
wire \B[68]~input0 ;
wire \reg_B[68]~feeder_combout ;
wire \A[68]~input0 ;
wire \reg_A[68]~feeder_combout ;
wire \Add0~135 ;
wire \Add0~136_combout ;
wire \B[69]~input0 ;
wire \reg_B[69]~feeder_combout ;
wire \A[69]~input0 ;
wire \Add0~137 ;
wire \Add0~138_combout ;
wire \A[70]~input0 ;
wire \reg_A[70]~feeder_combout ;
wire \B[70]~input0 ;
wire \Add0~139 ;
wire \Add0~140_combout ;
wire \A[71]~input0 ;
wire \reg_A[71]~feeder_combout ;
wire \B[71]~input0 ;
wire \Add0~141 ;
wire \Add0~142_combout ;
wire \Mult0|auto_generated|mac_mult13~dataout ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult13~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out14~dataout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \Mult0|auto_generated|add41_result[17]~35 ;
wire \Mult0|auto_generated|add41_result[18]~36_combout ;
wire \reg_sum[53]~214 ;
wire \reg_sum[54]~215_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT1 ;
wire \Mult0|auto_generated|add41_result[18]~37 ;
wire \Mult0|auto_generated|add41_result[19]~38_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT19 ;
wire \Mult0|auto_generated|add33_result[36]~73 ;
wire \Mult0|auto_generated|add33_result[37]~74_combout ;
wire \reg_sum[54]~216 ;
wire \reg_sum[55]~217_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT2 ;
wire \Mult0|auto_generated|add33_result[37]~75 ;
wire \Mult0|auto_generated|add33_result[38]~76_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \Mult0|auto_generated|add41_result[19]~39 ;
wire \Mult0|auto_generated|add41_result[20]~40_combout ;
wire \reg_sum[55]~218 ;
wire \reg_sum[56]~219_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT21 ;
wire \Mult0|auto_generated|add33_result[38]~77 ;
wire \Mult0|auto_generated|add33_result[39]~78_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \Mult0|auto_generated|add41_result[20]~41 ;
wire \Mult0|auto_generated|add41_result[21]~42_combout ;
wire \reg_sum[56]~220 ;
wire \reg_sum[57]~221_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT22 ;
wire \Mult0|auto_generated|add33_result[39]~79 ;
wire \Mult0|auto_generated|add33_result[40]~80_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT4 ;
wire \Mult0|auto_generated|add41_result[21]~43 ;
wire \Mult0|auto_generated|add41_result[22]~44_combout ;
wire \reg_sum[57]~222 ;
wire \reg_sum[58]~223_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT5 ;
wire \Mult0|auto_generated|add33_result[40]~81 ;
wire \Mult0|auto_generated|add33_result[41]~82_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \Mult0|auto_generated|add41_result[22]~45 ;
wire \Mult0|auto_generated|add41_result[23]~46_combout ;
wire \reg_sum[58]~224 ;
wire \reg_sum[59]~225_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT6 ;
wire \Mult0|auto_generated|add41_result[23]~47 ;
wire \Mult0|auto_generated|add41_result[24]~48_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT6 ;
wire \Mult0|auto_generated|add33_result[41]~83 ;
wire \Mult0|auto_generated|add33_result[42]~84_combout ;
wire \reg_sum[59]~226 ;
wire \reg_sum[60]~227_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT25 ;
wire \Mult0|auto_generated|add33_result[42]~85 ;
wire \Mult0|auto_generated|add33_result[43]~86_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \Mult0|auto_generated|add41_result[24]~49 ;
wire \Mult0|auto_generated|add41_result[25]~50_combout ;
wire \reg_sum[60]~228 ;
wire \reg_sum[61]~229_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT8 ;
wire \Mult0|auto_generated|add41_result[25]~51 ;
wire \Mult0|auto_generated|add41_result[26]~52_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT26 ;
wire \Mult0|auto_generated|add33_result[43]~87 ;
wire \Mult0|auto_generated|add33_result[44]~88_combout ;
wire \reg_sum[61]~230 ;
wire \reg_sum[62]~231_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT9 ;
wire \Mult0|auto_generated|add41_result[26]~53 ;
wire \Mult0|auto_generated|add41_result[27]~54_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT27 ;
wire \Mult0|auto_generated|add33_result[44]~89 ;
wire \Mult0|auto_generated|add33_result[45]~90_combout ;
wire \reg_sum[62]~232 ;
wire \reg_sum[63]~233_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT10 ;
wire \Mult0|auto_generated|add41_result[27]~55 ;
wire \Mult0|auto_generated|add41_result[28]~56_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT10 ;
wire \Mult0|auto_generated|add33_result[45]~91 ;
wire \Mult0|auto_generated|add33_result[46]~92_combout ;
wire \reg_sum[63]~234 ;
wire \reg_sum[64]~235_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT29 ;
wire \Mult0|auto_generated|add41_result[28]~57 ;
wire \Mult0|auto_generated|add41_result[29]~58_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT11 ;
wire \Mult0|auto_generated|add33_result[46]~93 ;
wire \Mult0|auto_generated|add33_result[47]~94_combout ;
wire \reg_sum[64]~236 ;
wire \reg_sum[65]~237_combout ;
wire \Mult0|auto_generated|mac_out8~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT12 ;
wire \Mult0|auto_generated|add41_result[29]~59 ;
wire \Mult0|auto_generated|add41_result[30]~60_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT12 ;
wire \Mult0|auto_generated|add33_result[47]~95 ;
wire \Mult0|auto_generated|add33_result[48]~96_combout ;
wire \reg_sum[65]~238 ;
wire \reg_sum[66]~239_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out8~DATAOUT31 ;
wire \Mult0|auto_generated|add41_result[30]~61 ;
wire \Mult0|auto_generated|add41_result[31]~62_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out10~DATAOUT31 ;
wire \Mult0|auto_generated|add33_result[48]~97 ;
wire \Mult0|auto_generated|add33_result[49]~98_combout ;
wire \reg_sum[66]~240 ;
wire \reg_sum[67]~241_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT32 ;
wire \Mult0|auto_generated|add41_result[31]~63 ;
wire \Mult0|auto_generated|add41_result[32]~64_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[49]~99 ;
wire \Mult0|auto_generated|add33_result[50]~100_combout ;
wire \reg_sum[67]~242 ;
wire \reg_sum[68]~243_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT33 ;
wire \Mult0|auto_generated|add41_result[32]~65 ;
wire \Mult0|auto_generated|add41_result[33]~66_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT15 ;
wire \Mult0|auto_generated|add33_result[50]~101 ;
wire \Mult0|auto_generated|add33_result[51]~102_combout ;
wire \reg_sum[68]~244 ;
wire \reg_sum[69]~245_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT34 ;
wire \Mult0|auto_generated|add41_result[33]~67 ;
wire \Mult0|auto_generated|add41_result[34]~68_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT16 ;
wire \Mult0|auto_generated|add33_result[51]~103 ;
wire \Mult0|auto_generated|add33_result[52]~104_combout ;
wire \reg_sum[69]~246 ;
wire \reg_sum[70]~247_combout ;
wire \Mult0|auto_generated|mac_out10~DATAOUT35 ;
wire \Mult0|auto_generated|add41_result[34]~69 ;
wire \Mult0|auto_generated|add41_result[35]~70_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT17 ;
wire \Mult0|auto_generated|add33_result[52]~105 ;
wire \Mult0|auto_generated|add33_result[53]~106_combout ;
wire \reg_sum[70]~248 ;
wire \reg_sum[71]~249_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult15~dataout ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult15~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult15~0 ;
wire \Mult0|auto_generated|mac_mult15~1 ;
wire \Mult0|auto_generated|mac_mult15~2 ;
wire \Mult0|auto_generated|mac_mult15~3 ;
wire \Mult0|auto_generated|mac_out16~dataout ;
wire \Mult0|auto_generated|add33_result[53]~107 ;
wire \Mult0|auto_generated|add33_result[54]~108_combout ;
wire \A[72]~input0 ;
wire \B[72]~input0 ;
wire \reg_B[72]~feeder_combout ;
wire \Add0~143 ;
wire \Add0~144_combout ;
wire \B[73]~input0 ;
wire \reg_B[73]~feeder_combout ;
wire \A[73]~input0 ;
wire \reg_A[73]~feeder_combout ;
wire \Add0~145 ;
wire \Add0~146_combout ;
wire \A[74]~input0 ;
wire \reg_A[74]~feeder_combout ;
wire \B[74]~input0 ;
wire \reg_B[74]~feeder_combout ;
wire \Add0~147 ;
wire \Add0~148_combout ;
wire \A[75]~input0 ;
wire \B[75]~input0 ;
wire \Add0~149 ;
wire \Add0~150_combout ;
wire \B[76]~input0 ;
wire \reg_B[76]~feeder_combout ;
wire \A[76]~input0 ;
wire \Add0~151 ;
wire \Add0~152_combout ;
wire \A[77]~input0 ;
wire \B[77]~input0 ;
wire \Add0~153 ;
wire \Add0~154_combout ;
wire \B[78]~input0 ;
wire \A[78]~input0 ;
wire \reg_A[78]~feeder_combout ;
wire \Add0~155 ;
wire \Add0~156_combout ;
wire \B[79]~input0 ;
wire \reg_B[79]~feeder_combout ;
wire \A[79]~input0 ;
wire \reg_A[79]~feeder_combout ;
wire \Add0~157 ;
wire \Add0~158_combout ;
wire \A[80]~input0 ;
wire \B[80]~input0 ;
wire \Add0~159 ;
wire \Add0~160_combout ;
wire \A[81]~input0 ;
wire \B[81]~input0 ;
wire \reg_B[81]~feeder_combout ;
wire \Add0~161 ;
wire \Add0~162_combout ;
wire \B[82]~input0 ;
wire \reg_B[82]~feeder_combout ;
wire \A[82]~input0 ;
wire \Add0~163 ;
wire \Add0~164_combout ;
wire \A[83]~input0 ;
wire \B[83]~input0 ;
wire \Add0~165 ;
wire \Add0~166_combout ;
wire \B[84]~input0 ;
wire \A[84]~input0 ;
wire \Add0~167 ;
wire \Add0~168_combout ;
wire \B[85]~input0 ;
wire \A[85]~input0 ;
wire \Add0~169 ;
wire \Add0~170_combout ;
wire \B[86]~input0 ;
wire \A[86]~input0 ;
wire \reg_A[86]~feeder_combout ;
wire \Add0~171 ;
wire \Add0~172_combout ;
wire \A[87]~input0 ;
wire \B[87]~input0 ;
wire \Add0~173 ;
wire \Add0~174_combout ;
wire \A[88]~input0 ;
wire \reg_A[88]~feeder_combout ;
wire \B[88]~input0 ;
wire \Add0~175 ;
wire \Add0~176_combout ;
wire \A[89]~input0 ;
wire \B[89]~input0 ;
wire \Add0~177 ;
wire \Add0~178_combout ;
wire \Mult0|auto_generated|mac_mult17~dataout ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult17~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out18~dataout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT18 ;
wire \Mult0|auto_generated|add41_result[35]~71 ;
wire \Mult0|auto_generated|add41_result[36]~72_combout ;
wire \reg_sum[71]~250 ;
wire \reg_sum[72]~251_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT19 ;
wire \Mult0|auto_generated|add41_result[36]~73 ;
wire \Mult0|auto_generated|add41_result[37]~74_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT1 ;
wire \Mult0|auto_generated|add33_result[54]~109 ;
wire \Mult0|auto_generated|add33_result[55]~110_combout ;
wire \reg_sum[72]~252 ;
wire \reg_sum[73]~253_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT20 ;
wire \Mult0|auto_generated|add33_result[55]~111 ;
wire \Mult0|auto_generated|add33_result[56]~112_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT2 ;
wire \Mult0|auto_generated|add41_result[37]~75 ;
wire \Mult0|auto_generated|add41_result[38]~76_combout ;
wire \reg_sum[73]~254 ;
wire \reg_sum[74]~255_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT21 ;
wire \Mult0|auto_generated|add41_result[38]~77 ;
wire \Mult0|auto_generated|add41_result[39]~78_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT3 ;
wire \Mult0|auto_generated|add33_result[56]~113 ;
wire \Mult0|auto_generated|add33_result[57]~114_combout ;
wire \reg_sum[74]~256 ;
wire \reg_sum[75]~257_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT4 ;
wire \Mult0|auto_generated|add41_result[39]~79 ;
wire \Mult0|auto_generated|add41_result[40]~80_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT4 ;
wire \Mult0|auto_generated|add33_result[57]~115 ;
wire \Mult0|auto_generated|add33_result[58]~116_combout ;
wire \reg_sum[75]~258 ;
wire \reg_sum[76]~259_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT23 ;
wire \Mult0|auto_generated|add33_result[58]~117 ;
wire \Mult0|auto_generated|add33_result[59]~118_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT23 ;
wire \Mult0|auto_generated|add41_result[40]~81 ;
wire \Mult0|auto_generated|add41_result[41]~82_combout ;
wire \reg_sum[76]~260 ;
wire \reg_sum[77]~261_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT24 ;
wire \Mult0|auto_generated|add41_result[41]~83 ;
wire \Mult0|auto_generated|add41_result[42]~84_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT24 ;
wire \Mult0|auto_generated|add33_result[59]~119 ;
wire \Mult0|auto_generated|add33_result[60]~120_combout ;
wire \reg_sum[77]~262 ;
wire \reg_sum[78]~263_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT25 ;
wire \Mult0|auto_generated|add33_result[60]~121 ;
wire \Mult0|auto_generated|add33_result[61]~122_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT7 ;
wire \Mult0|auto_generated|add41_result[42]~85 ;
wire \Mult0|auto_generated|add41_result[43]~86_combout ;
wire \reg_sum[78]~264 ;
wire \reg_sum[79]~265_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT26 ;
wire \Mult0|auto_generated|add33_result[61]~123 ;
wire \Mult0|auto_generated|add33_result[62]~124_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT8 ;
wire \Mult0|auto_generated|add41_result[43]~87 ;
wire \Mult0|auto_generated|add41_result[44]~88_combout ;
wire \reg_sum[79]~266 ;
wire \reg_sum[80]~267_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT9 ;
wire \Mult0|auto_generated|add33_result[62]~125 ;
wire \Mult0|auto_generated|add33_result[63]~126_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT27 ;
wire \Mult0|auto_generated|add41_result[44]~89 ;
wire \Mult0|auto_generated|add41_result[45]~90_combout ;
wire \reg_sum[80]~268 ;
wire \reg_sum[81]~269_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT10 ;
wire \Mult0|auto_generated|add41_result[45]~91 ;
wire \Mult0|auto_generated|add41_result[46]~92_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out14~DATAOUT28 ;
wire \Mult0|auto_generated|add33_result[63]~127 ;
wire \Mult0|auto_generated|add33_result[64]~128_combout ;
wire \reg_sum[81]~270 ;
wire \reg_sum[82]~271_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT11 ;
wire \Mult0|auto_generated|add41_result[46]~93 ;
wire \Mult0|auto_generated|add41_result[47]~94_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT11 ;
wire \Mult0|auto_generated|add33_result[64]~129 ;
wire \Mult0|auto_generated|add33_result[65]~130_combout ;
wire \reg_sum[82]~272 ;
wire \reg_sum[83]~273_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT12 ;
wire \Mult0|auto_generated|add33_result[65]~131 ;
wire \Mult0|auto_generated|add33_result[66]~132_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out12~DATAOUT30 ;
wire \Mult0|auto_generated|add41_result[47]~95 ;
wire \Mult0|auto_generated|add41_result[48]~96_combout ;
wire \reg_sum[83]~274 ;
wire \reg_sum[84]~275_combout ;
wire \Mult0|auto_generated|mac_out12~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT13 ;
wire \Mult0|auto_generated|add41_result[48]~97 ;
wire \Mult0|auto_generated|add41_result[49]~98_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT13 ;
wire \Mult0|auto_generated|add33_result[66]~133 ;
wire \Mult0|auto_generated|add33_result[67]~134_combout ;
wire \reg_sum[84]~276 ;
wire \reg_sum[85]~277_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[67]~135 ;
wire \Mult0|auto_generated|add33_result[68]~136_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT32 ;
wire \Mult0|auto_generated|add41_result[49]~99 ;
wire \Mult0|auto_generated|add41_result[50]~100_combout ;
wire \reg_sum[85]~278 ;
wire \reg_sum[86]~279_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT33 ;
wire \Mult0|auto_generated|add41_result[50]~101 ;
wire \Mult0|auto_generated|add41_result[51]~102_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT15 ;
wire \Mult0|auto_generated|add33_result[68]~137 ;
wire \Mult0|auto_generated|add33_result[69]~138_combout ;
wire \reg_sum[86]~280 ;
wire \reg_sum[87]~281_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT16 ;
wire \Mult0|auto_generated|add33_result[69]~139 ;
wire \Mult0|auto_generated|add33_result[70]~140_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT34 ;
wire \Mult0|auto_generated|add41_result[51]~103 ;
wire \Mult0|auto_generated|add41_result[52]~104_combout ;
wire \reg_sum[87]~282 ;
wire \reg_sum[88]~283_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT17 ;
wire \Mult0|auto_generated|add33_result[70]~141 ;
wire \Mult0|auto_generated|add33_result[71]~142_combout ;
wire \Mult0|auto_generated|mac_out14~DATAOUT35 ;
wire \Mult0|auto_generated|add41_result[52]~105 ;
wire \Mult0|auto_generated|add41_result[53]~106_combout ;
wire \reg_sum[88]~284 ;
wire \reg_sum[89]~285_combout ;
wire \A[90]~input0 ;
wire \reg_A[90]~feeder_combout ;
wire \B[90]~input0 ;
wire \Add0~179 ;
wire \Add0~180_combout ;
wire \B[91]~input0 ;
wire \A[91]~input0 ;
wire \Add0~181 ;
wire \Add0~182_combout ;
wire \A[92]~input0 ;
wire \B[92]~input0 ;
wire \Add0~183 ;
wire \Add0~184_combout ;
wire \A[93]~input0 ;
wire \B[93]~input0 ;
wire \reg_B[93]~feeder_combout ;
wire \Add0~185 ;
wire \Add0~186_combout ;
wire \B[94]~input0 ;
wire \reg_B[94]~feeder_combout ;
wire \A[94]~input0 ;
wire \reg_A[94]~feeder_combout ;
wire \Add0~187 ;
wire \Add0~188_combout ;
wire \A[95]~input0 ;
wire \B[95]~input0 ;
wire \reg_B[95]~feeder_combout ;
wire \Add0~189 ;
wire \Add0~190_combout ;
wire \A[96]~input0 ;
wire \reg_A[96]~feeder_combout ;
wire \B[96]~input0 ;
wire \Add0~191 ;
wire \Add0~192_combout ;
wire \B[97]~input0 ;
wire \A[97]~input0 ;
wire \reg_A[97]~feeder_combout ;
wire \Add0~193 ;
wire \Add0~194_combout ;
wire \B[98]~input0 ;
wire \A[98]~input0 ;
wire \Add0~195 ;
wire \Add0~196_combout ;
wire \B[99]~input0 ;
wire \A[99]~input0 ;
wire \Add0~197 ;
wire \Add0~198_combout ;
wire \B[100]~input0 ;
wire \reg_B[100]~feeder_combout ;
wire \A[100]~input0 ;
wire \reg_A[100]~feeder_combout ;
wire \Add0~199 ;
wire \Add0~200_combout ;
wire \B[101]~input0 ;
wire \reg_B[101]~feeder_combout ;
wire \A[101]~input0 ;
wire \Add0~201 ;
wire \Add0~202_combout ;
wire \A[102]~input0 ;
wire \reg_A[102]~feeder_combout ;
wire \B[102]~input0 ;
wire \reg_B[102]~feeder_combout ;
wire \Add0~203 ;
wire \Add0~204_combout ;
wire \B[103]~input0 ;
wire \reg_B[103]~feeder_combout ;
wire \A[103]~input0 ;
wire \reg_A[103]~feeder_combout ;
wire \Add0~205 ;
wire \Add0~206_combout ;
wire \B[104]~input0 ;
wire \A[104]~input0 ;
wire \Add0~207 ;
wire \Add0~208_combout ;
wire \B[105]~input0 ;
wire \A[105]~input0 ;
wire \Add0~209 ;
wire \Add0~210_combout ;
wire \A[106]~input0 ;
wire \reg_A[106]~feeder_combout ;
wire \B[106]~input0 ;
wire \Add0~211 ;
wire \Add0~212_combout ;
wire \B[107]~input0 ;
wire \A[107]~input0 ;
wire \reg_A[107]~feeder_combout ;
wire \Add0~213 ;
wire \Add0~214_combout ;
wire \Mult0|auto_generated|mac_mult21~dataout ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult21~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out22~dataout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT18 ;
wire \Mult0|auto_generated|add41_result[53]~107 ;
wire \Mult0|auto_generated|add41_result[54]~108_combout ;
wire \Mult0|auto_generated|mac_mult19~dataout ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult19~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult19~0 ;
wire \Mult0|auto_generated|mac_mult19~1 ;
wire \Mult0|auto_generated|mac_mult19~2 ;
wire \Mult0|auto_generated|mac_mult19~3 ;
wire \Mult0|auto_generated|mac_out20~dataout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT18 ;
wire \Mult0|auto_generated|add33_result[71]~143 ;
wire \Mult0|auto_generated|add33_result[72]~144_combout ;
wire \reg_sum[89]~286 ;
wire \reg_sum[90]~287_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT1 ;
wire \Mult0|auto_generated|add41_result[54]~109 ;
wire \Mult0|auto_generated|add41_result[55]~110_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT1 ;
wire \Mult0|auto_generated|add33_result[72]~145 ;
wire \Mult0|auto_generated|add33_result[73]~146_combout ;
wire \reg_sum[90]~288 ;
wire \reg_sum[91]~289_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT20 ;
wire \Mult0|auto_generated|add41_result[55]~111 ;
wire \Mult0|auto_generated|add41_result[56]~112_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT2 ;
wire \Mult0|auto_generated|add33_result[73]~147 ;
wire \Mult0|auto_generated|add33_result[74]~148_combout ;
wire \reg_sum[91]~290 ;
wire \reg_sum[92]~291_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT21 ;
wire \Mult0|auto_generated|add33_result[74]~149 ;
wire \Mult0|auto_generated|add33_result[75]~150_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT21 ;
wire \Mult0|auto_generated|add41_result[56]~113 ;
wire \Mult0|auto_generated|add41_result[57]~114_combout ;
wire \reg_sum[92]~292 ;
wire \reg_sum[93]~293_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT4 ;
wire \Mult0|auto_generated|add41_result[57]~115 ;
wire \Mult0|auto_generated|add41_result[58]~116_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT22 ;
wire \Mult0|auto_generated|add33_result[75]~151 ;
wire \Mult0|auto_generated|add33_result[76]~152_combout ;
wire \reg_sum[93]~294 ;
wire \reg_sum[94]~295_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT23 ;
wire \Mult0|auto_generated|add41_result[58]~117 ;
wire \Mult0|auto_generated|add41_result[59]~118_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT5 ;
wire \Mult0|auto_generated|add33_result[76]~153 ;
wire \Mult0|auto_generated|add33_result[77]~154_combout ;
wire \reg_sum[94]~296 ;
wire \reg_sum[95]~297_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT24 ;
wire \Mult0|auto_generated|add41_result[59]~119 ;
wire \Mult0|auto_generated|add41_result[60]~120_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT24 ;
wire \Mult0|auto_generated|add33_result[77]~155 ;
wire \Mult0|auto_generated|add33_result[78]~156_combout ;
wire \reg_sum[95]~298 ;
wire \reg_sum[96]~299_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT25 ;
wire \Mult0|auto_generated|add33_result[78]~157 ;
wire \Mult0|auto_generated|add33_result[79]~158_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT7 ;
wire \Mult0|auto_generated|add41_result[60]~121 ;
wire \Mult0|auto_generated|add41_result[61]~122_combout ;
wire \reg_sum[96]~300 ;
wire \reg_sum[97]~301_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT8 ;
wire \Mult0|auto_generated|add41_result[61]~123 ;
wire \Mult0|auto_generated|add41_result[62]~124_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT26 ;
wire \Mult0|auto_generated|add33_result[79]~159 ;
wire \Mult0|auto_generated|add33_result[80]~160_combout ;
wire \reg_sum[97]~302 ;
wire \reg_sum[98]~303_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT9 ;
wire \Mult0|auto_generated|add33_result[80]~161 ;
wire \Mult0|auto_generated|add33_result[81]~162_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT9 ;
wire \Mult0|auto_generated|add41_result[62]~125 ;
wire \Mult0|auto_generated|add41_result[63]~126_combout ;
wire \reg_sum[98]~304 ;
wire \reg_sum[99]~305_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT28 ;
wire \Mult0|auto_generated|add33_result[81]~163 ;
wire \Mult0|auto_generated|add33_result[82]~164_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT10 ;
wire \Mult0|auto_generated|add41_result[63]~127 ;
wire \Mult0|auto_generated|add41_result[64]~128_combout ;
wire \reg_sum[99]~306 ;
wire \reg_sum[100]~307_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT11 ;
wire \Mult0|auto_generated|add41_result[64]~129 ;
wire \Mult0|auto_generated|add41_result[65]~130_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT11 ;
wire \Mult0|auto_generated|add33_result[82]~165 ;
wire \Mult0|auto_generated|add33_result[83]~166_combout ;
wire \reg_sum[100]~308 ;
wire \reg_sum[101]~309_combout ;
wire \Mult0|auto_generated|mac_out16~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT12 ;
wire \Mult0|auto_generated|add41_result[65]~131 ;
wire \Mult0|auto_generated|add41_result[66]~132_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT12 ;
wire \Mult0|auto_generated|add33_result[83]~167 ;
wire \Mult0|auto_generated|add33_result[84]~168_combout ;
wire \reg_sum[101]~310 ;
wire \reg_sum[102]~311_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out16~DATAOUT31 ;
wire \Mult0|auto_generated|add41_result[66]~133 ;
wire \Mult0|auto_generated|add41_result[67]~134_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out18~DATAOUT31 ;
wire \Mult0|auto_generated|add33_result[84]~169 ;
wire \Mult0|auto_generated|add33_result[85]~170_combout ;
wire \reg_sum[102]~312 ;
wire \reg_sum[103]~313_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[85]~171 ;
wire \Mult0|auto_generated|add33_result[86]~172_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT32 ;
wire \Mult0|auto_generated|add41_result[67]~135 ;
wire \Mult0|auto_generated|add41_result[68]~136_combout ;
wire \reg_sum[103]~314 ;
wire \reg_sum[104]~315_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT15 ;
wire \Mult0|auto_generated|add33_result[86]~173 ;
wire \Mult0|auto_generated|add33_result[87]~174_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT33 ;
wire \Mult0|auto_generated|add41_result[68]~137 ;
wire \Mult0|auto_generated|add41_result[69]~138_combout ;
wire \reg_sum[104]~316 ;
wire \reg_sum[105]~317_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT34 ;
wire \Mult0|auto_generated|add41_result[69]~139 ;
wire \Mult0|auto_generated|add41_result[70]~140_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT16 ;
wire \Mult0|auto_generated|add33_result[87]~175 ;
wire \Mult0|auto_generated|add33_result[88]~176_combout ;
wire \reg_sum[105]~318 ;
wire \reg_sum[106]~319_combout ;
wire \Mult0|auto_generated|mac_out18~DATAOUT35 ;
wire \Mult0|auto_generated|add41_result[70]~141 ;
wire \Mult0|auto_generated|add41_result[71]~142_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT17 ;
wire \Mult0|auto_generated|add33_result[88]~177 ;
wire \Mult0|auto_generated|add33_result[89]~178_combout ;
wire \reg_sum[106]~320 ;
wire \reg_sum[107]~321_combout ;
wire \B[108]~input0 ;
wire \A[108]~input0 ;
wire \Add0~215 ;
wire \Add0~216_combout ;
wire \A[109]~input0 ;
wire \B[109]~input0 ;
wire \reg_B[109]~feeder_combout ;
wire \Add0~217 ;
wire \Add0~218_combout ;
wire \A[110]~input0 ;
wire \B[110]~input0 ;
wire \reg_B[110]~feeder_combout ;
wire \Add0~219 ;
wire \Add0~220_combout ;
wire \B[111]~input0 ;
wire \reg_B[111]~feeder_combout ;
wire \A[111]~input0 ;
wire \reg_A[111]~feeder_combout ;
wire \Add0~221 ;
wire \Add0~222_combout ;
wire \B[112]~input0 ;
wire \reg_B[112]~feeder_combout ;
wire \A[112]~input0 ;
wire \Add0~223 ;
wire \Add0~224_combout ;
wire \B[113]~input0 ;
wire \reg_B[113]~feeder_combout ;
wire \A[113]~input0 ;
wire \reg_A[113]~feeder_combout ;
wire \Add0~225 ;
wire \Add0~226_combout ;
wire \B[114]~input0 ;
wire \reg_B[114]~feeder_combout ;
wire \A[114]~input0 ;
wire \reg_A[114]~feeder_combout ;
wire \Add0~227 ;
wire \Add0~228_combout ;
wire \A[115]~input0 ;
wire \B[115]~input0 ;
wire \reg_B[115]~feeder_combout ;
wire \Add0~229 ;
wire \Add0~230_combout ;
wire \B[116]~input0 ;
wire \reg_B[116]~feeder_combout ;
wire \A[116]~input0 ;
wire \Add0~231 ;
wire \Add0~232_combout ;
wire \B[117]~input0 ;
wire \reg_B[117]~feeder_combout ;
wire \A[117]~input0 ;
wire \reg_A[117]~feeder_combout ;
wire \Add0~233 ;
wire \Add0~234_combout ;
wire \A[118]~input0 ;
wire \reg_A[118]~feeder_combout ;
wire \B[118]~input0 ;
wire \Add0~235 ;
wire \Add0~236_combout ;
wire \A[119]~input0 ;
wire \B[119]~input0 ;
wire \reg_B[119]~feeder_combout ;
wire \Add0~237 ;
wire \Add0~238_combout ;
wire \B[120]~input0 ;
wire \reg_B[120]~feeder_combout ;
wire \A[120]~input0 ;
wire \Add0~239 ;
wire \Add0~240_combout ;
wire \B[121]~input0 ;
wire \A[121]~input0 ;
wire \reg_A[121]~feeder_combout ;
wire \Add0~241 ;
wire \Add0~242_combout ;
wire \B[122]~input0 ;
wire \reg_B[122]~feeder_combout ;
wire \A[122]~input0 ;
wire \Add0~243 ;
wire \Add0~244_combout ;
wire \B[123]~input0 ;
wire \A[123]~input0 ;
wire \reg_A[123]~feeder_combout ;
wire \Add0~245 ;
wire \Add0~246_combout ;
wire \B[124]~input0 ;
wire \A[124]~input0 ;
wire \Add0~247 ;
wire \Add0~248_combout ;
wire \A[125]~input0 ;
wire \B[125]~input0 ;
wire \Add0~249 ;
wire \Add0~250_combout ;
wire \Mult0|auto_generated|mac_mult25~dataout ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT32 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT33 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT34 ;
wire \Mult0|auto_generated|mac_mult25~DATAOUT35 ;
wire \Mult0|auto_generated|mac_out26~dataout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT18 ;
wire \Mult0|auto_generated|add41_result[71]~143 ;
wire \Mult0|auto_generated|add41_result[72]~144_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult23~dataout ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult23~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult23~0 ;
wire \Mult0|auto_generated|mac_mult23~1 ;
wire \Mult0|auto_generated|mac_mult23~2 ;
wire \Mult0|auto_generated|mac_mult23~3 ;
wire \Mult0|auto_generated|mac_out24~dataout ;
wire \Mult0|auto_generated|add33_result[89]~179 ;
wire \Mult0|auto_generated|add33_result[90]~180_combout ;
wire \reg_sum[107]~322 ;
wire \reg_sum[108]~323_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT19 ;
wire \Mult0|auto_generated|add33_result[90]~181 ;
wire \Mult0|auto_generated|add33_result[91]~182_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT19 ;
wire \Mult0|auto_generated|add41_result[72]~145 ;
wire \Mult0|auto_generated|add41_result[73]~146_combout ;
wire \reg_sum[108]~324 ;
wire \reg_sum[109]~325_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT20 ;
wire \Mult0|auto_generated|add41_result[73]~147 ;
wire \Mult0|auto_generated|add41_result[74]~148_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT2 ;
wire \Mult0|auto_generated|add33_result[91]~183 ;
wire \Mult0|auto_generated|add33_result[92]~184_combout ;
wire \reg_sum[109]~326 ;
wire \reg_sum[110]~327_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT21 ;
wire \Mult0|auto_generated|add41_result[74]~149 ;
wire \Mult0|auto_generated|add41_result[75]~150_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT3 ;
wire \Mult0|auto_generated|add33_result[92]~185 ;
wire \Mult0|auto_generated|add33_result[93]~186_combout ;
wire \reg_sum[110]~328 ;
wire \reg_sum[111]~329_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT4 ;
wire \Mult0|auto_generated|add33_result[93]~187 ;
wire \Mult0|auto_generated|add33_result[94]~188_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT22 ;
wire \Mult0|auto_generated|add41_result[75]~151 ;
wire \Mult0|auto_generated|add41_result[76]~152_combout ;
wire \reg_sum[111]~330 ;
wire \reg_sum[112]~331_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT23 ;
wire \Mult0|auto_generated|add33_result[94]~189 ;
wire \Mult0|auto_generated|add33_result[95]~190_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT23 ;
wire \Mult0|auto_generated|add41_result[76]~153 ;
wire \Mult0|auto_generated|add41_result[77]~154_combout ;
wire \reg_sum[112]~332 ;
wire \reg_sum[113]~333_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT6 ;
wire \Mult0|auto_generated|add41_result[77]~155 ;
wire \Mult0|auto_generated|add41_result[78]~156_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT24 ;
wire \Mult0|auto_generated|add33_result[95]~191 ;
wire \Mult0|auto_generated|add33_result[96]~192_combout ;
wire \reg_sum[113]~334 ;
wire \reg_sum[114]~335_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT7 ;
wire \Mult0|auto_generated|add33_result[96]~193 ;
wire \Mult0|auto_generated|add33_result[97]~194_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT25 ;
wire \Mult0|auto_generated|add41_result[78]~157 ;
wire \Mult0|auto_generated|add41_result[79]~158_combout ;
wire \reg_sum[114]~336 ;
wire \reg_sum[115]~337_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT26 ;
wire \Mult0|auto_generated|add33_result[97]~195 ;
wire \Mult0|auto_generated|add33_result[98]~196_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT26 ;
wire \Mult0|auto_generated|add41_result[79]~159 ;
wire \Mult0|auto_generated|add41_result[80]~160_combout ;
wire \reg_sum[115]~338 ;
wire \reg_sum[116]~339_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out20~DATAOUT27 ;
wire \Mult0|auto_generated|add41_result[80]~161 ;
wire \Mult0|auto_generated|add41_result[81]~162_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT9 ;
wire \Mult0|auto_generated|add33_result[98]~197 ;
wire \Mult0|auto_generated|add33_result[99]~198_combout ;
wire \reg_sum[116]~340 ;
wire \reg_sum[117]~341_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT10 ;
wire \Mult0|auto_generated|add41_result[81]~163 ;
wire \Mult0|auto_generated|add41_result[82]~164_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT28 ;
wire \Mult0|auto_generated|add33_result[99]~199 ;
wire \Mult0|auto_generated|add33_result[100]~200_combout ;
wire \reg_sum[117]~342 ;
wire \reg_sum[118]~343_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT11 ;
wire \Mult0|auto_generated|add41_result[82]~165 ;
wire \Mult0|auto_generated|add41_result[83]~166_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out22~DATAOUT29 ;
wire \Mult0|auto_generated|add33_result[100]~201 ;
wire \Mult0|auto_generated|add33_result[101]~202_combout ;
wire \reg_sum[118]~344 ;
wire \reg_sum[119]~345_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT12 ;
wire \Mult0|auto_generated|add33_result[101]~203 ;
wire \Mult0|auto_generated|add33_result[102]~204_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT12 ;
wire \Mult0|auto_generated|add41_result[83]~167 ;
wire \Mult0|auto_generated|add41_result[84]~168_combout ;
wire \reg_sum[119]~346 ;
wire \reg_sum[120]~347_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT13 ;
wire \Mult0|auto_generated|add33_result[102]~205 ;
wire \Mult0|auto_generated|add33_result[103]~206_combout ;
wire \Mult0|auto_generated|mac_out20~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT13 ;
wire \Mult0|auto_generated|add41_result[84]~169 ;
wire \Mult0|auto_generated|add41_result[85]~170_combout ;
wire \reg_sum[120]~348 ;
wire \reg_sum[121]~349_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[103]~207 ;
wire \Mult0|auto_generated|add33_result[104]~208_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT32 ;
wire \Mult0|auto_generated|add41_result[85]~171 ;
wire \Mult0|auto_generated|add41_result[86]~172_combout ;
wire \reg_sum[121]~350 ;
wire \reg_sum[122]~351_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT33 ;
wire \Mult0|auto_generated|add41_result[86]~173 ;
wire \Mult0|auto_generated|add41_result[87]~174_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT15 ;
wire \Mult0|auto_generated|add33_result[104]~209 ;
wire \Mult0|auto_generated|add33_result[105]~210_combout ;
wire \reg_sum[122]~352 ;
wire \reg_sum[123]~353_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT16 ;
wire \Mult0|auto_generated|add33_result[105]~211 ;
wire \Mult0|auto_generated|add33_result[106]~212_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT34 ;
wire \Mult0|auto_generated|add41_result[87]~175 ;
wire \Mult0|auto_generated|add41_result[88]~176_combout ;
wire \reg_sum[123]~354 ;
wire \reg_sum[124]~355_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT17 ;
wire \Mult0|auto_generated|add33_result[106]~213 ;
wire \Mult0|auto_generated|add33_result[107]~214_combout ;
wire \Mult0|auto_generated|mac_out22~DATAOUT35 ;
wire \Mult0|auto_generated|add41_result[88]~177 ;
wire \Mult0|auto_generated|add41_result[89]~178_combout ;
wire \reg_sum[124]~356 ;
wire \reg_sum[125]~357_combout ;
wire \A[126]~input0 ;
wire \B[126]~input0 ;
wire \reg_B[126]~feeder_combout ;
wire \Add0~251 ;
wire \Add0~252_combout ;
wire \B[127]~input0 ;
wire \A[127]~input0 ;
wire \Add0~253 ;
wire \Add0~254_combout ;
wire \Add0~255 ;
wire \Add0~256_combout ;
wire \Mult0|auto_generated|mac_mult29~dataout ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult29~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult29~0 ;
wire \Mult0|auto_generated|mac_mult29~1 ;
wire \Mult0|auto_generated|mac_mult29~2 ;
wire \Mult0|auto_generated|mac_mult29~3 ;
wire \Mult0|auto_generated|mac_mult29~4 ;
wire \Mult0|auto_generated|mac_mult29~5 ;
wire \Mult0|auto_generated|mac_mult29~6 ;
wire \Mult0|auto_generated|mac_mult29~7 ;
wire \Mult0|auto_generated|mac_mult29~8 ;
wire \Mult0|auto_generated|mac_mult29~9 ;
wire \Mult0|auto_generated|mac_mult29~10 ;
wire \Mult0|auto_generated|mac_mult29~11 ;
wire \Mult0|auto_generated|mac_mult29~12 ;
wire \Mult0|auto_generated|mac_mult29~13 ;
wire \Mult0|auto_generated|mac_mult29~14 ;
wire \Mult0|auto_generated|mac_out30~dataout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT18 ;
wire \Mult0|auto_generated|add41_result[89]~179 ;
wire \Mult0|auto_generated|add41_result[90]~180_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult27~dataout ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult27~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult27~0 ;
wire \Mult0|auto_generated|mac_mult27~1 ;
wire \Mult0|auto_generated|mac_mult27~2 ;
wire \Mult0|auto_generated|mac_mult27~3 ;
wire \Mult0|auto_generated|mac_out28~dataout ;
wire \Mult0|auto_generated|add33_result[107]~215 ;
wire \Mult0|auto_generated|add33_result[108]~216_combout ;
wire \reg_sum[125]~358 ;
wire \reg_sum[126]~359_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT19 ;
wire \Mult0|auto_generated|add41_result[90]~181 ;
wire \Mult0|auto_generated|add41_result[91]~182_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT19 ;
wire \Mult0|auto_generated|add33_result[108]~217 ;
wire \Mult0|auto_generated|add33_result[109]~218_combout ;
wire \reg_sum[126]~360 ;
wire \reg_sum[127]~361_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT20 ;
wire \Mult0|auto_generated|add41_result[91]~183 ;
wire \Mult0|auto_generated|add41_result[92]~184_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT20 ;
wire \Mult0|auto_generated|add33_result[109]~219 ;
wire \Mult0|auto_generated|add33_result[110]~220_combout ;
wire \reg_sum[127]~362 ;
wire \reg_sum[128]~363_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT3 ;
wire \Mult0|auto_generated|add33_result[110]~221 ;
wire \Mult0|auto_generated|add33_result[111]~222_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT3 ;
wire \Mult0|auto_generated|add41_result[92]~185 ;
wire \Mult0|auto_generated|add41_result[93]~186_combout ;
wire \reg_sum[128]~364 ;
wire \reg_sum[129]~365_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT22 ;
wire \Mult0|auto_generated|add41_result[93]~187 ;
wire \Mult0|auto_generated|add41_result[94]~188_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT4 ;
wire \Mult0|auto_generated|add33_result[111]~223 ;
wire \Mult0|auto_generated|add33_result[112]~224_combout ;
wire \reg_sum[129]~366 ;
wire \reg_sum[130]~367_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT5 ;
wire \Mult0|auto_generated|add41_result[94]~189 ;
wire \Mult0|auto_generated|add41_result[95]~190_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT5 ;
wire \Mult0|auto_generated|add33_result[112]~225 ;
wire \Mult0|auto_generated|add33_result[113]~226_combout ;
wire \reg_sum[130]~368 ;
wire \reg_sum[131]~369_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT24 ;
wire \Mult0|auto_generated|add33_result[113]~227 ;
wire \Mult0|auto_generated|add33_result[114]~228_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT6 ;
wire \Mult0|auto_generated|add41_result[95]~191 ;
wire \Mult0|auto_generated|add41_result[96]~192_combout ;
wire \reg_sum[131]~370 ;
wire \reg_sum[132]~371_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT7 ;
wire \Mult0|auto_generated|add41_result[96]~193 ;
wire \Mult0|auto_generated|add41_result[97]~194_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT7 ;
wire \Mult0|auto_generated|add33_result[114]~229 ;
wire \Mult0|auto_generated|add33_result[115]~230_combout ;
wire \reg_sum[132]~372 ;
wire \reg_sum[133]~373_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT26 ;
wire \Mult0|auto_generated|add33_result[115]~231 ;
wire \Mult0|auto_generated|add33_result[116]~232_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT8 ;
wire \Mult0|auto_generated|add41_result[97]~195 ;
wire \Mult0|auto_generated|add41_result[98]~196_combout ;
wire \reg_sum[133]~374 ;
wire \reg_sum[134]~375_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT9 ;
wire \Mult0|auto_generated|add41_result[98]~197 ;
wire \Mult0|auto_generated|add41_result[99]~198_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT9 ;
wire \Mult0|auto_generated|add33_result[116]~233 ;
wire \Mult0|auto_generated|add33_result[117]~234_combout ;
wire \reg_sum[134]~376 ;
wire \reg_sum[135]~377_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT28 ;
wire \Mult0|auto_generated|add33_result[117]~235 ;
wire \Mult0|auto_generated|add33_result[118]~236_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT10 ;
wire \Mult0|auto_generated|add41_result[99]~199 ;
wire \Mult0|auto_generated|add41_result[100]~200_combout ;
wire \reg_sum[135]~378 ;
wire \reg_sum[136]~379_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT29 ;
wire \Mult0|auto_generated|add41_result[100]~201 ;
wire \Mult0|auto_generated|add41_result[101]~202_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT11 ;
wire \Mult0|auto_generated|add33_result[118]~237 ;
wire \Mult0|auto_generated|add33_result[119]~238_combout ;
wire \reg_sum[136]~380 ;
wire \reg_sum[137]~381_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT12 ;
wire \Mult0|auto_generated|add33_result[119]~239 ;
wire \Mult0|auto_generated|add33_result[120]~240_combout ;
wire \Mult0|auto_generated|mac_out24~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT12 ;
wire \Mult0|auto_generated|add41_result[101]~203 ;
wire \Mult0|auto_generated|add41_result[102]~204_combout ;
wire \reg_sum[137]~382 ;
wire \reg_sum[138]~383_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out24~DATAOUT31 ;
wire \Mult0|auto_generated|add41_result[102]~205 ;
wire \Mult0|auto_generated|add41_result[103]~206_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out26~DATAOUT31 ;
wire \Mult0|auto_generated|add33_result[120]~241 ;
wire \Mult0|auto_generated|add33_result[121]~242_combout ;
wire \reg_sum[138]~384 ;
wire \reg_sum[139]~385_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT32 ;
wire \Mult0|auto_generated|add41_result[103]~207 ;
wire \Mult0|auto_generated|add41_result[104]~208_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[121]~243 ;
wire \Mult0|auto_generated|add33_result[122]~244_combout ;
wire \reg_sum[139]~386 ;
wire \reg_sum[140]~387_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT15 ;
wire \Mult0|auto_generated|add33_result[122]~245 ;
wire \Mult0|auto_generated|add33_result[123]~246_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT33 ;
wire \Mult0|auto_generated|add41_result[104]~209 ;
wire \Mult0|auto_generated|add41_result[105]~210_combout ;
wire \reg_sum[140]~388 ;
wire \reg_sum[141]~389_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT34 ;
wire \Mult0|auto_generated|add41_result[105]~211 ;
wire \Mult0|auto_generated|add41_result[106]~212_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT16 ;
wire \Mult0|auto_generated|add33_result[123]~247 ;
wire \Mult0|auto_generated|add33_result[124]~248_combout ;
wire \reg_sum[141]~390 ;
wire \reg_sum[142]~391_combout ;
wire \Mult0|auto_generated|mac_out26~DATAOUT35 ;
wire \Mult0|auto_generated|add41_result[106]~213 ;
wire \Mult0|auto_generated|add41_result[107]~214_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out30~DATAOUT17 ;
wire \Mult0|auto_generated|add33_result[124]~249 ;
wire \Mult0|auto_generated|add33_result[125]~250_combout ;
wire \reg_sum[142]~392 ;
wire \reg_sum[143]~393_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult31~dataout ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult31~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult31~0 ;
wire \Mult0|auto_generated|mac_mult31~1 ;
wire \Mult0|auto_generated|mac_mult31~2 ;
wire \Mult0|auto_generated|mac_mult31~3 ;
wire \Mult0|auto_generated|mac_mult31~4 ;
wire \Mult0|auto_generated|mac_mult31~5 ;
wire \Mult0|auto_generated|mac_mult31~6 ;
wire \Mult0|auto_generated|mac_mult31~7 ;
wire \Mult0|auto_generated|mac_mult31~8 ;
wire \Mult0|auto_generated|mac_mult31~9 ;
wire \Mult0|auto_generated|mac_mult31~10 ;
wire \Mult0|auto_generated|mac_mult31~11 ;
wire \Mult0|auto_generated|mac_mult31~12 ;
wire \Mult0|auto_generated|mac_mult31~13 ;
wire \Mult0|auto_generated|mac_mult31~14 ;
wire \Mult0|auto_generated|mac_mult31~15 ;
wire \Mult0|auto_generated|mac_mult31~16 ;
wire \Mult0|auto_generated|mac_mult31~17 ;
wire \Mult0|auto_generated|mac_mult31~18 ;
wire \Mult0|auto_generated|mac_out32~dataout ;
wire \Mult0|auto_generated|add33_result[125]~251 ;
wire \Mult0|auto_generated|add33_result[126]~252_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT18 ;
wire \Mult0|auto_generated|add41_result[107]~215 ;
wire \Mult0|auto_generated|add41_result[108]~216_combout ;
wire \reg_sum[143]~394 ;
wire \reg_sum[144]~395_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out32~DATAOUT1 ;
wire \Mult0|auto_generated|add33_result[126]~253 ;
wire \Mult0|auto_generated|add33_result[127]~254_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT19 ;
wire \Mult0|auto_generated|add41_result[108]~217 ;
wire \Mult0|auto_generated|add41_result[109]~218_combout ;
wire \reg_sum[144]~396 ;
wire \reg_sum[145]~397_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT20 ;
wire \Mult0|auto_generated|add41_result[109]~219 ;
wire \Mult0|auto_generated|add41_result[110]~220_combout ;
wire \Mult0|auto_generated|mac_out30~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out32~DATAOUT2 ;
wire \Mult0|auto_generated|add33_result[127]~255 ;
wire \Mult0|auto_generated|add33_result[128]~256_combout ;
wire \reg_sum[145]~398 ;
wire \reg_sum[146]~399_combout ;
wire \Mult0|auto_generated|add41_result[110]~221 ;
wire \Mult0|auto_generated|add41_result[111]~222_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out32~DATAOUT3 ;
wire \Mult0|auto_generated|add33_result[128]~257 ;
wire \Mult0|auto_generated|add33_result[129]~258_combout ;
wire \reg_sum[146]~400 ;
wire \reg_sum[147]~401_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT22 ;
wire \Mult0|auto_generated|add33_result[129]~259 ;
wire \Mult0|auto_generated|add33_result[130]~260_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT4 ;
wire \reg_sum[147]~402 ;
wire \reg_sum[148]~403_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT23 ;
wire \Mult0|auto_generated|add33_result[130]~261 ;
wire \Mult0|auto_generated|add33_result[131]~262_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT5 ;
wire \reg_sum[148]~404 ;
wire \reg_sum[149]~405_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT24 ;
wire \Mult0|auto_generated|add33_result[131]~263 ;
wire \Mult0|auto_generated|add33_result[132]~264_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT6 ;
wire \reg_sum[149]~406 ;
wire \reg_sum[150]~407_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT25 ;
wire \Mult0|auto_generated|add33_result[132]~265 ;
wire \Mult0|auto_generated|add33_result[133]~266_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT7 ;
wire \reg_sum[150]~408 ;
wire \reg_sum[151]~409_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT26 ;
wire \Mult0|auto_generated|add33_result[133]~267 ;
wire \Mult0|auto_generated|add33_result[134]~268_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT8 ;
wire \reg_sum[151]~410 ;
wire \reg_sum[152]~411_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT27 ;
wire \Mult0|auto_generated|add33_result[134]~269 ;
wire \Mult0|auto_generated|add33_result[135]~270_combout ;
wire \reg_sum[152]~412 ;
wire \reg_sum[153]~413_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT28 ;
wire \Mult0|auto_generated|add33_result[135]~271 ;
wire \Mult0|auto_generated|add33_result[136]~272_combout ;
wire \reg_sum[153]~414 ;
wire \reg_sum[154]~415_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT29 ;
wire \Mult0|auto_generated|add33_result[136]~273 ;
wire \Mult0|auto_generated|add33_result[137]~274_combout ;
wire \reg_sum[154]~416 ;
wire \reg_sum[155]~417_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out28~DATAOUT30 ;
wire \Mult0|auto_generated|add33_result[137]~275 ;
wire \Mult0|auto_generated|add33_result[138]~276_combout ;
wire \reg_sum[155]~418 ;
wire \reg_sum[156]~419_combout ;
wire \Mult0|auto_generated|mac_out28~DATAOUT31 ;
wire \Mult0|auto_generated|add33_result[138]~277 ;
wire \Mult0|auto_generated|add33_result[139]~278_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT13 ;
wire \reg_sum[156]~420 ;
wire \reg_sum[157]~421_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT14 ;
wire \Mult0|auto_generated|add33_result[139]~279 ;
wire \Mult0|auto_generated|add33_result[140]~280_combout ;
wire \reg_sum[157]~422 ;
wire \reg_sum[158]~423_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT15 ;
wire \reg_sum[158]~424 ;
wire \reg_sum[159]~425_combout ;
wire \Mult0|auto_generated|mac_out32~DATAOUT16 ;
wire \reg_sum[159]~426 ;
wire \reg_sum[160]~427_combout ;
wire \reg_sum[161]~429_combout ;
wire \reg_sum[161]~feeder_combout ;
wire \reg_sum[162]~430_combout ;
wire \reg_sum[163]~431_combout ;
wire \reg_sum[164]~432_combout ;
wire \reg_sum[165]~433_combout ;
wire \reg_sum[166]~434_combout ;
wire \reg_sum[167]~435_combout ;
wire \reg_sum[168]~436_combout ;
wire \reg_sum[169]~437_combout ;
wire \reg_sum[170]~438_combout ;
wire \reg_sum[171]~439_combout ;
wire \reg_sum[172]~440_combout ;
wire \reg_sum[173]~441_combout ;
wire \reg_sum[174]~442_combout ;
wire \reg_sum[175]~443_combout ;
wire \reg_sum[176]~444_combout ;
wire \reg_sum[177]~445_combout ;
wire \reg_sum[178]~446_combout ;
wire \reg_sum[179]~447_combout ;
wire \reg_sum[180]~448_combout ;
wire \reg_sum[181]~449_combout ;
wire \reg_sum[182]~450_combout ;
wire \reg_sum[183]~451_combout ;
wire \reg_sum[184]~452_combout ;
wire \reg_sum[185]~453_combout ;
wire \reg_sum[186]~454_combout ;
wire \reg_sum[187]~455_combout ;
wire \reg_sum[188]~456_combout ;
wire \reg_sum[189]~457_combout ;
wire \reg_sum[190]~458_combout ;
wire \reg_sum[191]~459_combout ;
wire \reg_sum[192]~460_combout ;
wire \reg_sum[193]~461_combout ;
wire \reg_sum[194]~462_combout ;
wire \reg_sum[195]~463_combout ;
wire \reg_sum[196]~464_combout ;
wire \reg_sum[197]~465_combout ;
wire \reg_sum[198]~466_combout ;
wire \reg_sum[199]~467_combout ;
wire \reg_sum[200]~468_combout ;
wire \reg_sum[201]~469_combout ;
wire \reg_sum[202]~470_combout ;
wire \reg_sum[203]~471_combout ;
wire \reg_sum[204]~472_combout ;
wire \reg_sum[205]~473_combout ;
wire \reg_sum[206]~474_combout ;
wire \reg_sum[207]~475_combout ;
wire \reg_sum[208]~476_combout ;
wire \reg_sum[209]~477_combout ;
wire \reg_sum[210]~478_combout ;
wire \reg_sum[211]~479_combout ;
wire \reg_sum[212]~480_combout ;
wire \reg_sum[213]~481_combout ;
wire \reg_sum[214]~482_combout ;
wire \reg_sum[215]~483_combout ;
wire \reg_sum[216]~484_combout ;
wire \reg_sum[217]~485_combout ;
wire \reg_sum[218]~486_combout ;
wire \reg_sum[219]~487_combout ;
wire \reg_sum[220]~488_combout ;
wire \reg_sum[221]~489_combout ;
wire \reg_sum[222]~490_combout ;
wire \reg_sum[223]~491_combout ;
wire \reg_sum[224]~492_combout ;
wire \reg_sum[225]~493_combout ;
wire \reg_sum[226]~494_combout ;
wire \reg_sum[227]~495_combout ;
wire \reg_sum[228]~496_combout ;
wire \reg_sum[229]~497_combout ;
wire \reg_sum[230]~498_combout ;
wire \reg_sum[231]~499_combout ;
wire \reg_sum[232]~500_combout ;
wire \reg_sum[233]~501_combout ;
wire \reg_sum[234]~502_combout ;
wire \reg_sum[235]~503_combout ;
wire \reg_sum[236]~504_combout ;
wire \reg_sum[237]~505_combout ;
wire \reg_sum[238]~506_combout ;
wire \reg_sum[239]~507_combout ;
wire \reg_sum[240]~508_combout ;
wire \reg_sum[241]~509_combout ;
wire \reg_sum[242]~510_combout ;
wire \reg_sum[243]~511_combout ;
wire \reg_sum[244]~512_combout ;
wire \reg_sum[245]~513_combout ;
wire \reg_sum[246]~514_combout ;
wire \reg_sum[247]~515_combout ;
wire \reg_sum[248]~516_combout ;
wire \reg_sum[249]~517_combout ;
wire \reg_sum[250]~518_combout ;
wire \reg_sum[251]~519_combout ;
wire \reg_sum[252]~520_combout ;
wire \reg_sum[253]~521_combout ;
wire \reg_sum[254]~522_combout ;
wire \reg_sum[255]~523_combout ;
wire \reg_sum[256]~524_combout ;
wire \reg_sum[257]~525_combout ;
wire [257:0] reg_sum;
wire [127:0] reg_B;
wire [161:0] \Mult0|auto_generated|w2245w ;
wire [127:0] reg_A;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out10_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out14_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out12_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out18_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out16_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out22_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out20_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out26_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out24_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out30_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out28_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out32_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult9_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult13_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult11_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult17_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult15_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult21_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult19_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult25_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult23_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult29_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult27_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult31_DATAOUT_bus ;

assign \Mult0|auto_generated|w2245w [0] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|w2245w [1] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|w2245w [2] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|w2245w [3] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|w2245w [4] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|w2245w [5] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|w2245w [6] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|w2245w [7] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|w2245w [8] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|w2245w [9] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|w2245w [10] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|w2245w [11] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|w2245w [12] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|w2245w [13] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|w2245w [14] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|w2245w [15] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|w2245w [16] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|w2245w [17] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT28  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT29  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT30  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT31  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT32  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT33  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT34  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT35  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out4~0  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out4~1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out4~2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out4~3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out4~dataout  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out4~DATAOUT1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out4~DATAOUT2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out4~DATAOUT3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out4~DATAOUT4  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out4~DATAOUT5  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out4~DATAOUT6  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out4~DATAOUT7  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out4~DATAOUT8  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out4~DATAOUT9  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out4~DATAOUT10  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out4~DATAOUT11  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out4~DATAOUT12  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out4~DATAOUT13  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out4~DATAOUT14  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out4~DATAOUT15  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out4~DATAOUT16  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out4~DATAOUT17  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out4~DATAOUT18  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out4~DATAOUT19  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out4~DATAOUT20  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out4~DATAOUT21  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out4~DATAOUT22  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out4~DATAOUT23  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out4~DATAOUT24  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out4~DATAOUT25  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out4~DATAOUT26  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out4~DATAOUT27  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out4~DATAOUT28  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out4~DATAOUT29  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out4~DATAOUT30  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out4~DATAOUT31  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out6~dataout  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out6~DATAOUT1  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out6~DATAOUT2  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out6~DATAOUT3  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out6~DATAOUT4  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out6~DATAOUT5  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out6~DATAOUT6  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out6~DATAOUT7  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out6~DATAOUT8  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out6~DATAOUT9  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out6~DATAOUT10  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out6~DATAOUT11  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out6~DATAOUT12  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out6~DATAOUT13  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out6~DATAOUT14  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out6~DATAOUT15  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out6~DATAOUT16  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out6~DATAOUT17  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out6~DATAOUT18  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out6~DATAOUT19  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out6~DATAOUT20  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out6~DATAOUT21  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out6~DATAOUT22  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out6~DATAOUT23  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out6~DATAOUT24  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out6~DATAOUT25  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out6~DATAOUT26  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out6~DATAOUT27  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out6~DATAOUT28  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out6~DATAOUT29  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out6~DATAOUT30  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out6~DATAOUT31  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out6~DATAOUT32  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out6~DATAOUT33  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out6~DATAOUT34  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out6~DATAOUT35  = \Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out10~dataout  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out10~DATAOUT1  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out10~DATAOUT2  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out10~DATAOUT3  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out10~DATAOUT4  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out10~DATAOUT5  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out10~DATAOUT6  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out10~DATAOUT7  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out10~DATAOUT8  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out10~DATAOUT9  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out10~DATAOUT10  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out10~DATAOUT11  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out10~DATAOUT12  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out10~DATAOUT13  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out10~DATAOUT14  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out10~DATAOUT15  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out10~DATAOUT16  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out10~DATAOUT17  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out10~DATAOUT18  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out10~DATAOUT19  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out10~DATAOUT20  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out10~DATAOUT21  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out10~DATAOUT22  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out10~DATAOUT23  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out10~DATAOUT24  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out10~DATAOUT25  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out10~DATAOUT26  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out10~DATAOUT27  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out10~DATAOUT28  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out10~DATAOUT29  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out10~DATAOUT30  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out10~DATAOUT31  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out10~DATAOUT32  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out10~DATAOUT33  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out10~DATAOUT34  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out10~DATAOUT35  = \Mult0|auto_generated|mac_out10_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out8~0  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out8~1  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out8~2  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out8~3  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out8~dataout  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out8~DATAOUT1  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out8~DATAOUT2  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out8~DATAOUT3  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out8~DATAOUT4  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out8~DATAOUT5  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out8~DATAOUT6  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out8~DATAOUT7  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out8~DATAOUT8  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out8~DATAOUT9  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out8~DATAOUT10  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out8~DATAOUT11  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out8~DATAOUT12  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out8~DATAOUT13  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out8~DATAOUT14  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out8~DATAOUT15  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out8~DATAOUT16  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out8~DATAOUT17  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out8~DATAOUT18  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out8~DATAOUT19  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out8~DATAOUT20  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out8~DATAOUT21  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out8~DATAOUT22  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out8~DATAOUT23  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out8~DATAOUT24  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out8~DATAOUT25  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out8~DATAOUT26  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out8~DATAOUT27  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out8~DATAOUT28  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out8~DATAOUT29  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out8~DATAOUT30  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out8~DATAOUT31  = \Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out14~dataout  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out14~DATAOUT1  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out14~DATAOUT2  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out14~DATAOUT3  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out14~DATAOUT4  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out14~DATAOUT5  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out14~DATAOUT6  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out14~DATAOUT7  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out14~DATAOUT8  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out14~DATAOUT9  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out14~DATAOUT10  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out14~DATAOUT11  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out14~DATAOUT12  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out14~DATAOUT13  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out14~DATAOUT14  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out14~DATAOUT15  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out14~DATAOUT16  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out14~DATAOUT17  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out14~DATAOUT18  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out14~DATAOUT19  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out14~DATAOUT20  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out14~DATAOUT21  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out14~DATAOUT22  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out14~DATAOUT23  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out14~DATAOUT24  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out14~DATAOUT25  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out14~DATAOUT26  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out14~DATAOUT27  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out14~DATAOUT28  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out14~DATAOUT29  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out14~DATAOUT30  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out14~DATAOUT31  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out14~DATAOUT32  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out14~DATAOUT33  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out14~DATAOUT34  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out14~DATAOUT35  = \Mult0|auto_generated|mac_out14_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out12~0  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out12~1  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out12~2  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out12~3  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out12~dataout  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out12~DATAOUT1  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out12~DATAOUT2  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out12~DATAOUT3  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out12~DATAOUT4  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out12~DATAOUT5  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out12~DATAOUT6  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out12~DATAOUT7  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out12~DATAOUT8  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out12~DATAOUT9  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out12~DATAOUT10  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out12~DATAOUT11  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out12~DATAOUT12  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out12~DATAOUT13  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out12~DATAOUT14  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out12~DATAOUT15  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out12~DATAOUT16  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out12~DATAOUT17  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out12~DATAOUT18  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out12~DATAOUT19  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out12~DATAOUT20  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out12~DATAOUT21  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out12~DATAOUT22  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out12~DATAOUT23  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out12~DATAOUT24  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out12~DATAOUT25  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out12~DATAOUT26  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out12~DATAOUT27  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out12~DATAOUT28  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out12~DATAOUT29  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out12~DATAOUT30  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out12~DATAOUT31  = \Mult0|auto_generated|mac_out12_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out18~dataout  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out18~DATAOUT1  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out18~DATAOUT2  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out18~DATAOUT3  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out18~DATAOUT4  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out18~DATAOUT5  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out18~DATAOUT6  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out18~DATAOUT7  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out18~DATAOUT8  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out18~DATAOUT9  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out18~DATAOUT10  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out18~DATAOUT11  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out18~DATAOUT12  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out18~DATAOUT13  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out18~DATAOUT14  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out18~DATAOUT15  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out18~DATAOUT16  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out18~DATAOUT17  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out18~DATAOUT18  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out18~DATAOUT19  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out18~DATAOUT20  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out18~DATAOUT21  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out18~DATAOUT22  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out18~DATAOUT23  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out18~DATAOUT24  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out18~DATAOUT25  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out18~DATAOUT26  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out18~DATAOUT27  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out18~DATAOUT28  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out18~DATAOUT29  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out18~DATAOUT30  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out18~DATAOUT31  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out18~DATAOUT32  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out18~DATAOUT33  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out18~DATAOUT34  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out18~DATAOUT35  = \Mult0|auto_generated|mac_out18_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out16~0  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out16~1  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out16~2  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out16~3  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out16~dataout  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out16~DATAOUT1  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out16~DATAOUT2  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out16~DATAOUT3  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out16~DATAOUT4  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out16~DATAOUT5  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out16~DATAOUT6  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out16~DATAOUT7  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out16~DATAOUT8  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out16~DATAOUT9  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out16~DATAOUT10  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out16~DATAOUT11  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out16~DATAOUT12  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out16~DATAOUT13  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out16~DATAOUT14  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out16~DATAOUT15  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out16~DATAOUT16  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out16~DATAOUT17  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out16~DATAOUT18  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out16~DATAOUT19  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out16~DATAOUT20  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out16~DATAOUT21  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out16~DATAOUT22  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out16~DATAOUT23  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out16~DATAOUT24  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out16~DATAOUT25  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out16~DATAOUT26  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out16~DATAOUT27  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out16~DATAOUT28  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out16~DATAOUT29  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out16~DATAOUT30  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out16~DATAOUT31  = \Mult0|auto_generated|mac_out16_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out22~dataout  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out22~DATAOUT1  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out22~DATAOUT2  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out22~DATAOUT3  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out22~DATAOUT4  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out22~DATAOUT5  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out22~DATAOUT6  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out22~DATAOUT7  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out22~DATAOUT8  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out22~DATAOUT9  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out22~DATAOUT10  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out22~DATAOUT11  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out22~DATAOUT12  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out22~DATAOUT13  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out22~DATAOUT14  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out22~DATAOUT15  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out22~DATAOUT16  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out22~DATAOUT17  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out22~DATAOUT18  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out22~DATAOUT19  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out22~DATAOUT20  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out22~DATAOUT21  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out22~DATAOUT22  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out22~DATAOUT23  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out22~DATAOUT24  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out22~DATAOUT25  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out22~DATAOUT26  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out22~DATAOUT27  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out22~DATAOUT28  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out22~DATAOUT29  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out22~DATAOUT30  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out22~DATAOUT31  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out22~DATAOUT32  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out22~DATAOUT33  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out22~DATAOUT34  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out22~DATAOUT35  = \Mult0|auto_generated|mac_out22_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out20~0  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out20~1  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out20~2  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out20~3  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out20~dataout  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out20~DATAOUT1  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out20~DATAOUT2  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out20~DATAOUT3  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out20~DATAOUT4  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out20~DATAOUT5  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out20~DATAOUT6  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out20~DATAOUT7  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out20~DATAOUT8  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out20~DATAOUT9  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out20~DATAOUT10  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out20~DATAOUT11  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out20~DATAOUT12  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out20~DATAOUT13  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out20~DATAOUT14  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out20~DATAOUT15  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out20~DATAOUT16  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out20~DATAOUT17  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out20~DATAOUT18  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out20~DATAOUT19  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out20~DATAOUT20  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out20~DATAOUT21  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out20~DATAOUT22  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out20~DATAOUT23  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out20~DATAOUT24  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out20~DATAOUT25  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out20~DATAOUT26  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out20~DATAOUT27  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out20~DATAOUT28  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out20~DATAOUT29  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out20~DATAOUT30  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out20~DATAOUT31  = \Mult0|auto_generated|mac_out20_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out26~dataout  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out26~DATAOUT1  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out26~DATAOUT2  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out26~DATAOUT3  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out26~DATAOUT4  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out26~DATAOUT5  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out26~DATAOUT6  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out26~DATAOUT7  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out26~DATAOUT8  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out26~DATAOUT9  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out26~DATAOUT10  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out26~DATAOUT11  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out26~DATAOUT12  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out26~DATAOUT13  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out26~DATAOUT14  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out26~DATAOUT15  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out26~DATAOUT16  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out26~DATAOUT17  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out26~DATAOUT18  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out26~DATAOUT19  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out26~DATAOUT20  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out26~DATAOUT21  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out26~DATAOUT22  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out26~DATAOUT23  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out26~DATAOUT24  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out26~DATAOUT25  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out26~DATAOUT26  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out26~DATAOUT27  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out26~DATAOUT28  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out26~DATAOUT29  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out26~DATAOUT30  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out26~DATAOUT31  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out26~DATAOUT32  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out26~DATAOUT33  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out26~DATAOUT34  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out26~DATAOUT35  = \Mult0|auto_generated|mac_out26_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out24~0  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out24~1  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out24~2  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out24~3  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out24~dataout  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out24~DATAOUT1  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out24~DATAOUT2  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out24~DATAOUT3  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out24~DATAOUT4  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out24~DATAOUT5  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out24~DATAOUT6  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out24~DATAOUT7  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out24~DATAOUT8  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out24~DATAOUT9  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out24~DATAOUT10  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out24~DATAOUT11  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out24~DATAOUT12  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out24~DATAOUT13  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out24~DATAOUT14  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out24~DATAOUT15  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out24~DATAOUT16  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out24~DATAOUT17  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out24~DATAOUT18  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out24~DATAOUT19  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out24~DATAOUT20  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out24~DATAOUT21  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out24~DATAOUT22  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out24~DATAOUT23  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out24~DATAOUT24  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out24~DATAOUT25  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out24~DATAOUT26  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out24~DATAOUT27  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out24~DATAOUT28  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out24~DATAOUT29  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out24~DATAOUT30  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out24~DATAOUT31  = \Mult0|auto_generated|mac_out24_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out30~0  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out30~1  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out30~2  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out30~3  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out30~4  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out30~5  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out30~6  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out30~7  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out30~8  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out30~9  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out30~10  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out30~11  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out30~12  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out30~13  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out30~14  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out30~dataout  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out30~DATAOUT1  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out30~DATAOUT2  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out30~DATAOUT3  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out30~DATAOUT4  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out30~DATAOUT5  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out30~DATAOUT6  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out30~DATAOUT7  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out30~DATAOUT8  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out30~DATAOUT9  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out30~DATAOUT10  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out30~DATAOUT11  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out30~DATAOUT12  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out30~DATAOUT13  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out30~DATAOUT14  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out30~DATAOUT15  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out30~DATAOUT16  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out30~DATAOUT17  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out30~DATAOUT18  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out30~DATAOUT19  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out30~DATAOUT20  = \Mult0|auto_generated|mac_out30_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out28~0  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out28~1  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out28~2  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out28~3  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out28~dataout  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out28~DATAOUT1  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out28~DATAOUT2  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out28~DATAOUT3  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out28~DATAOUT4  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out28~DATAOUT5  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out28~DATAOUT6  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out28~DATAOUT7  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out28~DATAOUT8  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out28~DATAOUT9  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out28~DATAOUT10  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out28~DATAOUT11  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out28~DATAOUT12  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out28~DATAOUT13  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out28~DATAOUT14  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out28~DATAOUT15  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out28~DATAOUT16  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out28~DATAOUT17  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out28~DATAOUT18  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out28~DATAOUT19  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out28~DATAOUT20  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out28~DATAOUT21  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out28~DATAOUT22  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out28~DATAOUT23  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out28~DATAOUT24  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out28~DATAOUT25  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out28~DATAOUT26  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out28~DATAOUT27  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out28~DATAOUT28  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out28~DATAOUT29  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out28~DATAOUT30  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out28~DATAOUT31  = \Mult0|auto_generated|mac_out28_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out32~0  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out32~1  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out32~2  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out32~3  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out32~4  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out32~5  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out32~6  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out32~7  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out32~8  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out32~9  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out32~10  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out32~11  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out32~12  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out32~13  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out32~14  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out32~15  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out32~16  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out32~17  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out32~18  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out32~dataout  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out32~DATAOUT1  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out32~DATAOUT2  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out32~DATAOUT3  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out32~DATAOUT4  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out32~DATAOUT5  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out32~DATAOUT6  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out32~DATAOUT7  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out32~DATAOUT8  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out32~DATAOUT9  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out32~DATAOUT10  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out32~DATAOUT11  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out32~DATAOUT12  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out32~DATAOUT13  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out32~DATAOUT14  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out32~DATAOUT15  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out32~DATAOUT16  = \Mult0|auto_generated|mac_out32_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT28  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT29  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT30  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT31  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT32  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT33  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT34  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT35  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult3~0  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult3~1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult3~2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult3~3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult3~dataout  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult3~DATAOUT1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult3~DATAOUT2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult3~DATAOUT3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult3~DATAOUT4  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult3~DATAOUT5  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult3~DATAOUT6  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult3~DATAOUT7  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult3~DATAOUT8  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult3~DATAOUT9  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult3~DATAOUT10  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult3~DATAOUT11  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult3~DATAOUT12  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult3~DATAOUT13  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult3~DATAOUT14  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult3~DATAOUT15  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult3~DATAOUT16  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult3~DATAOUT17  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult3~DATAOUT18  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult3~DATAOUT19  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult3~DATAOUT20  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult3~DATAOUT21  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult3~DATAOUT22  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult3~DATAOUT23  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult3~DATAOUT24  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult3~DATAOUT25  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult3~DATAOUT26  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult3~DATAOUT27  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult3~DATAOUT28  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult3~DATAOUT29  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult3~DATAOUT30  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult3~DATAOUT31  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult5~dataout  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult5~DATAOUT1  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult5~DATAOUT2  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult5~DATAOUT3  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult5~DATAOUT4  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult5~DATAOUT5  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult5~DATAOUT6  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult5~DATAOUT7  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult5~DATAOUT8  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult5~DATAOUT9  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult5~DATAOUT10  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult5~DATAOUT11  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult5~DATAOUT12  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult5~DATAOUT13  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult5~DATAOUT14  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult5~DATAOUT15  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult5~DATAOUT16  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult5~DATAOUT17  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult5~DATAOUT18  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult5~DATAOUT19  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult5~DATAOUT20  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult5~DATAOUT21  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult5~DATAOUT22  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult5~DATAOUT23  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult5~DATAOUT24  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult5~DATAOUT25  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult5~DATAOUT26  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult5~DATAOUT27  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult5~DATAOUT28  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult5~DATAOUT29  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult5~DATAOUT30  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult5~DATAOUT31  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult5~DATAOUT32  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult5~DATAOUT33  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult5~DATAOUT34  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult5~DATAOUT35  = \Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult9~dataout  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult9~DATAOUT1  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult9~DATAOUT2  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult9~DATAOUT3  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult9~DATAOUT4  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult9~DATAOUT5  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult9~DATAOUT6  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult9~DATAOUT7  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult9~DATAOUT8  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult9~DATAOUT9  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult9~DATAOUT10  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult9~DATAOUT11  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult9~DATAOUT12  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult9~DATAOUT13  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult9~DATAOUT14  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult9~DATAOUT15  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult9~DATAOUT16  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult9~DATAOUT17  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult9~DATAOUT18  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult9~DATAOUT19  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult9~DATAOUT20  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult9~DATAOUT21  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult9~DATAOUT22  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult9~DATAOUT23  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult9~DATAOUT24  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult9~DATAOUT25  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult9~DATAOUT26  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult9~DATAOUT27  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult9~DATAOUT28  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult9~DATAOUT29  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult9~DATAOUT30  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult9~DATAOUT31  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult9~DATAOUT32  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult9~DATAOUT33  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult9~DATAOUT34  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult9~DATAOUT35  = \Mult0|auto_generated|mac_mult9_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult7~0  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult7~1  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult7~2  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult7~3  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult7~dataout  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult7~DATAOUT1  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult7~DATAOUT2  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult7~DATAOUT3  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult7~DATAOUT4  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult7~DATAOUT5  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult7~DATAOUT6  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult7~DATAOUT7  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult7~DATAOUT8  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult7~DATAOUT9  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult7~DATAOUT10  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult7~DATAOUT11  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult7~DATAOUT12  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult7~DATAOUT13  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult7~DATAOUT14  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult7~DATAOUT15  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult7~DATAOUT16  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult7~DATAOUT17  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult7~DATAOUT18  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult7~DATAOUT19  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult7~DATAOUT20  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult7~DATAOUT21  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult7~DATAOUT22  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult7~DATAOUT23  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult7~DATAOUT24  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult7~DATAOUT25  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult7~DATAOUT26  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult7~DATAOUT27  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult7~DATAOUT28  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult7~DATAOUT29  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult7~DATAOUT30  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult7~DATAOUT31  = \Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult13~dataout  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult13~DATAOUT1  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult13~DATAOUT2  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult13~DATAOUT3  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult13~DATAOUT4  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult13~DATAOUT5  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult13~DATAOUT6  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult13~DATAOUT7  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult13~DATAOUT8  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult13~DATAOUT9  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult13~DATAOUT10  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult13~DATAOUT11  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult13~DATAOUT12  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult13~DATAOUT13  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult13~DATAOUT14  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult13~DATAOUT15  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult13~DATAOUT16  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult13~DATAOUT17  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult13~DATAOUT18  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult13~DATAOUT19  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult13~DATAOUT20  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult13~DATAOUT21  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult13~DATAOUT22  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult13~DATAOUT23  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult13~DATAOUT24  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult13~DATAOUT25  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult13~DATAOUT26  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult13~DATAOUT27  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult13~DATAOUT28  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult13~DATAOUT29  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult13~DATAOUT30  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult13~DATAOUT31  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult13~DATAOUT32  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult13~DATAOUT33  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult13~DATAOUT34  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult13~DATAOUT35  = \Mult0|auto_generated|mac_mult13_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult11~0  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult11~1  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult11~2  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult11~3  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult11~dataout  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult11~DATAOUT1  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult11~DATAOUT2  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult11~DATAOUT3  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult11~DATAOUT4  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult11~DATAOUT5  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult11~DATAOUT6  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult11~DATAOUT7  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult11~DATAOUT8  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult11~DATAOUT9  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult11~DATAOUT10  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult11~DATAOUT11  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult11~DATAOUT12  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult11~DATAOUT13  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult11~DATAOUT14  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult11~DATAOUT15  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult11~DATAOUT16  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult11~DATAOUT17  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult11~DATAOUT18  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult11~DATAOUT19  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult11~DATAOUT20  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult11~DATAOUT21  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult11~DATAOUT22  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult11~DATAOUT23  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult11~DATAOUT24  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult11~DATAOUT25  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult11~DATAOUT26  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult11~DATAOUT27  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult11~DATAOUT28  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult11~DATAOUT29  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult11~DATAOUT30  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult11~DATAOUT31  = \Mult0|auto_generated|mac_mult11_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult17~dataout  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult17~DATAOUT1  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult17~DATAOUT2  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult17~DATAOUT3  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult17~DATAOUT4  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult17~DATAOUT5  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult17~DATAOUT6  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult17~DATAOUT7  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult17~DATAOUT8  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult17~DATAOUT9  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult17~DATAOUT10  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult17~DATAOUT11  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult17~DATAOUT12  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult17~DATAOUT13  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult17~DATAOUT14  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult17~DATAOUT15  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult17~DATAOUT16  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult17~DATAOUT17  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult17~DATAOUT18  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult17~DATAOUT19  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult17~DATAOUT20  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult17~DATAOUT21  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult17~DATAOUT22  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult17~DATAOUT23  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult17~DATAOUT24  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult17~DATAOUT25  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult17~DATAOUT26  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult17~DATAOUT27  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult17~DATAOUT28  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult17~DATAOUT29  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult17~DATAOUT30  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult17~DATAOUT31  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult17~DATAOUT32  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult17~DATAOUT33  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult17~DATAOUT34  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult17~DATAOUT35  = \Mult0|auto_generated|mac_mult17_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult15~0  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult15~1  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult15~2  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult15~3  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult15~dataout  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult15~DATAOUT1  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult15~DATAOUT2  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult15~DATAOUT3  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult15~DATAOUT4  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult15~DATAOUT5  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult15~DATAOUT6  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult15~DATAOUT7  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult15~DATAOUT8  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult15~DATAOUT9  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult15~DATAOUT10  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult15~DATAOUT11  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult15~DATAOUT12  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult15~DATAOUT13  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult15~DATAOUT14  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult15~DATAOUT15  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult15~DATAOUT16  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult15~DATAOUT17  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult15~DATAOUT18  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult15~DATAOUT19  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult15~DATAOUT20  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult15~DATAOUT21  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult15~DATAOUT22  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult15~DATAOUT23  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult15~DATAOUT24  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult15~DATAOUT25  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult15~DATAOUT26  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult15~DATAOUT27  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult15~DATAOUT28  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult15~DATAOUT29  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult15~DATAOUT30  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult15~DATAOUT31  = \Mult0|auto_generated|mac_mult15_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult21~dataout  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult21~DATAOUT1  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult21~DATAOUT2  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult21~DATAOUT3  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult21~DATAOUT4  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult21~DATAOUT5  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult21~DATAOUT6  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult21~DATAOUT7  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult21~DATAOUT8  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult21~DATAOUT9  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult21~DATAOUT10  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult21~DATAOUT11  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult21~DATAOUT12  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult21~DATAOUT13  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult21~DATAOUT14  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult21~DATAOUT15  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult21~DATAOUT16  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult21~DATAOUT17  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult21~DATAOUT18  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult21~DATAOUT19  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult21~DATAOUT20  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult21~DATAOUT21  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult21~DATAOUT22  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult21~DATAOUT23  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult21~DATAOUT24  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult21~DATAOUT25  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult21~DATAOUT26  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult21~DATAOUT27  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult21~DATAOUT28  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult21~DATAOUT29  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult21~DATAOUT30  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult21~DATAOUT31  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult21~DATAOUT32  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult21~DATAOUT33  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult21~DATAOUT34  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult21~DATAOUT35  = \Mult0|auto_generated|mac_mult21_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult19~0  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult19~1  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult19~2  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult19~3  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult19~dataout  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult19~DATAOUT1  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult19~DATAOUT2  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult19~DATAOUT3  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult19~DATAOUT4  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult19~DATAOUT5  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult19~DATAOUT6  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult19~DATAOUT7  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult19~DATAOUT8  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult19~DATAOUT9  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult19~DATAOUT10  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult19~DATAOUT11  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult19~DATAOUT12  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult19~DATAOUT13  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult19~DATAOUT14  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult19~DATAOUT15  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult19~DATAOUT16  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult19~DATAOUT17  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult19~DATAOUT18  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult19~DATAOUT19  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult19~DATAOUT20  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult19~DATAOUT21  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult19~DATAOUT22  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult19~DATAOUT23  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult19~DATAOUT24  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult19~DATAOUT25  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult19~DATAOUT26  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult19~DATAOUT27  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult19~DATAOUT28  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult19~DATAOUT29  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult19~DATAOUT30  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult19~DATAOUT31  = \Mult0|auto_generated|mac_mult19_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult25~dataout  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult25~DATAOUT1  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult25~DATAOUT2  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult25~DATAOUT3  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult25~DATAOUT4  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult25~DATAOUT5  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult25~DATAOUT6  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult25~DATAOUT7  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult25~DATAOUT8  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult25~DATAOUT9  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult25~DATAOUT10  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult25~DATAOUT11  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult25~DATAOUT12  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult25~DATAOUT13  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult25~DATAOUT14  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult25~DATAOUT15  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult25~DATAOUT16  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult25~DATAOUT17  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult25~DATAOUT18  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult25~DATAOUT19  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult25~DATAOUT20  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult25~DATAOUT21  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult25~DATAOUT22  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult25~DATAOUT23  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult25~DATAOUT24  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult25~DATAOUT25  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult25~DATAOUT26  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult25~DATAOUT27  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult25~DATAOUT28  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult25~DATAOUT29  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult25~DATAOUT30  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult25~DATAOUT31  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult25~DATAOUT32  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult25~DATAOUT33  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult25~DATAOUT34  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult25~DATAOUT35  = \Mult0|auto_generated|mac_mult25_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult23~0  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult23~1  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult23~2  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult23~3  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult23~dataout  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult23~DATAOUT1  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult23~DATAOUT2  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult23~DATAOUT3  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult23~DATAOUT4  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult23~DATAOUT5  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult23~DATAOUT6  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult23~DATAOUT7  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult23~DATAOUT8  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult23~DATAOUT9  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult23~DATAOUT10  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult23~DATAOUT11  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult23~DATAOUT12  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult23~DATAOUT13  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult23~DATAOUT14  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult23~DATAOUT15  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult23~DATAOUT16  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult23~DATAOUT17  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult23~DATAOUT18  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult23~DATAOUT19  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult23~DATAOUT20  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult23~DATAOUT21  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult23~DATAOUT22  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult23~DATAOUT23  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult23~DATAOUT24  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult23~DATAOUT25  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult23~DATAOUT26  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult23~DATAOUT27  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult23~DATAOUT28  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult23~DATAOUT29  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult23~DATAOUT30  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult23~DATAOUT31  = \Mult0|auto_generated|mac_mult23_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult29~0  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult29~1  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult29~2  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult29~3  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult29~4  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult29~5  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult29~6  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult29~7  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult29~8  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult29~9  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult29~10  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult29~11  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult29~12  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult29~13  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult29~14  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult29~dataout  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult29~DATAOUT1  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult29~DATAOUT2  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult29~DATAOUT3  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult29~DATAOUT4  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult29~DATAOUT5  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult29~DATAOUT6  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult29~DATAOUT7  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult29~DATAOUT8  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult29~DATAOUT9  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult29~DATAOUT10  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult29~DATAOUT11  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult29~DATAOUT12  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult29~DATAOUT13  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult29~DATAOUT14  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult29~DATAOUT15  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult29~DATAOUT16  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult29~DATAOUT17  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult29~DATAOUT18  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult29~DATAOUT19  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult29~DATAOUT20  = \Mult0|auto_generated|mac_mult29_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult27~0  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult27~1  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult27~2  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult27~3  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult27~dataout  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult27~DATAOUT1  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult27~DATAOUT2  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult27~DATAOUT3  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult27~DATAOUT4  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult27~DATAOUT5  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult27~DATAOUT6  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult27~DATAOUT7  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult27~DATAOUT8  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult27~DATAOUT9  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult27~DATAOUT10  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult27~DATAOUT11  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult27~DATAOUT12  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult27~DATAOUT13  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult27~DATAOUT14  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult27~DATAOUT15  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult27~DATAOUT16  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult27~DATAOUT17  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult27~DATAOUT18  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult27~DATAOUT19  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult27~DATAOUT20  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult27~DATAOUT21  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult27~DATAOUT22  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult27~DATAOUT23  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult27~DATAOUT24  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult27~DATAOUT25  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult27~DATAOUT26  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult27~DATAOUT27  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult27~DATAOUT28  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult27~DATAOUT29  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult27~DATAOUT30  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult27~DATAOUT31  = \Mult0|auto_generated|mac_mult27_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult31~0  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult31~1  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult31~2  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult31~3  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult31~4  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult31~5  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult31~6  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult31~7  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult31~8  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult31~9  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult31~10  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult31~11  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult31~12  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult31~13  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult31~14  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult31~15  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult31~16  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult31~17  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult31~18  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult31~dataout  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult31~DATAOUT1  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult31~DATAOUT2  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult31~DATAOUT3  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult31~DATAOUT4  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult31~DATAOUT5  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult31~DATAOUT6  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult31~DATAOUT7  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult31~DATAOUT8  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult31~DATAOUT9  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult31~DATAOUT10  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult31~DATAOUT11  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult31~DATAOUT12  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult31~DATAOUT13  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult31~DATAOUT14  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult31~DATAOUT15  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult31~DATAOUT16  = \Mult0|auto_generated|mac_mult31_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X70_Y33_N0
fiftyfivenm_io_obuf \sum[0]~output (
	.i(reg_sum[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[0]~output .bus_hold = "false";
defparam \sum[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
fiftyfivenm_io_obuf \sum[1]~output (
	.i(reg_sum[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[1]~output .bus_hold = "false";
defparam \sum[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
fiftyfivenm_io_obuf \sum[2]~output (
	.i(reg_sum[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[2]~output .bus_hold = "false";
defparam \sum[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
fiftyfivenm_io_obuf \sum[3]~output (
	.i(reg_sum[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[3]~output .bus_hold = "false";
defparam \sum[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
fiftyfivenm_io_obuf \sum[4]~output (
	.i(reg_sum[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[4]~output .bus_hold = "false";
defparam \sum[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
fiftyfivenm_io_obuf \sum[5]~output (
	.i(reg_sum[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[5]~output .bus_hold = "false";
defparam \sum[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
fiftyfivenm_io_obuf \sum[6]~output (
	.i(reg_sum[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[6]~output .bus_hold = "false";
defparam \sum[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
fiftyfivenm_io_obuf \sum[7]~output (
	.i(reg_sum[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[7]~output .bus_hold = "false";
defparam \sum[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
fiftyfivenm_io_obuf \sum[8]~output (
	.i(reg_sum[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[8]~output .bus_hold = "false";
defparam \sum[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
fiftyfivenm_io_obuf \sum[9]~output (
	.i(reg_sum[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[9]~output .bus_hold = "false";
defparam \sum[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
fiftyfivenm_io_obuf \sum[10]~output (
	.i(reg_sum[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[10]~output .bus_hold = "false";
defparam \sum[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
fiftyfivenm_io_obuf \sum[11]~output (
	.i(reg_sum[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[11]~output .bus_hold = "false";
defparam \sum[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
fiftyfivenm_io_obuf \sum[12]~output (
	.i(reg_sum[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[12]~output .bus_hold = "false";
defparam \sum[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
fiftyfivenm_io_obuf \sum[13]~output (
	.i(reg_sum[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[13]~output .bus_hold = "false";
defparam \sum[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
fiftyfivenm_io_obuf \sum[14]~output (
	.i(reg_sum[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[14]~output .bus_hold = "false";
defparam \sum[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
fiftyfivenm_io_obuf \sum[15]~output (
	.i(reg_sum[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[15]~output .bus_hold = "false";
defparam \sum[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
fiftyfivenm_io_obuf \sum[16]~output (
	.i(reg_sum[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[16]~output .bus_hold = "false";
defparam \sum[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
fiftyfivenm_io_obuf \sum[17]~output (
	.i(reg_sum[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[17]~output .bus_hold = "false";
defparam \sum[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
fiftyfivenm_io_obuf \sum[18]~output (
	.i(reg_sum[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[18]~output .bus_hold = "false";
defparam \sum[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N0
fiftyfivenm_io_obuf \sum[19]~output (
	.i(reg_sum[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[19]~output .bus_hold = "false";
defparam \sum[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
fiftyfivenm_io_obuf \sum[20]~output (
	.i(reg_sum[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[20]~output .bus_hold = "false";
defparam \sum[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
fiftyfivenm_io_obuf \sum[21]~output (
	.i(reg_sum[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[21]~output .bus_hold = "false";
defparam \sum[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
fiftyfivenm_io_obuf \sum[22]~output (
	.i(reg_sum[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[22]~output .bus_hold = "false";
defparam \sum[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
fiftyfivenm_io_obuf \sum[23]~output (
	.i(reg_sum[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[23]~output .bus_hold = "false";
defparam \sum[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
fiftyfivenm_io_obuf \sum[24]~output (
	.i(reg_sum[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[24]~output .bus_hold = "false";
defparam \sum[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N2
fiftyfivenm_io_obuf \sum[25]~output (
	.i(reg_sum[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[25]~output .bus_hold = "false";
defparam \sum[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
fiftyfivenm_io_obuf \sum[26]~output (
	.i(reg_sum[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[26]~output .bus_hold = "false";
defparam \sum[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
fiftyfivenm_io_obuf \sum[27]~output (
	.i(reg_sum[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[27]~output .bus_hold = "false";
defparam \sum[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
fiftyfivenm_io_obuf \sum[28]~output (
	.i(reg_sum[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[28]~output .bus_hold = "false";
defparam \sum[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N4
fiftyfivenm_io_obuf \sum[29]~output (
	.i(reg_sum[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[29]~output .bus_hold = "false";
defparam \sum[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N0
fiftyfivenm_io_obuf \sum[30]~output (
	.i(reg_sum[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[30]~output .bus_hold = "false";
defparam \sum[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
fiftyfivenm_io_obuf \sum[31]~output (
	.i(reg_sum[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[31]~output .bus_hold = "false";
defparam \sum[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N0
fiftyfivenm_io_obuf \sum[32]~output (
	.i(reg_sum[32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[32]~output .bus_hold = "false";
defparam \sum[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N2
fiftyfivenm_io_obuf \sum[33]~output (
	.i(reg_sum[33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[33]~output .bus_hold = "false";
defparam \sum[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
fiftyfivenm_io_obuf \sum[34]~output (
	.i(reg_sum[34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[34]~output .bus_hold = "false";
defparam \sum[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
fiftyfivenm_io_obuf \sum[35]~output (
	.i(reg_sum[35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[35]~output .bus_hold = "false";
defparam \sum[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N8
fiftyfivenm_io_obuf \sum[36]~output (
	.i(reg_sum[36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[36]~output .bus_hold = "false";
defparam \sum[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
fiftyfivenm_io_obuf \sum[37]~output (
	.i(reg_sum[37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[37]~output .bus_hold = "false";
defparam \sum[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
fiftyfivenm_io_obuf \sum[38]~output (
	.i(reg_sum[38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[38]~output .bus_hold = "false";
defparam \sum[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N14
fiftyfivenm_io_obuf \sum[39]~output (
	.i(reg_sum[39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[39]~output .bus_hold = "false";
defparam \sum[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
fiftyfivenm_io_obuf \sum[40]~output (
	.i(reg_sum[40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[40]~output .bus_hold = "false";
defparam \sum[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N18
fiftyfivenm_io_obuf \sum[41]~output (
	.i(reg_sum[41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[41]~output .bus_hold = "false";
defparam \sum[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N20
fiftyfivenm_io_obuf \sum[42]~output (
	.i(reg_sum[42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[42]~output .bus_hold = "false";
defparam \sum[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N22
fiftyfivenm_io_obuf \sum[43]~output (
	.i(reg_sum[43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[43]~output .bus_hold = "false";
defparam \sum[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
fiftyfivenm_io_obuf \sum[44]~output (
	.i(reg_sum[44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[44]~output .bus_hold = "false";
defparam \sum[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N26
fiftyfivenm_io_obuf \sum[45]~output (
	.i(reg_sum[45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[45]~output .bus_hold = "false";
defparam \sum[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N28
fiftyfivenm_io_obuf \sum[46]~output (
	.i(reg_sum[46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[46]~output .bus_hold = "false";
defparam \sum[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N30
fiftyfivenm_io_obuf \sum[47]~output (
	.i(reg_sum[47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[47]~output .bus_hold = "false";
defparam \sum[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
fiftyfivenm_io_obuf \sum[48]~output (
	.i(reg_sum[48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[48]~output .bus_hold = "false";
defparam \sum[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N2
fiftyfivenm_io_obuf \sum[49]~output (
	.i(reg_sum[49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[49]~output .bus_hold = "false";
defparam \sum[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
fiftyfivenm_io_obuf \sum[50]~output (
	.i(reg_sum[50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[50]~output .bus_hold = "false";
defparam \sum[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
fiftyfivenm_io_obuf \sum[51]~output (
	.i(reg_sum[51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[51]~output .bus_hold = "false";
defparam \sum[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
fiftyfivenm_io_obuf \sum[52]~output (
	.i(reg_sum[52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[52]~output .bus_hold = "false";
defparam \sum[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
fiftyfivenm_io_obuf \sum[53]~output (
	.i(reg_sum[53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[53]~output .bus_hold = "false";
defparam \sum[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
fiftyfivenm_io_obuf \sum[54]~output (
	.i(reg_sum[54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[54]~output .bus_hold = "false";
defparam \sum[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
fiftyfivenm_io_obuf \sum[55]~output (
	.i(reg_sum[55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[55]~output .bus_hold = "false";
defparam \sum[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
fiftyfivenm_io_obuf \sum[56]~output (
	.i(reg_sum[56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[56]~output .bus_hold = "false";
defparam \sum[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
fiftyfivenm_io_obuf \sum[57]~output (
	.i(reg_sum[57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[57]~output .bus_hold = "false";
defparam \sum[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N18
fiftyfivenm_io_obuf \sum[58]~output (
	.i(reg_sum[58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[58]~output .bus_hold = "false";
defparam \sum[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
fiftyfivenm_io_obuf \sum[59]~output (
	.i(reg_sum[59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[59]~output .bus_hold = "false";
defparam \sum[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
fiftyfivenm_io_obuf \sum[60]~output (
	.i(reg_sum[60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[60]~output .bus_hold = "false";
defparam \sum[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
fiftyfivenm_io_obuf \sum[61]~output (
	.i(reg_sum[61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[61]~output .bus_hold = "false";
defparam \sum[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
fiftyfivenm_io_obuf \sum[62]~output (
	.i(reg_sum[62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[62]~output .bus_hold = "false";
defparam \sum[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
fiftyfivenm_io_obuf \sum[63]~output (
	.i(reg_sum[63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[63]~output .bus_hold = "false";
defparam \sum[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
fiftyfivenm_io_obuf \sum[64]~output (
	.i(reg_sum[64]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[64]~output .bus_hold = "false";
defparam \sum[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
fiftyfivenm_io_obuf \sum[65]~output (
	.i(reg_sum[65]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[65]~output .bus_hold = "false";
defparam \sum[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
fiftyfivenm_io_obuf \sum[66]~output (
	.i(reg_sum[66]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[66]~output .bus_hold = "false";
defparam \sum[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
fiftyfivenm_io_obuf \sum[67]~output (
	.i(reg_sum[67]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[67]~output .bus_hold = "false";
defparam \sum[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
fiftyfivenm_io_obuf \sum[68]~output (
	.i(reg_sum[68]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[68]~output .bus_hold = "false";
defparam \sum[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
fiftyfivenm_io_obuf \sum[69]~output (
	.i(reg_sum[69]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[69]~output .bus_hold = "false";
defparam \sum[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
fiftyfivenm_io_obuf \sum[70]~output (
	.i(reg_sum[70]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[70]~output .bus_hold = "false";
defparam \sum[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
fiftyfivenm_io_obuf \sum[71]~output (
	.i(reg_sum[71]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[71]~output .bus_hold = "false";
defparam \sum[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
fiftyfivenm_io_obuf \sum[72]~output (
	.i(reg_sum[72]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[72]~output .bus_hold = "false";
defparam \sum[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
fiftyfivenm_io_obuf \sum[73]~output (
	.i(reg_sum[73]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[73]~output .bus_hold = "false";
defparam \sum[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
fiftyfivenm_io_obuf \sum[74]~output (
	.i(reg_sum[74]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[74]~output .bus_hold = "false";
defparam \sum[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
fiftyfivenm_io_obuf \sum[75]~output (
	.i(reg_sum[75]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[75]~output .bus_hold = "false";
defparam \sum[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
fiftyfivenm_io_obuf \sum[76]~output (
	.i(reg_sum[76]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[76]~output .bus_hold = "false";
defparam \sum[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
fiftyfivenm_io_obuf \sum[77]~output (
	.i(reg_sum[77]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[77]~output .bus_hold = "false";
defparam \sum[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
fiftyfivenm_io_obuf \sum[78]~output (
	.i(reg_sum[78]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[78]~output .bus_hold = "false";
defparam \sum[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
fiftyfivenm_io_obuf \sum[79]~output (
	.i(reg_sum[79]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[79]~output .bus_hold = "false";
defparam \sum[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N0
fiftyfivenm_io_obuf \sum[80]~output (
	.i(reg_sum[80]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[80]~output .bus_hold = "false";
defparam \sum[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N0
fiftyfivenm_io_obuf \sum[81]~output (
	.i(reg_sum[81]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[81]~output .bus_hold = "false";
defparam \sum[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N2
fiftyfivenm_io_obuf \sum[82]~output (
	.i(reg_sum[82]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[82]~output .bus_hold = "false";
defparam \sum[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N4
fiftyfivenm_io_obuf \sum[83]~output (
	.i(reg_sum[83]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[83]~output .bus_hold = "false";
defparam \sum[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N6
fiftyfivenm_io_obuf \sum[84]~output (
	.i(reg_sum[84]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[84]~output .bus_hold = "false";
defparam \sum[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N8
fiftyfivenm_io_obuf \sum[85]~output (
	.i(reg_sum[85]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[85]~output .bus_hold = "false";
defparam \sum[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N10
fiftyfivenm_io_obuf \sum[86]~output (
	.i(reg_sum[86]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[86]~output .bus_hold = "false";
defparam \sum[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N12
fiftyfivenm_io_obuf \sum[87]~output (
	.i(reg_sum[87]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[87]~output .bus_hold = "false";
defparam \sum[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N14
fiftyfivenm_io_obuf \sum[88]~output (
	.i(reg_sum[88]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[88]~output .bus_hold = "false";
defparam \sum[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N16
fiftyfivenm_io_obuf \sum[89]~output (
	.i(reg_sum[89]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[89]~output .bus_hold = "false";
defparam \sum[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N18
fiftyfivenm_io_obuf \sum[90]~output (
	.i(reg_sum[90]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[90]~output .bus_hold = "false";
defparam \sum[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N20
fiftyfivenm_io_obuf \sum[91]~output (
	.i(reg_sum[91]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[91]~output .bus_hold = "false";
defparam \sum[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N22
fiftyfivenm_io_obuf \sum[92]~output (
	.i(reg_sum[92]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[92]~output .bus_hold = "false";
defparam \sum[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N24
fiftyfivenm_io_obuf \sum[93]~output (
	.i(reg_sum[93]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[93]~output .bus_hold = "false";
defparam \sum[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N26
fiftyfivenm_io_obuf \sum[94]~output (
	.i(reg_sum[94]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[94]~output .bus_hold = "false";
defparam \sum[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y26_N28
fiftyfivenm_io_obuf \sum[95]~output (
	.i(reg_sum[95]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[95]~output .bus_hold = "false";
defparam \sum[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
fiftyfivenm_io_obuf \sum[96]~output (
	.i(reg_sum[96]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[96]~output .bus_hold = "false";
defparam \sum[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
fiftyfivenm_io_obuf \sum[97]~output (
	.i(reg_sum[97]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[97]~output .bus_hold = "false";
defparam \sum[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N0
fiftyfivenm_io_obuf \sum[98]~output (
	.i(reg_sum[98]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[98]~output .bus_hold = "false";
defparam \sum[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
fiftyfivenm_io_obuf \sum[99]~output (
	.i(reg_sum[99]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[99]~output .bus_hold = "false";
defparam \sum[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
fiftyfivenm_io_obuf \sum[100]~output (
	.i(reg_sum[100]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[100]~output .bus_hold = "false";
defparam \sum[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N2
fiftyfivenm_io_obuf \sum[101]~output (
	.i(reg_sum[101]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[101]~output .bus_hold = "false";
defparam \sum[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
fiftyfivenm_io_obuf \sum[102]~output (
	.i(reg_sum[102]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[102]~output .bus_hold = "false";
defparam \sum[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
fiftyfivenm_io_obuf \sum[103]~output (
	.i(reg_sum[103]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[103]~output .bus_hold = "false";
defparam \sum[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
fiftyfivenm_io_obuf \sum[104]~output (
	.i(reg_sum[104]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[104]~output .bus_hold = "false";
defparam \sum[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N4
fiftyfivenm_io_obuf \sum[105]~output (
	.i(reg_sum[105]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[105]~output .bus_hold = "false";
defparam \sum[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N0
fiftyfivenm_io_obuf \sum[106]~output (
	.i(reg_sum[106]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[106]~output .bus_hold = "false";
defparam \sum[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
fiftyfivenm_io_obuf \sum[107]~output (
	.i(reg_sum[107]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[107]~output .bus_hold = "false";
defparam \sum[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
fiftyfivenm_io_obuf \sum[108]~output (
	.i(reg_sum[108]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[108]~output .bus_hold = "false";
defparam \sum[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N4
fiftyfivenm_io_obuf \sum[109]~output (
	.i(reg_sum[109]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[109]~output .bus_hold = "false";
defparam \sum[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N6
fiftyfivenm_io_obuf \sum[110]~output (
	.i(reg_sum[110]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[110]~output .bus_hold = "false";
defparam \sum[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
fiftyfivenm_io_obuf \sum[111]~output (
	.i(reg_sum[111]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[111]~output .bus_hold = "false";
defparam \sum[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
fiftyfivenm_io_obuf \sum[112]~output (
	.i(reg_sum[112]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[112]~output .bus_hold = "false";
defparam \sum[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N2
fiftyfivenm_io_obuf \sum[113]~output (
	.i(reg_sum[113]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[113]~output .bus_hold = "false";
defparam \sum[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
fiftyfivenm_io_obuf \sum[114]~output (
	.i(reg_sum[114]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[114]~output .bus_hold = "false";
defparam \sum[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N6
fiftyfivenm_io_obuf \sum[115]~output (
	.i(reg_sum[115]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[115]~output .bus_hold = "false";
defparam \sum[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N8
fiftyfivenm_io_obuf \sum[116]~output (
	.i(reg_sum[116]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[116]~output .bus_hold = "false";
defparam \sum[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
fiftyfivenm_io_obuf \sum[117]~output (
	.i(reg_sum[117]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[117]~output .bus_hold = "false";
defparam \sum[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
fiftyfivenm_io_obuf \sum[118]~output (
	.i(reg_sum[118]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[118]~output .bus_hold = "false";
defparam \sum[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N14
fiftyfivenm_io_obuf \sum[119]~output (
	.i(reg_sum[119]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[119]~output .bus_hold = "false";
defparam \sum[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
fiftyfivenm_io_obuf \sum[120]~output (
	.i(reg_sum[120]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[120]~output .bus_hold = "false";
defparam \sum[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
fiftyfivenm_io_obuf \sum[121]~output (
	.i(reg_sum[121]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[121]~output .bus_hold = "false";
defparam \sum[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N20
fiftyfivenm_io_obuf \sum[122]~output (
	.i(reg_sum[122]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[122]~output .bus_hold = "false";
defparam \sum[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N22
fiftyfivenm_io_obuf \sum[123]~output (
	.i(reg_sum[123]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[123]~output .bus_hold = "false";
defparam \sum[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
fiftyfivenm_io_obuf \sum[124]~output (
	.i(reg_sum[124]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[124]~output .bus_hold = "false";
defparam \sum[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
fiftyfivenm_io_obuf \sum[125]~output (
	.i(reg_sum[125]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[125]~output .bus_hold = "false";
defparam \sum[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N26
fiftyfivenm_io_obuf \sum[126]~output (
	.i(reg_sum[126]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[126]~output .bus_hold = "false";
defparam \sum[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
fiftyfivenm_io_obuf \sum[127]~output (
	.i(reg_sum[127]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[127]~output .bus_hold = "false";
defparam \sum[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
fiftyfivenm_io_obuf \sum[128]~output (
	.i(reg_sum[128]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[128]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[128]~output .bus_hold = "false";
defparam \sum[128]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N4
fiftyfivenm_io_obuf \sum[129]~output (
	.i(reg_sum[129]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[129]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[129]~output .bus_hold = "false";
defparam \sum[129]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N6
fiftyfivenm_io_obuf \sum[130]~output (
	.i(reg_sum[130]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[130]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[130]~output .bus_hold = "false";
defparam \sum[130]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N4
fiftyfivenm_io_obuf \sum[131]~output (
	.i(reg_sum[131]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[131]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[131]~output .bus_hold = "false";
defparam \sum[131]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N8
fiftyfivenm_io_obuf \sum[132]~output (
	.i(reg_sum[132]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[132]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[132]~output .bus_hold = "false";
defparam \sum[132]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N10
fiftyfivenm_io_obuf \sum[133]~output (
	.i(reg_sum[133]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[133]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[133]~output .bus_hold = "false";
defparam \sum[133]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N12
fiftyfivenm_io_obuf \sum[134]~output (
	.i(reg_sum[134]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[134]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[134]~output .bus_hold = "false";
defparam \sum[134]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N14
fiftyfivenm_io_obuf \sum[135]~output (
	.i(reg_sum[135]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[135]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[135]~output .bus_hold = "false";
defparam \sum[135]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N16
fiftyfivenm_io_obuf \sum[136]~output (
	.i(reg_sum[136]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[136]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[136]~output .bus_hold = "false";
defparam \sum[136]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N6
fiftyfivenm_io_obuf \sum[137]~output (
	.i(reg_sum[137]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[137]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[137]~output .bus_hold = "false";
defparam \sum[137]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N8
fiftyfivenm_io_obuf \sum[138]~output (
	.i(reg_sum[138]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[138]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[138]~output .bus_hold = "false";
defparam \sum[138]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N18
fiftyfivenm_io_obuf \sum[139]~output (
	.i(reg_sum[139]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[139]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[139]~output .bus_hold = "false";
defparam \sum[139]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N20
fiftyfivenm_io_obuf \sum[140]~output (
	.i(reg_sum[140]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[140]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[140]~output .bus_hold = "false";
defparam \sum[140]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N22
fiftyfivenm_io_obuf \sum[141]~output (
	.i(reg_sum[141]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[141]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[141]~output .bus_hold = "false";
defparam \sum[141]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N14
fiftyfivenm_io_obuf \sum[142]~output (
	.i(reg_sum[142]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[142]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[142]~output .bus_hold = "false";
defparam \sum[142]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N16
fiftyfivenm_io_obuf \sum[143]~output (
	.i(reg_sum[143]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[143]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[143]~output .bus_hold = "false";
defparam \sum[143]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N0
fiftyfivenm_io_obuf \sum[144]~output (
	.i(reg_sum[144]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[144]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[144]~output .bus_hold = "false";
defparam \sum[144]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N2
fiftyfivenm_io_obuf \sum[145]~output (
	.i(reg_sum[145]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[145]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[145]~output .bus_hold = "false";
defparam \sum[145]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N4
fiftyfivenm_io_obuf \sum[146]~output (
	.i(reg_sum[146]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[146]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[146]~output .bus_hold = "false";
defparam \sum[146]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N6
fiftyfivenm_io_obuf \sum[147]~output (
	.i(reg_sum[147]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[147]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[147]~output .bus_hold = "false";
defparam \sum[147]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N8
fiftyfivenm_io_obuf \sum[148]~output (
	.i(reg_sum[148]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[148]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[148]~output .bus_hold = "false";
defparam \sum[148]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N10
fiftyfivenm_io_obuf \sum[149]~output (
	.i(reg_sum[149]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[149]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[149]~output .bus_hold = "false";
defparam \sum[149]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N12
fiftyfivenm_io_obuf \sum[150]~output (
	.i(reg_sum[150]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[150]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[150]~output .bus_hold = "false";
defparam \sum[150]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N14
fiftyfivenm_io_obuf \sum[151]~output (
	.i(reg_sum[151]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[151]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[151]~output .bus_hold = "false";
defparam \sum[151]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N16
fiftyfivenm_io_obuf \sum[152]~output (
	.i(reg_sum[152]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[152]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[152]~output .bus_hold = "false";
defparam \sum[152]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N18
fiftyfivenm_io_obuf \sum[153]~output (
	.i(reg_sum[153]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[153]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[153]~output .bus_hold = "false";
defparam \sum[153]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N20
fiftyfivenm_io_obuf \sum[154]~output (
	.i(reg_sum[154]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[154]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[154]~output .bus_hold = "false";
defparam \sum[154]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N22
fiftyfivenm_io_obuf \sum[155]~output (
	.i(reg_sum[155]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[155]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[155]~output .bus_hold = "false";
defparam \sum[155]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N24
fiftyfivenm_io_obuf \sum[156]~output (
	.i(reg_sum[156]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[156]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[156]~output .bus_hold = "false";
defparam \sum[156]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N26
fiftyfivenm_io_obuf \sum[157]~output (
	.i(reg_sum[157]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[157]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[157]~output .bus_hold = "false";
defparam \sum[157]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N28
fiftyfivenm_io_obuf \sum[158]~output (
	.i(reg_sum[158]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[158]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[158]~output .bus_hold = "false";
defparam \sum[158]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N30
fiftyfivenm_io_obuf \sum[159]~output (
	.i(reg_sum[159]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[159]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[159]~output .bus_hold = "false";
defparam \sum[159]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
fiftyfivenm_io_obuf \sum[160]~output (
	.i(reg_sum[160]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[160]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[160]~output .bus_hold = "false";
defparam \sum[160]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
fiftyfivenm_io_obuf \sum[161]~output (
	.i(reg_sum[161]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[161]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[161]~output .bus_hold = "false";
defparam \sum[161]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N0
fiftyfivenm_io_obuf \sum[162]~output (
	.i(reg_sum[162]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[162]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[162]~output .bus_hold = "false";
defparam \sum[162]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N0
fiftyfivenm_io_obuf \sum[163]~output (
	.i(reg_sum[163]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[163]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[163]~output .bus_hold = "false";
defparam \sum[163]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N0
fiftyfivenm_io_obuf \sum[164]~output (
	.i(reg_sum[164]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[164]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[164]~output .bus_hold = "false";
defparam \sum[164]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
fiftyfivenm_io_obuf \sum[165]~output (
	.i(reg_sum[165]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[165]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[165]~output .bus_hold = "false";
defparam \sum[165]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N2
fiftyfivenm_io_obuf \sum[166]~output (
	.i(reg_sum[166]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[166]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[166]~output .bus_hold = "false";
defparam \sum[166]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
fiftyfivenm_io_obuf \sum[167]~output (
	.i(reg_sum[167]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[167]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[167]~output .bus_hold = "false";
defparam \sum[167]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N0
fiftyfivenm_io_obuf \sum[168]~output (
	.i(reg_sum[168]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[168]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[168]~output .bus_hold = "false";
defparam \sum[168]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N2
fiftyfivenm_io_obuf \sum[169]~output (
	.i(reg_sum[169]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[169]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[169]~output .bus_hold = "false";
defparam \sum[169]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
fiftyfivenm_io_obuf \sum[170]~output (
	.i(reg_sum[170]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[170]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[170]~output .bus_hold = "false";
defparam \sum[170]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
fiftyfivenm_io_obuf \sum[171]~output (
	.i(reg_sum[171]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[171]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[171]~output .bus_hold = "false";
defparam \sum[171]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N4
fiftyfivenm_io_obuf \sum[172]~output (
	.i(reg_sum[172]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[172]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[172]~output .bus_hold = "false";
defparam \sum[172]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N6
fiftyfivenm_io_obuf \sum[173]~output (
	.i(reg_sum[173]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[173]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[173]~output .bus_hold = "false";
defparam \sum[173]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N4
fiftyfivenm_io_obuf \sum[174]~output (
	.i(reg_sum[174]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[174]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[174]~output .bus_hold = "false";
defparam \sum[174]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
fiftyfivenm_io_obuf \sum[175]~output (
	.i(reg_sum[175]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[175]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[175]~output .bus_hold = "false";
defparam \sum[175]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
fiftyfivenm_io_obuf \sum[176]~output (
	.i(reg_sum[176]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[176]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[176]~output .bus_hold = "false";
defparam \sum[176]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
fiftyfivenm_io_obuf \sum[177]~output (
	.i(reg_sum[177]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[177]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[177]~output .bus_hold = "false";
defparam \sum[177]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
fiftyfivenm_io_obuf \sum[178]~output (
	.i(reg_sum[178]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[178]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[178]~output .bus_hold = "false";
defparam \sum[178]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
fiftyfivenm_io_obuf \sum[179]~output (
	.i(reg_sum[179]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[179]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[179]~output .bus_hold = "false";
defparam \sum[179]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
fiftyfivenm_io_obuf \sum[180]~output (
	.i(reg_sum[180]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[180]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[180]~output .bus_hold = "false";
defparam \sum[180]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
fiftyfivenm_io_obuf \sum[181]~output (
	.i(reg_sum[181]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[181]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[181]~output .bus_hold = "false";
defparam \sum[181]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
fiftyfivenm_io_obuf \sum[182]~output (
	.i(reg_sum[182]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[182]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[182]~output .bus_hold = "false";
defparam \sum[182]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
fiftyfivenm_io_obuf \sum[183]~output (
	.i(reg_sum[183]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[183]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[183]~output .bus_hold = "false";
defparam \sum[183]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
fiftyfivenm_io_obuf \sum[184]~output (
	.i(reg_sum[184]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[184]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[184]~output .bus_hold = "false";
defparam \sum[184]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
fiftyfivenm_io_obuf \sum[185]~output (
	.i(reg_sum[185]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[185]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[185]~output .bus_hold = "false";
defparam \sum[185]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
fiftyfivenm_io_obuf \sum[186]~output (
	.i(reg_sum[186]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[186]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[186]~output .bus_hold = "false";
defparam \sum[186]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
fiftyfivenm_io_obuf \sum[187]~output (
	.i(reg_sum[187]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[187]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[187]~output .bus_hold = "false";
defparam \sum[187]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
fiftyfivenm_io_obuf \sum[188]~output (
	.i(reg_sum[188]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[188]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[188]~output .bus_hold = "false";
defparam \sum[188]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
fiftyfivenm_io_obuf \sum[189]~output (
	.i(reg_sum[189]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[189]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[189]~output .bus_hold = "false";
defparam \sum[189]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
fiftyfivenm_io_obuf \sum[190]~output (
	.i(reg_sum[190]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[190]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[190]~output .bus_hold = "false";
defparam \sum[190]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
fiftyfivenm_io_obuf \sum[191]~output (
	.i(reg_sum[191]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[191]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[191]~output .bus_hold = "false";
defparam \sum[191]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N0
fiftyfivenm_io_obuf \sum[192]~output (
	.i(reg_sum[192]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[192]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[192]~output .bus_hold = "false";
defparam \sum[192]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N0
fiftyfivenm_io_obuf \sum[193]~output (
	.i(reg_sum[193]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[193]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[193]~output .bus_hold = "false";
defparam \sum[193]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N2
fiftyfivenm_io_obuf \sum[194]~output (
	.i(reg_sum[194]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[194]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[194]~output .bus_hold = "false";
defparam \sum[194]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N2
fiftyfivenm_io_obuf \sum[195]~output (
	.i(reg_sum[195]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[195]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[195]~output .bus_hold = "false";
defparam \sum[195]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N0
fiftyfivenm_io_obuf \sum[196]~output (
	.i(reg_sum[196]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[196]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[196]~output .bus_hold = "false";
defparam \sum[196]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N4
fiftyfivenm_io_obuf \sum[197]~output (
	.i(reg_sum[197]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[197]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[197]~output .bus_hold = "false";
defparam \sum[197]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N6
fiftyfivenm_io_obuf \sum[198]~output (
	.i(reg_sum[198]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[198]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[198]~output .bus_hold = "false";
defparam \sum[198]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N0
fiftyfivenm_io_obuf \sum[199]~output (
	.i(reg_sum[199]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[199]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[199]~output .bus_hold = "false";
defparam \sum[199]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N4
fiftyfivenm_io_obuf \sum[200]~output (
	.i(reg_sum[200]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[200]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[200]~output .bus_hold = "false";
defparam \sum[200]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N6
fiftyfivenm_io_obuf \sum[201]~output (
	.i(reg_sum[201]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[201]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[201]~output .bus_hold = "false";
defparam \sum[201]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N8
fiftyfivenm_io_obuf \sum[202]~output (
	.i(reg_sum[202]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[202]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[202]~output .bus_hold = "false";
defparam \sum[202]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N8
fiftyfivenm_io_obuf \sum[203]~output (
	.i(reg_sum[203]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[203]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[203]~output .bus_hold = "false";
defparam \sum[203]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N10
fiftyfivenm_io_obuf \sum[204]~output (
	.i(reg_sum[204]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[204]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[204]~output .bus_hold = "false";
defparam \sum[204]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N10
fiftyfivenm_io_obuf \sum[205]~output (
	.i(reg_sum[205]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[205]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[205]~output .bus_hold = "false";
defparam \sum[205]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N12
fiftyfivenm_io_obuf \sum[206]~output (
	.i(reg_sum[206]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[206]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[206]~output .bus_hold = "false";
defparam \sum[206]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N14
fiftyfivenm_io_obuf \sum[207]~output (
	.i(reg_sum[207]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[207]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[207]~output .bus_hold = "false";
defparam \sum[207]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
fiftyfivenm_io_obuf \sum[208]~output (
	.i(reg_sum[208]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[208]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[208]~output .bus_hold = "false";
defparam \sum[208]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
fiftyfivenm_io_obuf \sum[209]~output (
	.i(reg_sum[209]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[209]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[209]~output .bus_hold = "false";
defparam \sum[209]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
fiftyfivenm_io_obuf \sum[210]~output (
	.i(reg_sum[210]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[210]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[210]~output .bus_hold = "false";
defparam \sum[210]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
fiftyfivenm_io_obuf \sum[211]~output (
	.i(reg_sum[211]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[211]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[211]~output .bus_hold = "false";
defparam \sum[211]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
fiftyfivenm_io_obuf \sum[212]~output (
	.i(reg_sum[212]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[212]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[212]~output .bus_hold = "false";
defparam \sum[212]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
fiftyfivenm_io_obuf \sum[213]~output (
	.i(reg_sum[213]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[213]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[213]~output .bus_hold = "false";
defparam \sum[213]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
fiftyfivenm_io_obuf \sum[214]~output (
	.i(reg_sum[214]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[214]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[214]~output .bus_hold = "false";
defparam \sum[214]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
fiftyfivenm_io_obuf \sum[215]~output (
	.i(reg_sum[215]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[215]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[215]~output .bus_hold = "false";
defparam \sum[215]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
fiftyfivenm_io_obuf \sum[216]~output (
	.i(reg_sum[216]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[216]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[216]~output .bus_hold = "false";
defparam \sum[216]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
fiftyfivenm_io_obuf \sum[217]~output (
	.i(reg_sum[217]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[217]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[217]~output .bus_hold = "false";
defparam \sum[217]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
fiftyfivenm_io_obuf \sum[218]~output (
	.i(reg_sum[218]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[218]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[218]~output .bus_hold = "false";
defparam \sum[218]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
fiftyfivenm_io_obuf \sum[219]~output (
	.i(reg_sum[219]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[219]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[219]~output .bus_hold = "false";
defparam \sum[219]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
fiftyfivenm_io_obuf \sum[220]~output (
	.i(reg_sum[220]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[220]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[220]~output .bus_hold = "false";
defparam \sum[220]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
fiftyfivenm_io_obuf \sum[221]~output (
	.i(reg_sum[221]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[221]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[221]~output .bus_hold = "false";
defparam \sum[221]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
fiftyfivenm_io_obuf \sum[222]~output (
	.i(reg_sum[222]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[222]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[222]~output .bus_hold = "false";
defparam \sum[222]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
fiftyfivenm_io_obuf \sum[223]~output (
	.i(reg_sum[223]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[223]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[223]~output .bus_hold = "false";
defparam \sum[223]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
fiftyfivenm_io_obuf \sum[224]~output (
	.i(reg_sum[224]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[224]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[224]~output .bus_hold = "false";
defparam \sum[224]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
fiftyfivenm_io_obuf \sum[225]~output (
	.i(reg_sum[225]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[225]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[225]~output .bus_hold = "false";
defparam \sum[225]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
fiftyfivenm_io_obuf \sum[226]~output (
	.i(reg_sum[226]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[226]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[226]~output .bus_hold = "false";
defparam \sum[226]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
fiftyfivenm_io_obuf \sum[227]~output (
	.i(reg_sum[227]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[227]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[227]~output .bus_hold = "false";
defparam \sum[227]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
fiftyfivenm_io_obuf \sum[228]~output (
	.i(reg_sum[228]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[228]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[228]~output .bus_hold = "false";
defparam \sum[228]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
fiftyfivenm_io_obuf \sum[229]~output (
	.i(reg_sum[229]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[229]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[229]~output .bus_hold = "false";
defparam \sum[229]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
fiftyfivenm_io_obuf \sum[230]~output (
	.i(reg_sum[230]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[230]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[230]~output .bus_hold = "false";
defparam \sum[230]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
fiftyfivenm_io_obuf \sum[231]~output (
	.i(reg_sum[231]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[231]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[231]~output .bus_hold = "false";
defparam \sum[231]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
fiftyfivenm_io_obuf \sum[232]~output (
	.i(reg_sum[232]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[232]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[232]~output .bus_hold = "false";
defparam \sum[232]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
fiftyfivenm_io_obuf \sum[233]~output (
	.i(reg_sum[233]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[233]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[233]~output .bus_hold = "false";
defparam \sum[233]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
fiftyfivenm_io_obuf \sum[234]~output (
	.i(reg_sum[234]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[234]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[234]~output .bus_hold = "false";
defparam \sum[234]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
fiftyfivenm_io_obuf \sum[235]~output (
	.i(reg_sum[235]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[235]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[235]~output .bus_hold = "false";
defparam \sum[235]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
fiftyfivenm_io_obuf \sum[236]~output (
	.i(reg_sum[236]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[236]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[236]~output .bus_hold = "false";
defparam \sum[236]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
fiftyfivenm_io_obuf \sum[237]~output (
	.i(reg_sum[237]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[237]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[237]~output .bus_hold = "false";
defparam \sum[237]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
fiftyfivenm_io_obuf \sum[238]~output (
	.i(reg_sum[238]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[238]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[238]~output .bus_hold = "false";
defparam \sum[238]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
fiftyfivenm_io_obuf \sum[239]~output (
	.i(reg_sum[239]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[239]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[239]~output .bus_hold = "false";
defparam \sum[239]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
fiftyfivenm_io_obuf \sum[240]~output (
	.i(reg_sum[240]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[240]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[240]~output .bus_hold = "false";
defparam \sum[240]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
fiftyfivenm_io_obuf \sum[241]~output (
	.i(reg_sum[241]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[241]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[241]~output .bus_hold = "false";
defparam \sum[241]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
fiftyfivenm_io_obuf \sum[242]~output (
	.i(reg_sum[242]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[242]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[242]~output .bus_hold = "false";
defparam \sum[242]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
fiftyfivenm_io_obuf \sum[243]~output (
	.i(reg_sum[243]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[243]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[243]~output .bus_hold = "false";
defparam \sum[243]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
fiftyfivenm_io_obuf \sum[244]~output (
	.i(reg_sum[244]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[244]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[244]~output .bus_hold = "false";
defparam \sum[244]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
fiftyfivenm_io_obuf \sum[245]~output (
	.i(reg_sum[245]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[245]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[245]~output .bus_hold = "false";
defparam \sum[245]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
fiftyfivenm_io_obuf \sum[246]~output (
	.i(reg_sum[246]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[246]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[246]~output .bus_hold = "false";
defparam \sum[246]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
fiftyfivenm_io_obuf \sum[247]~output (
	.i(reg_sum[247]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[247]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[247]~output .bus_hold = "false";
defparam \sum[247]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
fiftyfivenm_io_obuf \sum[248]~output (
	.i(reg_sum[248]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[248]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[248]~output .bus_hold = "false";
defparam \sum[248]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
fiftyfivenm_io_obuf \sum[249]~output (
	.i(reg_sum[249]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[249]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[249]~output .bus_hold = "false";
defparam \sum[249]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
fiftyfivenm_io_obuf \sum[250]~output (
	.i(reg_sum[250]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[250]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[250]~output .bus_hold = "false";
defparam \sum[250]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
fiftyfivenm_io_obuf \sum[251]~output (
	.i(reg_sum[251]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[251]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[251]~output .bus_hold = "false";
defparam \sum[251]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
fiftyfivenm_io_obuf \sum[252]~output (
	.i(reg_sum[252]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[252]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[252]~output .bus_hold = "false";
defparam \sum[252]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
fiftyfivenm_io_obuf \sum[253]~output (
	.i(reg_sum[253]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[253]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[253]~output .bus_hold = "false";
defparam \sum[253]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
fiftyfivenm_io_obuf \sum[254]~output (
	.i(reg_sum[254]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[254]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[254]~output .bus_hold = "false";
defparam \sum[254]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
fiftyfivenm_io_obuf \sum[255]~output (
	.i(reg_sum[255]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[255]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[255]~output .bus_hold = "false";
defparam \sum[255]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N4
fiftyfivenm_io_obuf \sum[256]~output (
	.i(reg_sum[256]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[256]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[256]~output .bus_hold = "false";
defparam \sum[256]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
fiftyfivenm_io_obuf \sum[257]~output (
	.i(reg_sum[257]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[257]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[257]~output .bus_hold = "false";
defparam \sum[257]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
fiftyfivenm_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[0]~input0 ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .listen_to_nsleep_signal = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \reg_A[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[0]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[0] .is_wysiwyg = "true";
defparam \reg_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N6
fiftyfivenm_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[0]~input0 ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .listen_to_nsleep_signal = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
fiftyfivenm_lcell_comb \reg_B[0]~feeder (
// Equation(s):
// \reg_B[0]~feeder_combout  = \B[0]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[0]~input0 ),
	.cin(gnd),
	.combout(\reg_B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \reg_B[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[0] .is_wysiwyg = "true";
defparam \reg_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (reg_A[0] & (reg_B[0] $ (VCC))) # (!reg_A[0] & (reg_B[0] & VCC))
// \Add0~1  = CARRY((reg_A[0] & reg_B[0]))

	.dataa(reg_A[0]),
	.datab(reg_B[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
fiftyfivenm_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[1]~input0 ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .listen_to_nsleep_signal = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
fiftyfivenm_lcell_comb \reg_A[1]~feeder (
// Equation(s):
// \reg_A[1]~feeder_combout  = \A[1]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[1]~input0 ),
	.cin(gnd),
	.combout(\reg_A[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \reg_A[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[1] .is_wysiwyg = "true";
defparam \reg_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
fiftyfivenm_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[1]~input0 ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .listen_to_nsleep_signal = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N19
dffeas \reg_B[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[1]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[1] .is_wysiwyg = "true";
defparam \reg_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (reg_A[1] & ((reg_B[1] & (\Add0~1  & VCC)) # (!reg_B[1] & (!\Add0~1 )))) # (!reg_A[1] & ((reg_B[1] & (!\Add0~1 )) # (!reg_B[1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((reg_A[1] & (!reg_B[1] & !\Add0~1 )) # (!reg_A[1] & ((!\Add0~1 ) # (!reg_B[1]))))

	.dataa(reg_A[1]),
	.datab(reg_B[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
fiftyfivenm_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[2]~input0 ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .listen_to_nsleep_signal = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
fiftyfivenm_lcell_comb \reg_B[2]~feeder (
// Equation(s):
// \reg_B[2]~feeder_combout  = \B[2]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[2]~input0 ),
	.cin(gnd),
	.combout(\reg_B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N13
dffeas \reg_B[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[2] .is_wysiwyg = "true";
defparam \reg_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N0
fiftyfivenm_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[2]~input0 ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .listen_to_nsleep_signal = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N21
dffeas \reg_A[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[2]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[2] .is_wysiwyg = "true";
defparam \reg_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((reg_B[2] $ (reg_A[2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((reg_B[2] & ((reg_A[2]) # (!\Add0~3 ))) # (!reg_B[2] & (reg_A[2] & !\Add0~3 )))

	.dataa(reg_B[2]),
	.datab(reg_A[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
fiftyfivenm_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[3]~input0 ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .listen_to_nsleep_signal = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \reg_B[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[3]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[3] .is_wysiwyg = "true";
defparam \reg_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N22
fiftyfivenm_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[3]~input0 ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .listen_to_nsleep_signal = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
fiftyfivenm_lcell_comb \reg_A[3]~feeder (
// Equation(s):
// \reg_A[3]~feeder_combout  = \A[3]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[3]~input0 ),
	.cin(gnd),
	.combout(\reg_A[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N3
dffeas \reg_A[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[3] .is_wysiwyg = "true";
defparam \reg_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (reg_B[3] & ((reg_A[3] & (\Add0~5  & VCC)) # (!reg_A[3] & (!\Add0~5 )))) # (!reg_B[3] & ((reg_A[3] & (!\Add0~5 )) # (!reg_A[3] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((reg_B[3] & (!reg_A[3] & !\Add0~5 )) # (!reg_B[3] & ((!\Add0~5 ) # (!reg_A[3]))))

	.dataa(reg_B[3]),
	.datab(reg_A[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
fiftyfivenm_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[4]~input0 ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .listen_to_nsleep_signal = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N25
dffeas \reg_A[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[4]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[4] .is_wysiwyg = "true";
defparam \reg_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
fiftyfivenm_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[4]~input0 ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .listen_to_nsleep_signal = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
fiftyfivenm_lcell_comb \reg_B[4]~feeder (
// Equation(s):
// \reg_B[4]~feeder_combout  = \B[4]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[4]~input0 ),
	.cin(gnd),
	.combout(\reg_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N1
dffeas \reg_B[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[4] .is_wysiwyg = "true";
defparam \reg_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((reg_A[4] $ (reg_B[4] $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((reg_A[4] & ((reg_B[4]) # (!\Add0~7 ))) # (!reg_A[4] & (reg_B[4] & !\Add0~7 )))

	.dataa(reg_A[4]),
	.datab(reg_B[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
fiftyfivenm_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[5]~input0 ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .listen_to_nsleep_signal = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
fiftyfivenm_lcell_comb \reg_A[5]~feeder (
// Equation(s):
// \reg_A[5]~feeder_combout  = \A[5]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[5]~input0 ),
	.cin(gnd),
	.combout(\reg_A[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N11
dffeas \reg_A[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[5] .is_wysiwyg = "true";
defparam \reg_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N28
fiftyfivenm_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[5]~input0 ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .listen_to_nsleep_signal = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N27
dffeas \reg_B[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[5]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[5] .is_wysiwyg = "true";
defparam \reg_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (reg_A[5] & ((reg_B[5] & (\Add0~9  & VCC)) # (!reg_B[5] & (!\Add0~9 )))) # (!reg_A[5] & ((reg_B[5] & (!\Add0~9 )) # (!reg_B[5] & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((reg_A[5] & (!reg_B[5] & !\Add0~9 )) # (!reg_A[5] & ((!\Add0~9 ) # (!reg_B[5]))))

	.dataa(reg_A[5]),
	.datab(reg_B[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N2
fiftyfivenm_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[6]~input0 ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .listen_to_nsleep_signal = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N29
dffeas \reg_A[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[6]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[6] .is_wysiwyg = "true";
defparam \reg_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
fiftyfivenm_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[6]~input0 ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .listen_to_nsleep_signal = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
fiftyfivenm_lcell_comb \reg_B[6]~feeder (
// Equation(s):
// \reg_B[6]~feeder_combout  = \B[6]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[6]~input0 ),
	.cin(gnd),
	.combout(\reg_B[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N9
dffeas \reg_B[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[6] .is_wysiwyg = "true";
defparam \reg_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((reg_A[6] $ (reg_B[6] $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((reg_A[6] & ((reg_B[6]) # (!\Add0~11 ))) # (!reg_A[6] & (reg_B[6] & !\Add0~11 )))

	.dataa(reg_A[6]),
	.datab(reg_B[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
fiftyfivenm_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[7]~input0 ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .listen_to_nsleep_signal = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y29_N31
dffeas \reg_B[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[7]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[7] .is_wysiwyg = "true";
defparam \reg_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
fiftyfivenm_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[7]~input0 ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .listen_to_nsleep_signal = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
fiftyfivenm_lcell_comb \reg_A[7]~feeder (
// Equation(s):
// \reg_A[7]~feeder_combout  = \A[7]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[7]~input0 ),
	.cin(gnd),
	.combout(\reg_A[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N15
dffeas \reg_A[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[7] .is_wysiwyg = "true";
defparam \reg_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (reg_B[7] & ((reg_A[7] & (\Add0~13  & VCC)) # (!reg_A[7] & (!\Add0~13 )))) # (!reg_B[7] & ((reg_A[7] & (!\Add0~13 )) # (!reg_A[7] & ((\Add0~13 ) # (GND)))))
// \Add0~15  = CARRY((reg_B[7] & (!reg_A[7] & !\Add0~13 )) # (!reg_B[7] & ((!\Add0~13 ) # (!reg_A[7]))))

	.dataa(reg_B[7]),
	.datab(reg_A[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
fiftyfivenm_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[8]~input0 ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .listen_to_nsleep_signal = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
fiftyfivenm_lcell_comb \reg_B[8]~feeder (
// Equation(s):
// \reg_B[8]~feeder_combout  = \B[8]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[8]~input0 ),
	.cin(gnd),
	.combout(\reg_B[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N27
dffeas \reg_B[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[8] .is_wysiwyg = "true";
defparam \reg_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
fiftyfivenm_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[8]~input0 ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .listen_to_nsleep_signal = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
fiftyfivenm_lcell_comb \reg_A[8]~feeder (
// Equation(s):
// \reg_A[8]~feeder_combout  = \A[8]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[8]~input0 ),
	.cin(gnd),
	.combout(\reg_A[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \reg_A[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[8] .is_wysiwyg = "true";
defparam \reg_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = ((reg_B[8] $ (reg_A[8] $ (!\Add0~15 )))) # (GND)
// \Add0~17  = CARRY((reg_B[8] & ((reg_A[8]) # (!\Add0~15 ))) # (!reg_B[8] & (reg_A[8] & !\Add0~15 )))

	.dataa(reg_B[8]),
	.datab(reg_A[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h698E;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
fiftyfivenm_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[9]~input0 ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .listen_to_nsleep_signal = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
fiftyfivenm_lcell_comb \reg_A[9]~feeder (
// Equation(s):
// \reg_A[9]~feeder_combout  = \A[9]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[9]~input0 ),
	.cin(gnd),
	.combout(\reg_A[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N17
dffeas \reg_A[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[9] .is_wysiwyg = "true";
defparam \reg_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
fiftyfivenm_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[9]~input0 ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .listen_to_nsleep_signal = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
fiftyfivenm_lcell_comb \reg_B[9]~feeder (
// Equation(s):
// \reg_B[9]~feeder_combout  = \B[9]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[9]~input0 ),
	.cin(gnd),
	.combout(\reg_B[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \reg_B[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[9] .is_wysiwyg = "true";
defparam \reg_B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
fiftyfivenm_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (reg_A[9] & ((reg_B[9] & (\Add0~17  & VCC)) # (!reg_B[9] & (!\Add0~17 )))) # (!reg_A[9] & ((reg_B[9] & (!\Add0~17 )) # (!reg_B[9] & ((\Add0~17 ) # (GND)))))
// \Add0~19  = CARRY((reg_A[9] & (!reg_B[9] & !\Add0~17 )) # (!reg_A[9] & ((!\Add0~17 ) # (!reg_B[9]))))

	.dataa(reg_A[9]),
	.datab(reg_B[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h9617;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
fiftyfivenm_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[10]~input0 ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .listen_to_nsleep_signal = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
fiftyfivenm_lcell_comb \reg_B[10]~feeder (
// Equation(s):
// \reg_B[10]~feeder_combout  = \B[10]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[10]~input0 ),
	.cin(gnd),
	.combout(\reg_B[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N13
dffeas \reg_B[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[10] .is_wysiwyg = "true";
defparam \reg_B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N8
fiftyfivenm_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[10]~input0 ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .listen_to_nsleep_signal = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N21
dffeas \reg_A[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[10]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[10] .is_wysiwyg = "true";
defparam \reg_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
fiftyfivenm_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = ((reg_B[10] $ (reg_A[10] $ (!\Add0~19 )))) # (GND)
// \Add0~21  = CARRY((reg_B[10] & ((reg_A[10]) # (!\Add0~19 ))) # (!reg_B[10] & (reg_A[10] & !\Add0~19 )))

	.dataa(reg_B[10]),
	.datab(reg_A[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h698E;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
fiftyfivenm_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[11]~input0 ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .listen_to_nsleep_signal = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \reg_B[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[11]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[11] .is_wysiwyg = "true";
defparam \reg_B[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
fiftyfivenm_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[11]~input0 ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .listen_to_nsleep_signal = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N1
dffeas \reg_A[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[11]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[11] .is_wysiwyg = "true";
defparam \reg_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
fiftyfivenm_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (reg_B[11] & ((reg_A[11] & (\Add0~21  & VCC)) # (!reg_A[11] & (!\Add0~21 )))) # (!reg_B[11] & ((reg_A[11] & (!\Add0~21 )) # (!reg_A[11] & ((\Add0~21 ) # (GND)))))
// \Add0~23  = CARRY((reg_B[11] & (!reg_A[11] & !\Add0~21 )) # (!reg_B[11] & ((!\Add0~21 ) # (!reg_A[11]))))

	.dataa(reg_B[11]),
	.datab(reg_A[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h9617;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
fiftyfivenm_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[12]~input0 ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .listen_to_nsleep_signal = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \reg_B[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[12]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[12] .is_wysiwyg = "true";
defparam \reg_B[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
fiftyfivenm_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[12]~input0 ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .listen_to_nsleep_signal = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y28_N31
dffeas \reg_A[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[12]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[12] .is_wysiwyg = "true";
defparam \reg_A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
fiftyfivenm_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((reg_B[12] $ (reg_A[12] $ (!\Add0~23 )))) # (GND)
// \Add0~25  = CARRY((reg_B[12] & ((reg_A[12]) # (!\Add0~23 ))) # (!reg_B[12] & (reg_A[12] & !\Add0~23 )))

	.dataa(reg_B[12]),
	.datab(reg_A[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
fiftyfivenm_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[13]~input0 ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .listen_to_nsleep_signal = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y28_N3
dffeas \reg_A[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[13]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[13] .is_wysiwyg = "true";
defparam \reg_A[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
fiftyfivenm_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[13]~input0 ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .listen_to_nsleep_signal = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
fiftyfivenm_lcell_comb \reg_B[13]~feeder (
// Equation(s):
// \reg_B[13]~feeder_combout  = \B[13]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[13]~input0 ),
	.cin(gnd),
	.combout(\reg_B[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N21
dffeas \reg_B[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[13] .is_wysiwyg = "true";
defparam \reg_B[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
fiftyfivenm_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (reg_A[13] & ((reg_B[13] & (\Add0~25  & VCC)) # (!reg_B[13] & (!\Add0~25 )))) # (!reg_A[13] & ((reg_B[13] & (!\Add0~25 )) # (!reg_B[13] & ((\Add0~25 ) # (GND)))))
// \Add0~27  = CARRY((reg_A[13] & (!reg_B[13] & !\Add0~25 )) # (!reg_A[13] & ((!\Add0~25 ) # (!reg_B[13]))))

	.dataa(reg_A[13]),
	.datab(reg_B[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h9617;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
fiftyfivenm_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[14]~input0 ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .listen_to_nsleep_signal = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y28_N29
dffeas \reg_A[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[14]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[14] .is_wysiwyg = "true";
defparam \reg_A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
fiftyfivenm_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[14]~input0 ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .listen_to_nsleep_signal = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \reg_B[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[14]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[14] .is_wysiwyg = "true";
defparam \reg_B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
fiftyfivenm_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = ((reg_A[14] $ (reg_B[14] $ (!\Add0~27 )))) # (GND)
// \Add0~29  = CARRY((reg_A[14] & ((reg_B[14]) # (!\Add0~27 ))) # (!reg_A[14] & (reg_B[14] & !\Add0~27 )))

	.dataa(reg_A[14]),
	.datab(reg_B[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h698E;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
fiftyfivenm_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[15]~input0 ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .listen_to_nsleep_signal = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \reg_B[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[15]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[15] .is_wysiwyg = "true";
defparam \reg_B[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
fiftyfivenm_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[15]~input0 ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .listen_to_nsleep_signal = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N19
dffeas \reg_A[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[15]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[15] .is_wysiwyg = "true";
defparam \reg_A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
fiftyfivenm_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (reg_B[15] & ((reg_A[15] & (\Add0~29  & VCC)) # (!reg_A[15] & (!\Add0~29 )))) # (!reg_B[15] & ((reg_A[15] & (!\Add0~29 )) # (!reg_A[15] & ((\Add0~29 ) # (GND)))))
// \Add0~31  = CARRY((reg_B[15] & (!reg_A[15] & !\Add0~29 )) # (!reg_B[15] & ((!\Add0~29 ) # (!reg_A[15]))))

	.dataa(reg_B[15]),
	.datab(reg_A[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h9617;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
fiftyfivenm_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[16]~input0 ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .listen_to_nsleep_signal = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \reg_B[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[16]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[16] .is_wysiwyg = "true";
defparam \reg_B[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
fiftyfivenm_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[16]~input0 ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .listen_to_nsleep_signal = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N17
dffeas \reg_A[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[16]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[16] .is_wysiwyg = "true";
defparam \reg_A[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
fiftyfivenm_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = ((reg_B[16] $ (reg_A[16] $ (!\Add0~31 )))) # (GND)
// \Add0~33  = CARRY((reg_B[16] & ((reg_A[16]) # (!\Add0~31 ))) # (!reg_B[16] & (reg_A[16] & !\Add0~31 )))

	.dataa(reg_B[16]),
	.datab(reg_A[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h698E;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
fiftyfivenm_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[17]~input0 ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .listen_to_nsleep_signal = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \reg_A[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[17]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[17] .is_wysiwyg = "true";
defparam \reg_A[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
fiftyfivenm_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[17]~input0 ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .listen_to_nsleep_signal = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
fiftyfivenm_lcell_comb \reg_B[17]~feeder (
// Equation(s):
// \reg_B[17]~feeder_combout  = \B[17]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[17]~input0 ),
	.cin(gnd),
	.combout(\reg_B[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[17]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \reg_B[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[17] .is_wysiwyg = "true";
defparam \reg_B[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
fiftyfivenm_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (reg_A[17] & ((reg_B[17] & (\Add0~33  & VCC)) # (!reg_B[17] & (!\Add0~33 )))) # (!reg_A[17] & ((reg_B[17] & (!\Add0~33 )) # (!reg_B[17] & ((\Add0~33 ) # (GND)))))
// \Add0~35  = CARRY((reg_A[17] & (!reg_B[17] & !\Add0~33 )) # (!reg_A[17] & ((!\Add0~33 ) # (!reg_B[17]))))

	.dataa(reg_A[17]),
	.datab(reg_B[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h9617;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
fiftyfivenm_io_ibuf \C[0]~input (
	.i(C[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[0]~input0 ));
// synopsys translate_off
defparam \C[0]~input .bus_hold = "false";
defparam \C[0]~input .listen_to_nsleep_signal = "false";
defparam \C[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
fiftyfivenm_io_ibuf \C[1]~input (
	.i(C[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[1]~input0 ));
// synopsys translate_off
defparam \C[1]~input .bus_hold = "false";
defparam \C[1]~input .listen_to_nsleep_signal = "false";
defparam \C[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
fiftyfivenm_io_ibuf \C[2]~input (
	.i(C[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[2]~input0 ));
// synopsys translate_off
defparam \C[2]~input .bus_hold = "false";
defparam \C[2]~input .listen_to_nsleep_signal = "false";
defparam \C[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
fiftyfivenm_io_ibuf \C[3]~input (
	.i(C[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[3]~input0 ));
// synopsys translate_off
defparam \C[3]~input .bus_hold = "false";
defparam \C[3]~input .listen_to_nsleep_signal = "false";
defparam \C[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
fiftyfivenm_io_ibuf \C[4]~input (
	.i(C[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[4]~input0 ));
// synopsys translate_off
defparam \C[4]~input .bus_hold = "false";
defparam \C[4]~input .listen_to_nsleep_signal = "false";
defparam \C[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
fiftyfivenm_io_ibuf \C[5]~input (
	.i(C[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[5]~input0 ));
// synopsys translate_off
defparam \C[5]~input .bus_hold = "false";
defparam \C[5]~input .listen_to_nsleep_signal = "false";
defparam \C[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
fiftyfivenm_io_ibuf \C[6]~input (
	.i(C[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[6]~input0 ));
// synopsys translate_off
defparam \C[6]~input .bus_hold = "false";
defparam \C[6]~input .listen_to_nsleep_signal = "false";
defparam \C[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
fiftyfivenm_io_ibuf \C[7]~input (
	.i(C[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[7]~input0 ));
// synopsys translate_off
defparam \C[7]~input .bus_hold = "false";
defparam \C[7]~input .listen_to_nsleep_signal = "false";
defparam \C[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
fiftyfivenm_io_ibuf \C[8]~input (
	.i(C[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[8]~input0 ));
// synopsys translate_off
defparam \C[8]~input .bus_hold = "false";
defparam \C[8]~input .listen_to_nsleep_signal = "false";
defparam \C[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
fiftyfivenm_io_ibuf \C[9]~input (
	.i(C[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[9]~input0 ));
// synopsys translate_off
defparam \C[9]~input .bus_hold = "false";
defparam \C[9]~input .listen_to_nsleep_signal = "false";
defparam \C[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
fiftyfivenm_io_ibuf \C[10]~input (
	.i(C[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[10]~input0 ));
// synopsys translate_off
defparam \C[10]~input .bus_hold = "false";
defparam \C[10]~input .listen_to_nsleep_signal = "false";
defparam \C[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
fiftyfivenm_io_ibuf \C[11]~input (
	.i(C[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[11]~input0 ));
// synopsys translate_off
defparam \C[11]~input .bus_hold = "false";
defparam \C[11]~input .listen_to_nsleep_signal = "false";
defparam \C[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
fiftyfivenm_io_ibuf \C[12]~input (
	.i(C[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[12]~input0 ));
// synopsys translate_off
defparam \C[12]~input .bus_hold = "false";
defparam \C[12]~input .listen_to_nsleep_signal = "false";
defparam \C[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
fiftyfivenm_io_ibuf \C[13]~input (
	.i(C[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[13]~input0 ));
// synopsys translate_off
defparam \C[13]~input .bus_hold = "false";
defparam \C[13]~input .listen_to_nsleep_signal = "false";
defparam \C[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
fiftyfivenm_io_ibuf \C[14]~input (
	.i(C[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[14]~input0 ));
// synopsys translate_off
defparam \C[14]~input .bus_hold = "false";
defparam \C[14]~input .listen_to_nsleep_signal = "false";
defparam \C[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
fiftyfivenm_io_ibuf \C[15]~input (
	.i(C[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[15]~input0 ));
// synopsys translate_off
defparam \C[15]~input .bus_hold = "false";
defparam \C[15]~input .listen_to_nsleep_signal = "false";
defparam \C[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
fiftyfivenm_io_ibuf \C[16]~input (
	.i(C[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[16]~input0 ));
// synopsys translate_off
defparam \C[16]~input .bus_hold = "false";
defparam \C[16]~input .listen_to_nsleep_signal = "false";
defparam \C[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
fiftyfivenm_io_ibuf \C[17]~input (
	.i(C[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[17]~input0 ));
// synopsys translate_off
defparam \C[17]~input .bus_hold = "false";
defparam \C[17]~input .listen_to_nsleep_signal = "false";
defparam \C[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X68_Y33_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,
\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout }),
	.datab({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y33_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT35 ,\Mult0|auto_generated|mac_mult1~DATAOUT34 ,\Mult0|auto_generated|mac_mult1~DATAOUT33 ,\Mult0|auto_generated|mac_mult1~DATAOUT32 ,\Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
fiftyfivenm_lcell_comb \reg_sum[0]~feeder (
// Equation(s):
// \reg_sum[0]~feeder_combout  = \Mult0|auto_generated|w2245w [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [0]),
	.cin(gnd),
	.combout(\reg_sum[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N29
dffeas \reg_sum[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[0] .is_wysiwyg = "true";
defparam \reg_sum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
fiftyfivenm_lcell_comb \reg_sum[1]~feeder (
// Equation(s):
// \reg_sum[1]~feeder_combout  = \Mult0|auto_generated|w2245w [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [1]),
	.cin(gnd),
	.combout(\reg_sum[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N25
dffeas \reg_sum[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[1] .is_wysiwyg = "true";
defparam \reg_sum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
fiftyfivenm_lcell_comb \reg_sum[2]~feeder (
// Equation(s):
// \reg_sum[2]~feeder_combout  = \Mult0|auto_generated|w2245w [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [2]),
	.cin(gnd),
	.combout(\reg_sum[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N15
dffeas \reg_sum[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[2] .is_wysiwyg = "true";
defparam \reg_sum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
fiftyfivenm_lcell_comb \reg_sum[3]~feeder (
// Equation(s):
// \reg_sum[3]~feeder_combout  = \Mult0|auto_generated|w2245w [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [3]),
	.cin(gnd),
	.combout(\reg_sum[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \reg_sum[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[3] .is_wysiwyg = "true";
defparam \reg_sum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N27
dffeas \reg_sum[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult0|auto_generated|w2245w [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[4] .is_wysiwyg = "true";
defparam \reg_sum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N1
dffeas \reg_sum[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult0|auto_generated|w2245w [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[5] .is_wysiwyg = "true";
defparam \reg_sum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
fiftyfivenm_lcell_comb \reg_sum[6]~feeder (
// Equation(s):
// \reg_sum[6]~feeder_combout  = \Mult0|auto_generated|w2245w [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [6]),
	.cin(gnd),
	.combout(\reg_sum[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N7
dffeas \reg_sum[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[6] .is_wysiwyg = "true";
defparam \reg_sum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
fiftyfivenm_lcell_comb \reg_sum[7]~feeder (
// Equation(s):
// \reg_sum[7]~feeder_combout  = \Mult0|auto_generated|w2245w [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [7]),
	.cin(gnd),
	.combout(\reg_sum[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N17
dffeas \reg_sum[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[7] .is_wysiwyg = "true";
defparam \reg_sum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
fiftyfivenm_lcell_comb \reg_sum[8]~feeder (
// Equation(s):
// \reg_sum[8]~feeder_combout  = \Mult0|auto_generated|w2245w [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [8]),
	.cin(gnd),
	.combout(\reg_sum[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N23
dffeas \reg_sum[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[8] .is_wysiwyg = "true";
defparam \reg_sum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
fiftyfivenm_lcell_comb \reg_sum[9]~feeder (
// Equation(s):
// \reg_sum[9]~feeder_combout  = \Mult0|auto_generated|w2245w [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [9]),
	.cin(gnd),
	.combout(\reg_sum[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \reg_sum[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[9] .is_wysiwyg = "true";
defparam \reg_sum[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N3
dffeas \reg_sum[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult0|auto_generated|w2245w [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[10] .is_wysiwyg = "true";
defparam \reg_sum[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N9
dffeas \reg_sum[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult0|auto_generated|w2245w [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[11] .is_wysiwyg = "true";
defparam \reg_sum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
fiftyfivenm_lcell_comb \reg_sum[12]~feeder (
// Equation(s):
// \reg_sum[12]~feeder_combout  = \Mult0|auto_generated|w2245w [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [12]),
	.cin(gnd),
	.combout(\reg_sum[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N19
dffeas \reg_sum[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[12] .is_wysiwyg = "true";
defparam \reg_sum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
fiftyfivenm_lcell_comb \reg_sum[13]~feeder (
// Equation(s):
// \reg_sum[13]~feeder_combout  = \Mult0|auto_generated|w2245w [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [13]),
	.cin(gnd),
	.combout(\reg_sum[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N29
dffeas \reg_sum[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[13] .is_wysiwyg = "true";
defparam \reg_sum[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N11
dffeas \reg_sum[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult0|auto_generated|w2245w [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[14] .is_wysiwyg = "true";
defparam \reg_sum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
fiftyfivenm_lcell_comb \reg_sum[15]~feeder (
// Equation(s):
// \reg_sum[15]~feeder_combout  = \Mult0|auto_generated|w2245w [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [15]),
	.cin(gnd),
	.combout(\reg_sum[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \reg_sum[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[15] .is_wysiwyg = "true";
defparam \reg_sum[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \reg_sum[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult0|auto_generated|w2245w [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[16] .is_wysiwyg = "true";
defparam \reg_sum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
fiftyfivenm_lcell_comb \reg_sum[17]~feeder (
// Equation(s):
// \reg_sum[17]~feeder_combout  = \Mult0|auto_generated|w2245w [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w2245w [17]),
	.cin(gnd),
	.combout(\reg_sum[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[17]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N31
dffeas \reg_sum[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[17] .is_wysiwyg = "true";
defparam \reg_sum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
fiftyfivenm_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[18]~input0 ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .listen_to_nsleep_signal = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
fiftyfivenm_lcell_comb \reg_A[18]~feeder (
// Equation(s):
// \reg_A[18]~feeder_combout  = \A[18]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[18]~input0 ),
	.cin(gnd),
	.combout(\reg_A[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[18]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \reg_A[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[18] .is_wysiwyg = "true";
defparam \reg_A[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
fiftyfivenm_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[18]~input0 ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .listen_to_nsleep_signal = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
fiftyfivenm_lcell_comb \reg_B[18]~feeder (
// Equation(s):
// \reg_B[18]~feeder_combout  = \B[18]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[18]~input0 ),
	.cin(gnd),
	.combout(\reg_B[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[18]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \reg_B[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[18] .is_wysiwyg = "true";
defparam \reg_B[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
fiftyfivenm_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = ((reg_A[18] $ (reg_B[18] $ (!\Add0~35 )))) # (GND)
// \Add0~37  = CARRY((reg_A[18] & ((reg_B[18]) # (!\Add0~35 ))) # (!reg_A[18] & (reg_B[18] & !\Add0~35 )))

	.dataa(reg_A[18]),
	.datab(reg_B[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h698E;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
fiftyfivenm_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[19]~input0 ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .listen_to_nsleep_signal = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \reg_A[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[19]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[19] .is_wysiwyg = "true";
defparam \reg_A[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N4
fiftyfivenm_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[19]~input0 ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .listen_to_nsleep_signal = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
fiftyfivenm_lcell_comb \reg_B[19]~feeder (
// Equation(s):
// \reg_B[19]~feeder_combout  = \B[19]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[19]~input0 ),
	.cin(gnd),
	.combout(\reg_B[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[19]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \reg_B[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[19] .is_wysiwyg = "true";
defparam \reg_B[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
fiftyfivenm_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (reg_A[19] & ((reg_B[19] & (\Add0~37  & VCC)) # (!reg_B[19] & (!\Add0~37 )))) # (!reg_A[19] & ((reg_B[19] & (!\Add0~37 )) # (!reg_B[19] & ((\Add0~37 ) # (GND)))))
// \Add0~39  = CARRY((reg_A[19] & (!reg_B[19] & !\Add0~37 )) # (!reg_A[19] & ((!\Add0~37 ) # (!reg_B[19]))))

	.dataa(reg_A[19]),
	.datab(reg_B[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h9617;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
fiftyfivenm_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[20]~input0 ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .listen_to_nsleep_signal = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
fiftyfivenm_lcell_comb \reg_B[20]~feeder (
// Equation(s):
// \reg_B[20]~feeder_combout  = \B[20]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[20]~input0 ),
	.cin(gnd),
	.combout(\reg_B[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[20]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \reg_B[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[20] .is_wysiwyg = "true";
defparam \reg_B[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
fiftyfivenm_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[20]~input0 ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .listen_to_nsleep_signal = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
fiftyfivenm_lcell_comb \reg_A[20]~feeder (
// Equation(s):
// \reg_A[20]~feeder_combout  = \A[20]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[20]~input0 ),
	.cin(gnd),
	.combout(\reg_A[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[20]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \reg_A[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[20] .is_wysiwyg = "true";
defparam \reg_A[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
fiftyfivenm_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = ((reg_B[20] $ (reg_A[20] $ (!\Add0~39 )))) # (GND)
// \Add0~41  = CARRY((reg_B[20] & ((reg_A[20]) # (!\Add0~39 ))) # (!reg_B[20] & (reg_A[20] & !\Add0~39 )))

	.dataa(reg_B[20]),
	.datab(reg_A[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h698E;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
fiftyfivenm_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[21]~input0 ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .listen_to_nsleep_signal = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y28_N15
dffeas \reg_A[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[21]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[21] .is_wysiwyg = "true";
defparam \reg_A[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
fiftyfivenm_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[21]~input0 ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .listen_to_nsleep_signal = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y28_N9
dffeas \reg_B[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[21]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[21] .is_wysiwyg = "true";
defparam \reg_B[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
fiftyfivenm_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (reg_A[21] & ((reg_B[21] & (\Add0~41  & VCC)) # (!reg_B[21] & (!\Add0~41 )))) # (!reg_A[21] & ((reg_B[21] & (!\Add0~41 )) # (!reg_B[21] & ((\Add0~41 ) # (GND)))))
// \Add0~43  = CARRY((reg_A[21] & (!reg_B[21] & !\Add0~41 )) # (!reg_A[21] & ((!\Add0~41 ) # (!reg_B[21]))))

	.dataa(reg_A[21]),
	.datab(reg_B[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h9617;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
fiftyfivenm_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[22]~input0 ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .listen_to_nsleep_signal = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y30_N7
dffeas \reg_B[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[22]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[22] .is_wysiwyg = "true";
defparam \reg_B[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
fiftyfivenm_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[22]~input0 ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .listen_to_nsleep_signal = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y28_N15
dffeas \reg_A[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[22]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[22] .is_wysiwyg = "true";
defparam \reg_A[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
fiftyfivenm_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = ((reg_B[22] $ (reg_A[22] $ (!\Add0~43 )))) # (GND)
// \Add0~45  = CARRY((reg_B[22] & ((reg_A[22]) # (!\Add0~43 ))) # (!reg_B[22] & (reg_A[22] & !\Add0~43 )))

	.dataa(reg_B[22]),
	.datab(reg_A[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h698E;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
fiftyfivenm_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[23]~input0 ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .listen_to_nsleep_signal = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y28_N3
dffeas \reg_B[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[23]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[23] .is_wysiwyg = "true";
defparam \reg_B[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
fiftyfivenm_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[23]~input0 ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .listen_to_nsleep_signal = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
fiftyfivenm_lcell_comb \reg_A[23]~feeder (
// Equation(s):
// \reg_A[23]~feeder_combout  = \A[23]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[23]~input0 ),
	.cin(gnd),
	.combout(\reg_A[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[23]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N9
dffeas \reg_A[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[23] .is_wysiwyg = "true";
defparam \reg_A[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
fiftyfivenm_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (reg_B[23] & ((reg_A[23] & (\Add0~45  & VCC)) # (!reg_A[23] & (!\Add0~45 )))) # (!reg_B[23] & ((reg_A[23] & (!\Add0~45 )) # (!reg_A[23] & ((\Add0~45 ) # (GND)))))
// \Add0~47  = CARRY((reg_B[23] & (!reg_A[23] & !\Add0~45 )) # (!reg_B[23] & ((!\Add0~45 ) # (!reg_A[23]))))

	.dataa(reg_B[23]),
	.datab(reg_A[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h9617;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
fiftyfivenm_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[24]~input0 ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .listen_to_nsleep_signal = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y27_N1
dffeas \reg_A[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[24]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[24] .is_wysiwyg = "true";
defparam \reg_A[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
fiftyfivenm_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[24]~input0 ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .listen_to_nsleep_signal = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
fiftyfivenm_lcell_comb \reg_B[24]~feeder (
// Equation(s):
// \reg_B[24]~feeder_combout  = \B[24]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[24]~input0 ),
	.cin(gnd),
	.combout(\reg_B[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[24]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \reg_B[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[24] .is_wysiwyg = "true";
defparam \reg_B[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
fiftyfivenm_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = ((reg_A[24] $ (reg_B[24] $ (!\Add0~47 )))) # (GND)
// \Add0~49  = CARRY((reg_A[24] & ((reg_B[24]) # (!\Add0~47 ))) # (!reg_A[24] & (reg_B[24] & !\Add0~47 )))

	.dataa(reg_A[24]),
	.datab(reg_B[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h698E;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
fiftyfivenm_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[25]~input0 ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .listen_to_nsleep_signal = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
fiftyfivenm_lcell_comb \reg_B[25]~feeder (
// Equation(s):
// \reg_B[25]~feeder_combout  = \B[25]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[25]~input0 ),
	.cin(gnd),
	.combout(\reg_B[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[25]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N15
dffeas \reg_B[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[25] .is_wysiwyg = "true";
defparam \reg_B[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
fiftyfivenm_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[25]~input0 ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .listen_to_nsleep_signal = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N29
dffeas \reg_A[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[25]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[25] .is_wysiwyg = "true";
defparam \reg_A[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
fiftyfivenm_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (reg_B[25] & ((reg_A[25] & (\Add0~49  & VCC)) # (!reg_A[25] & (!\Add0~49 )))) # (!reg_B[25] & ((reg_A[25] & (!\Add0~49 )) # (!reg_A[25] & ((\Add0~49 ) # (GND)))))
// \Add0~51  = CARRY((reg_B[25] & (!reg_A[25] & !\Add0~49 )) # (!reg_B[25] & ((!\Add0~49 ) # (!reg_A[25]))))

	.dataa(reg_B[25]),
	.datab(reg_A[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h9617;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
fiftyfivenm_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[26]~input0 ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .listen_to_nsleep_signal = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
fiftyfivenm_lcell_comb \reg_B[26]~feeder (
// Equation(s):
// \reg_B[26]~feeder_combout  = \B[26]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[26]~input0 ),
	.cin(gnd),
	.combout(\reg_B[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[26]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N21
dffeas \reg_B[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[26] .is_wysiwyg = "true";
defparam \reg_B[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
fiftyfivenm_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[26]~input0 ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .listen_to_nsleep_signal = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y27_N31
dffeas \reg_A[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[26]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[26] .is_wysiwyg = "true";
defparam \reg_A[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
fiftyfivenm_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = ((reg_B[26] $ (reg_A[26] $ (!\Add0~51 )))) # (GND)
// \Add0~53  = CARRY((reg_B[26] & ((reg_A[26]) # (!\Add0~51 ))) # (!reg_B[26] & (reg_A[26] & !\Add0~51 )))

	.dataa(reg_B[26]),
	.datab(reg_A[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h698E;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
fiftyfivenm_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[27]~input0 ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .listen_to_nsleep_signal = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
fiftyfivenm_lcell_comb \reg_B[27]~feeder (
// Equation(s):
// \reg_B[27]~feeder_combout  = \B[27]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[27]~input0 ),
	.cin(gnd),
	.combout(\reg_B[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[27]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N9
dffeas \reg_B[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[27] .is_wysiwyg = "true";
defparam \reg_B[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
fiftyfivenm_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[27]~input0 ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .listen_to_nsleep_signal = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
fiftyfivenm_lcell_comb \reg_A[27]~feeder (
// Equation(s):
// \reg_A[27]~feeder_combout  = \A[27]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[27]~input0 ),
	.cin(gnd),
	.combout(\reg_A[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[27]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N23
dffeas \reg_A[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[27] .is_wysiwyg = "true";
defparam \reg_A[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
fiftyfivenm_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (reg_B[27] & ((reg_A[27] & (\Add0~53  & VCC)) # (!reg_A[27] & (!\Add0~53 )))) # (!reg_B[27] & ((reg_A[27] & (!\Add0~53 )) # (!reg_A[27] & ((\Add0~53 ) # (GND)))))
// \Add0~55  = CARRY((reg_B[27] & (!reg_A[27] & !\Add0~53 )) # (!reg_B[27] & ((!\Add0~53 ) # (!reg_A[27]))))

	.dataa(reg_B[27]),
	.datab(reg_A[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h9617;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
fiftyfivenm_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[28]~input0 ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .listen_to_nsleep_signal = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
fiftyfivenm_lcell_comb \reg_B[28]~feeder (
// Equation(s):
// \reg_B[28]~feeder_combout  = \B[28]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[28]~input0 ),
	.cin(gnd),
	.combout(\reg_B[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[28]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N17
dffeas \reg_B[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[28] .is_wysiwyg = "true";
defparam \reg_B[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
fiftyfivenm_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[28]~input0 ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .listen_to_nsleep_signal = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
fiftyfivenm_lcell_comb \reg_A[28]~feeder (
// Equation(s):
// \reg_A[28]~feeder_combout  = \A[28]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[28]~input0 ),
	.cin(gnd),
	.combout(\reg_A[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[28]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N31
dffeas \reg_A[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[28] .is_wysiwyg = "true";
defparam \reg_A[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
fiftyfivenm_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = ((reg_B[28] $ (reg_A[28] $ (!\Add0~55 )))) # (GND)
// \Add0~57  = CARRY((reg_B[28] & ((reg_A[28]) # (!\Add0~55 ))) # (!reg_B[28] & (reg_A[28] & !\Add0~55 )))

	.dataa(reg_B[28]),
	.datab(reg_A[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h698E;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
fiftyfivenm_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[29]~input0 ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .listen_to_nsleep_signal = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
fiftyfivenm_lcell_comb \reg_A[29]~feeder (
// Equation(s):
// \reg_A[29]~feeder_combout  = \A[29]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[29]~input0 ),
	.cin(gnd),
	.combout(\reg_A[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[29]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N29
dffeas \reg_A[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[29] .is_wysiwyg = "true";
defparam \reg_A[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
fiftyfivenm_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[29]~input0 ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .listen_to_nsleep_signal = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
fiftyfivenm_lcell_comb \reg_B[29]~feeder (
// Equation(s):
// \reg_B[29]~feeder_combout  = \B[29]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[29]~input0 ),
	.cin(gnd),
	.combout(\reg_B[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[29]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N23
dffeas \reg_B[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[29] .is_wysiwyg = "true";
defparam \reg_B[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
fiftyfivenm_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (reg_A[29] & ((reg_B[29] & (\Add0~57  & VCC)) # (!reg_B[29] & (!\Add0~57 )))) # (!reg_A[29] & ((reg_B[29] & (!\Add0~57 )) # (!reg_B[29] & ((\Add0~57 ) # (GND)))))
// \Add0~59  = CARRY((reg_A[29] & (!reg_B[29] & !\Add0~57 )) # (!reg_A[29] & ((!\Add0~57 ) # (!reg_B[29]))))

	.dataa(reg_A[29]),
	.datab(reg_B[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h9617;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
fiftyfivenm_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[30]~input0 ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .listen_to_nsleep_signal = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N17
dffeas \reg_B[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[30]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[30] .is_wysiwyg = "true";
defparam \reg_B[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N28
fiftyfivenm_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[30]~input0 ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .listen_to_nsleep_signal = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N25
dffeas \reg_A[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[30]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[30] .is_wysiwyg = "true";
defparam \reg_A[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
fiftyfivenm_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = ((reg_B[30] $ (reg_A[30] $ (!\Add0~59 )))) # (GND)
// \Add0~61  = CARRY((reg_B[30] & ((reg_A[30]) # (!\Add0~59 ))) # (!reg_B[30] & (reg_A[30] & !\Add0~59 )))

	.dataa(reg_B[30]),
	.datab(reg_A[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h698E;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
fiftyfivenm_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[31]~input0 ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .listen_to_nsleep_signal = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N11
dffeas \reg_B[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[31]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[31] .is_wysiwyg = "true";
defparam \reg_B[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N26
fiftyfivenm_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[31]~input0 ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .listen_to_nsleep_signal = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y27_N21
dffeas \reg_A[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[31]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[31] .is_wysiwyg = "true";
defparam \reg_A[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
fiftyfivenm_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = (reg_B[31] & ((reg_A[31] & (\Add0~61  & VCC)) # (!reg_A[31] & (!\Add0~61 )))) # (!reg_B[31] & ((reg_A[31] & (!\Add0~61 )) # (!reg_A[31] & ((\Add0~61 ) # (GND)))))
// \Add0~63  = CARRY((reg_B[31] & (!reg_A[31] & !\Add0~61 )) # (!reg_B[31] & ((!\Add0~61 ) # (!reg_A[31]))))

	.dataa(reg_B[31]),
	.datab(reg_A[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout(\Add0~63 ));
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h9617;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
fiftyfivenm_io_ibuf \B[32]~input (
	.i(B[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[32]~input0 ));
// synopsys translate_off
defparam \B[32]~input .bus_hold = "false";
defparam \B[32]~input .listen_to_nsleep_signal = "false";
defparam \B[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
fiftyfivenm_lcell_comb \reg_B[32]~feeder (
// Equation(s):
// \reg_B[32]~feeder_combout  = \B[32]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[32]~input0 ),
	.cin(gnd),
	.combout(\reg_B[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[32]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N3
dffeas \reg_B[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[32] .is_wysiwyg = "true";
defparam \reg_B[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
fiftyfivenm_io_ibuf \A[32]~input (
	.i(A[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[32]~input0 ));
// synopsys translate_off
defparam \A[32]~input .bus_hold = "false";
defparam \A[32]~input .listen_to_nsleep_signal = "false";
defparam \A[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N3
dffeas \reg_A[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[32]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[32] .is_wysiwyg = "true";
defparam \reg_A[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
fiftyfivenm_lcell_comb \Add0~64 (
// Equation(s):
// \Add0~64_combout  = ((reg_B[32] $ (reg_A[32] $ (!\Add0~63 )))) # (GND)
// \Add0~65  = CARRY((reg_B[32] & ((reg_A[32]) # (!\Add0~63 ))) # (!reg_B[32] & (reg_A[32] & !\Add0~63 )))

	.dataa(reg_B[32]),
	.datab(reg_A[32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~63 ),
	.combout(\Add0~64_combout ),
	.cout(\Add0~65 ));
// synopsys translate_off
defparam \Add0~64 .lut_mask = 16'h698E;
defparam \Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
fiftyfivenm_io_ibuf \B[33]~input (
	.i(B[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[33]~input0 ));
// synopsys translate_off
defparam \B[33]~input .bus_hold = "false";
defparam \B[33]~input .listen_to_nsleep_signal = "false";
defparam \B[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
fiftyfivenm_lcell_comb \reg_B[33]~feeder (
// Equation(s):
// \reg_B[33]~feeder_combout  = \B[33]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[33]~input0 ),
	.cin(gnd),
	.combout(\reg_B[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[33]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N13
dffeas \reg_B[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[33] .is_wysiwyg = "true";
defparam \reg_B[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
fiftyfivenm_io_ibuf \A[33]~input (
	.i(A[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[33]~input0 ));
// synopsys translate_off
defparam \A[33]~input .bus_hold = "false";
defparam \A[33]~input .listen_to_nsleep_signal = "false";
defparam \A[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N19
dffeas \reg_A[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[33]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[33] .is_wysiwyg = "true";
defparam \reg_A[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
fiftyfivenm_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_combout  = (reg_B[33] & ((reg_A[33] & (\Add0~65  & VCC)) # (!reg_A[33] & (!\Add0~65 )))) # (!reg_B[33] & ((reg_A[33] & (!\Add0~65 )) # (!reg_A[33] & ((\Add0~65 ) # (GND)))))
// \Add0~67  = CARRY((reg_B[33] & (!reg_A[33] & !\Add0~65 )) # (!reg_B[33] & ((!\Add0~65 ) # (!reg_A[33]))))

	.dataa(reg_B[33]),
	.datab(reg_A[33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~65 ),
	.combout(\Add0~66_combout ),
	.cout(\Add0~67 ));
// synopsys translate_off
defparam \Add0~66 .lut_mask = 16'h9617;
defparam \Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
fiftyfivenm_io_ibuf \A[34]~input (
	.i(A[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[34]~input0 ));
// synopsys translate_off
defparam \A[34]~input .bus_hold = "false";
defparam \A[34]~input .listen_to_nsleep_signal = "false";
defparam \A[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y27_N11
dffeas \reg_A[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[34]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[34] .is_wysiwyg = "true";
defparam \reg_A[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
fiftyfivenm_io_ibuf \B[34]~input (
	.i(B[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[34]~input0 ));
// synopsys translate_off
defparam \B[34]~input .bus_hold = "false";
defparam \B[34]~input .listen_to_nsleep_signal = "false";
defparam \B[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
fiftyfivenm_lcell_comb \reg_B[34]~feeder (
// Equation(s):
// \reg_B[34]~feeder_combout  = \B[34]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[34]~input0 ),
	.cin(gnd),
	.combout(\reg_B[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[34]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N29
dffeas \reg_B[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[34] .is_wysiwyg = "true";
defparam \reg_B[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
fiftyfivenm_lcell_comb \Add0~68 (
// Equation(s):
// \Add0~68_combout  = ((reg_A[34] $ (reg_B[34] $ (!\Add0~67 )))) # (GND)
// \Add0~69  = CARRY((reg_A[34] & ((reg_B[34]) # (!\Add0~67 ))) # (!reg_A[34] & (reg_B[34] & !\Add0~67 )))

	.dataa(reg_A[34]),
	.datab(reg_B[34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~67 ),
	.combout(\Add0~68_combout ),
	.cout(\Add0~69 ));
// synopsys translate_off
defparam \Add0~68 .lut_mask = 16'h698E;
defparam \Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
fiftyfivenm_io_ibuf \A[35]~input (
	.i(A[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[35]~input0 ));
// synopsys translate_off
defparam \A[35]~input .bus_hold = "false";
defparam \A[35]~input .listen_to_nsleep_signal = "false";
defparam \A[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N7
dffeas \reg_A[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[35]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[35] .is_wysiwyg = "true";
defparam \reg_A[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
fiftyfivenm_io_ibuf \B[35]~input (
	.i(B[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[35]~input0 ));
// synopsys translate_off
defparam \B[35]~input .bus_hold = "false";
defparam \B[35]~input .listen_to_nsleep_signal = "false";
defparam \B[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
fiftyfivenm_lcell_comb \reg_B[35]~feeder (
// Equation(s):
// \reg_B[35]~feeder_combout  = \B[35]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[35]~input0 ),
	.cin(gnd),
	.combout(\reg_B[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[35]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N19
dffeas \reg_B[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[35] .is_wysiwyg = "true";
defparam \reg_B[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
fiftyfivenm_lcell_comb \Add0~70 (
// Equation(s):
// \Add0~70_combout  = (reg_A[35] & ((reg_B[35] & (\Add0~69  & VCC)) # (!reg_B[35] & (!\Add0~69 )))) # (!reg_A[35] & ((reg_B[35] & (!\Add0~69 )) # (!reg_B[35] & ((\Add0~69 ) # (GND)))))
// \Add0~71  = CARRY((reg_A[35] & (!reg_B[35] & !\Add0~69 )) # (!reg_A[35] & ((!\Add0~69 ) # (!reg_B[35]))))

	.dataa(reg_A[35]),
	.datab(reg_B[35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~69 ),
	.combout(\Add0~70_combout ),
	.cout(\Add0~71 ));
// synopsys translate_off
defparam \Add0~70 .lut_mask = 16'h9617;
defparam \Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y30_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~70_combout ,\Add0~68_combout ,\Add0~66_combout ,\Add0~64_combout ,\Add0~62_combout ,\Add0~60_combout ,\Add0~58_combout ,\Add0~56_combout ,\Add0~54_combout ,\Add0~52_combout ,\Add0~50_combout ,\Add0~48_combout ,\Add0~46_combout ,\Add0~44_combout ,\Add0~42_combout ,
\Add0~40_combout ,\Add0~38_combout ,\Add0~36_combout }),
	.datab({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult5 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y30_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult5~DATAOUT35 ,\Mult0|auto_generated|mac_mult5~DATAOUT34 ,\Mult0|auto_generated|mac_mult5~DATAOUT33 ,\Mult0|auto_generated|mac_mult5~DATAOUT32 ,\Mult0|auto_generated|mac_mult5~DATAOUT31 ,\Mult0|auto_generated|mac_mult5~DATAOUT30 ,
\Mult0|auto_generated|mac_mult5~DATAOUT29 ,\Mult0|auto_generated|mac_mult5~DATAOUT28 ,\Mult0|auto_generated|mac_mult5~DATAOUT27 ,\Mult0|auto_generated|mac_mult5~DATAOUT26 ,\Mult0|auto_generated|mac_mult5~DATAOUT25 ,\Mult0|auto_generated|mac_mult5~DATAOUT24 ,
\Mult0|auto_generated|mac_mult5~DATAOUT23 ,\Mult0|auto_generated|mac_mult5~DATAOUT22 ,\Mult0|auto_generated|mac_mult5~DATAOUT21 ,\Mult0|auto_generated|mac_mult5~DATAOUT20 ,\Mult0|auto_generated|mac_mult5~DATAOUT19 ,\Mult0|auto_generated|mac_mult5~DATAOUT18 ,
\Mult0|auto_generated|mac_mult5~DATAOUT17 ,\Mult0|auto_generated|mac_mult5~DATAOUT16 ,\Mult0|auto_generated|mac_mult5~DATAOUT15 ,\Mult0|auto_generated|mac_mult5~DATAOUT14 ,\Mult0|auto_generated|mac_mult5~DATAOUT13 ,\Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\Mult0|auto_generated|mac_mult5~DATAOUT11 ,\Mult0|auto_generated|mac_mult5~DATAOUT10 ,\Mult0|auto_generated|mac_mult5~DATAOUT9 ,\Mult0|auto_generated|mac_mult5~DATAOUT8 ,\Mult0|auto_generated|mac_mult5~DATAOUT7 ,\Mult0|auto_generated|mac_mult5~DATAOUT6 ,
\Mult0|auto_generated|mac_mult5~DATAOUT5 ,\Mult0|auto_generated|mac_mult5~DATAOUT4 ,\Mult0|auto_generated|mac_mult5~DATAOUT3 ,\Mult0|auto_generated|mac_mult5~DATAOUT2 ,\Mult0|auto_generated|mac_mult5~DATAOUT1 ,\Mult0|auto_generated|mac_mult5~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
fiftyfivenm_io_ibuf \C[18]~input (
	.i(C[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[18]~input0 ));
// synopsys translate_off
defparam \C[18]~input .bus_hold = "false";
defparam \C[18]~input .listen_to_nsleep_signal = "false";
defparam \C[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
fiftyfivenm_io_ibuf \C[19]~input (
	.i(C[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[19]~input0 ));
// synopsys translate_off
defparam \C[19]~input .bus_hold = "false";
defparam \C[19]~input .listen_to_nsleep_signal = "false";
defparam \C[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
fiftyfivenm_io_ibuf \C[20]~input (
	.i(C[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[20]~input0 ));
// synopsys translate_off
defparam \C[20]~input .bus_hold = "false";
defparam \C[20]~input .listen_to_nsleep_signal = "false";
defparam \C[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
fiftyfivenm_io_ibuf \C[21]~input (
	.i(C[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[21]~input0 ));
// synopsys translate_off
defparam \C[21]~input .bus_hold = "false";
defparam \C[21]~input .listen_to_nsleep_signal = "false";
defparam \C[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
fiftyfivenm_io_ibuf \C[22]~input (
	.i(C[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[22]~input0 ));
// synopsys translate_off
defparam \C[22]~input .bus_hold = "false";
defparam \C[22]~input .listen_to_nsleep_signal = "false";
defparam \C[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
fiftyfivenm_io_ibuf \C[23]~input (
	.i(C[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[23]~input0 ));
// synopsys translate_off
defparam \C[23]~input .bus_hold = "false";
defparam \C[23]~input .listen_to_nsleep_signal = "false";
defparam \C[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
fiftyfivenm_io_ibuf \C[24]~input (
	.i(C[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[24]~input0 ));
// synopsys translate_off
defparam \C[24]~input .bus_hold = "false";
defparam \C[24]~input .listen_to_nsleep_signal = "false";
defparam \C[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
fiftyfivenm_io_ibuf \C[25]~input (
	.i(C[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[25]~input0 ));
// synopsys translate_off
defparam \C[25]~input .bus_hold = "false";
defparam \C[25]~input .listen_to_nsleep_signal = "false";
defparam \C[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
fiftyfivenm_io_ibuf \C[26]~input (
	.i(C[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[26]~input0 ));
// synopsys translate_off
defparam \C[26]~input .bus_hold = "false";
defparam \C[26]~input .listen_to_nsleep_signal = "false";
defparam \C[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
fiftyfivenm_io_ibuf \C[27]~input (
	.i(C[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[27]~input0 ));
// synopsys translate_off
defparam \C[27]~input .bus_hold = "false";
defparam \C[27]~input .listen_to_nsleep_signal = "false";
defparam \C[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
fiftyfivenm_io_ibuf \C[28]~input (
	.i(C[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[28]~input0 ));
// synopsys translate_off
defparam \C[28]~input .bus_hold = "false";
defparam \C[28]~input .listen_to_nsleep_signal = "false";
defparam \C[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
fiftyfivenm_io_ibuf \C[29]~input (
	.i(C[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[29]~input0 ));
// synopsys translate_off
defparam \C[29]~input .bus_hold = "false";
defparam \C[29]~input .listen_to_nsleep_signal = "false";
defparam \C[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
fiftyfivenm_io_ibuf \C[30]~input (
	.i(C[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[30]~input0 ));
// synopsys translate_off
defparam \C[30]~input .bus_hold = "false";
defparam \C[30]~input .listen_to_nsleep_signal = "false";
defparam \C[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
fiftyfivenm_io_ibuf \C[31]~input (
	.i(C[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\C[31]~input0 ));
// synopsys translate_off
defparam \C[31]~input .bus_hold = "false";
defparam \C[31]~input .listen_to_nsleep_signal = "false";
defparam \C[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X68_Y32_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,
\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout }),
	.datab({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y32_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult3~DATAOUT31 ,\Mult0|auto_generated|mac_mult3~DATAOUT30 ,\Mult0|auto_generated|mac_mult3~DATAOUT29 ,\Mult0|auto_generated|mac_mult3~DATAOUT28 ,\Mult0|auto_generated|mac_mult3~DATAOUT27 ,\Mult0|auto_generated|mac_mult3~DATAOUT26 ,
\Mult0|auto_generated|mac_mult3~DATAOUT25 ,\Mult0|auto_generated|mac_mult3~DATAOUT24 ,\Mult0|auto_generated|mac_mult3~DATAOUT23 ,\Mult0|auto_generated|mac_mult3~DATAOUT22 ,\Mult0|auto_generated|mac_mult3~DATAOUT21 ,\Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\Mult0|auto_generated|mac_mult3~DATAOUT19 ,\Mult0|auto_generated|mac_mult3~DATAOUT18 ,\Mult0|auto_generated|mac_mult3~DATAOUT17 ,\Mult0|auto_generated|mac_mult3~DATAOUT16 ,\Mult0|auto_generated|mac_mult3~DATAOUT15 ,\Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\Mult0|auto_generated|mac_mult3~DATAOUT13 ,\Mult0|auto_generated|mac_mult3~DATAOUT12 ,\Mult0|auto_generated|mac_mult3~DATAOUT11 ,\Mult0|auto_generated|mac_mult3~DATAOUT10 ,\Mult0|auto_generated|mac_mult3~DATAOUT9 ,\Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\Mult0|auto_generated|mac_mult3~DATAOUT7 ,\Mult0|auto_generated|mac_mult3~DATAOUT6 ,\Mult0|auto_generated|mac_mult3~DATAOUT5 ,\Mult0|auto_generated|mac_mult3~DATAOUT4 ,\Mult0|auto_generated|mac_mult3~DATAOUT3 ,\Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\Mult0|auto_generated|mac_mult3~DATAOUT1 ,\Mult0|auto_generated|mac_mult3~dataout ,\Mult0|auto_generated|mac_mult3~3 ,\Mult0|auto_generated|mac_mult3~2 ,\Mult0|auto_generated|mac_mult3~1 ,\Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[0]~0 (
// Equation(s):
// \Mult0|auto_generated|add33_result[0]~0_combout  = (\Mult0|auto_generated|mac_out6~dataout  & (\Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\Mult0|auto_generated|mac_out6~dataout  & (\Mult0|auto_generated|mac_out4~dataout  & VCC))
// \Mult0|auto_generated|add33_result[0]~1  = CARRY((\Mult0|auto_generated|mac_out6~dataout  & \Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\Mult0|auto_generated|mac_out6~dataout ),
	.datab(\Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|add33_result[0]~0_combout ),
	.cout(\Mult0|auto_generated|add33_result[0]~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[0]~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|add33_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
fiftyfivenm_lcell_comb \reg_sum[18]~143 (
// Equation(s):
// \reg_sum[18]~143_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT18  & (\Mult0|auto_generated|add33_result[0]~0_combout  $ (VCC))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & (\Mult0|auto_generated|add33_result[0]~0_combout  & VCC))
// \reg_sum[18]~144  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & \Mult0|auto_generated|add33_result[0]~0_combout ))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\Mult0|auto_generated|add33_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg_sum[18]~143_combout ),
	.cout(\reg_sum[18]~144 ));
// synopsys translate_off
defparam \reg_sum[18]~143 .lut_mask = 16'h6688;
defparam \reg_sum[18]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N3
dffeas \reg_sum[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[18]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[18] .is_wysiwyg = "true";
defparam \reg_sum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[1]~2 (
// Equation(s):
// \Mult0|auto_generated|add33_result[1]~2_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT1  & ((\Mult0|auto_generated|mac_out6~DATAOUT1  & (\Mult0|auto_generated|add33_result[0]~1  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\Mult0|auto_generated|add33_result[0]~1 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT1  & ((\Mult0|auto_generated|mac_out6~DATAOUT1  & (!\Mult0|auto_generated|add33_result[0]~1 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((\Mult0|auto_generated|add33_result[0]~1 ) # (GND)))))
// \Mult0|auto_generated|add33_result[1]~3  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT1  & (!\Mult0|auto_generated|mac_out6~DATAOUT1  & !\Mult0|auto_generated|add33_result[0]~1 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\Mult0|auto_generated|add33_result[0]~1 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[0]~1 ),
	.combout(\Mult0|auto_generated|add33_result[1]~2_combout ),
	.cout(\Mult0|auto_generated|add33_result[1]~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[1]~2 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
fiftyfivenm_lcell_comb \reg_sum[19]~145 (
// Equation(s):
// \reg_sum[19]~145_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|add33_result[1]~2_combout  & (\reg_sum[18]~144  & VCC)) # (!\Mult0|auto_generated|add33_result[1]~2_combout  & (!\reg_sum[18]~144 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|add33_result[1]~2_combout  & (!\reg_sum[18]~144 )) # (!\Mult0|auto_generated|add33_result[1]~2_combout  & ((\reg_sum[18]~144 ) # (GND)))))
// \reg_sum[19]~146  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Mult0|auto_generated|add33_result[1]~2_combout  & !\reg_sum[18]~144 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\reg_sum[18]~144 ) # 
// (!\Mult0|auto_generated|add33_result[1]~2_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\Mult0|auto_generated|add33_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[18]~144 ),
	.combout(\reg_sum[19]~145_combout ),
	.cout(\reg_sum[19]~146 ));
// synopsys translate_off
defparam \reg_sum[19]~145 .lut_mask = 16'h9617;
defparam \reg_sum[19]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N5
dffeas \reg_sum[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[19]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[19] .is_wysiwyg = "true";
defparam \reg_sum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[2]~4 (
// Equation(s):
// \Mult0|auto_generated|add33_result[2]~4_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT2  $ (\Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\Mult0|auto_generated|add33_result[1]~3 )))) # (GND)
// \Mult0|auto_generated|add33_result[2]~5  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT2  & ((\Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\Mult0|auto_generated|add33_result[1]~3 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT2  & !\Mult0|auto_generated|add33_result[1]~3 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[1]~3 ),
	.combout(\Mult0|auto_generated|add33_result[2]~4_combout ),
	.cout(\Mult0|auto_generated|add33_result[2]~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[2]~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
fiftyfivenm_lcell_comb \reg_sum[20]~147 (
// Equation(s):
// \reg_sum[20]~147_combout  = ((\Mult0|auto_generated|add33_result[2]~4_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\reg_sum[19]~146 )))) # (GND)
// \reg_sum[20]~148  = CARRY((\Mult0|auto_generated|add33_result[2]~4_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\reg_sum[19]~146 ))) # (!\Mult0|auto_generated|add33_result[2]~4_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT20  & 
// !\reg_sum[19]~146 )))

	.dataa(\Mult0|auto_generated|add33_result[2]~4_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[19]~146 ),
	.combout(\reg_sum[20]~147_combout ),
	.cout(\reg_sum[20]~148 ));
// synopsys translate_off
defparam \reg_sum[20]~147 .lut_mask = 16'h698E;
defparam \reg_sum[20]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N7
dffeas \reg_sum[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[20]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[20] .is_wysiwyg = "true";
defparam \reg_sum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[3]~6 (
// Equation(s):
// \Mult0|auto_generated|add33_result[3]~6_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT3  & ((\Mult0|auto_generated|mac_out6~DATAOUT3  & (\Mult0|auto_generated|add33_result[2]~5  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT3  & 
// (!\Mult0|auto_generated|add33_result[2]~5 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & ((\Mult0|auto_generated|mac_out6~DATAOUT3  & (!\Mult0|auto_generated|add33_result[2]~5 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((\Mult0|auto_generated|add33_result[2]~5 ) # (GND)))))
// \Mult0|auto_generated|add33_result[3]~7  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT3  & (!\Mult0|auto_generated|mac_out6~DATAOUT3  & !\Mult0|auto_generated|add33_result[2]~5 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((!\Mult0|auto_generated|add33_result[2]~5 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[2]~5 ),
	.combout(\Mult0|auto_generated|add33_result[3]~6_combout ),
	.cout(\Mult0|auto_generated|add33_result[3]~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[3]~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
fiftyfivenm_lcell_comb \reg_sum[21]~149 (
// Equation(s):
// \reg_sum[21]~149_combout  = (\Mult0|auto_generated|add33_result[3]~6_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT21  & (\reg_sum[20]~148  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\reg_sum[20]~148 )))) # 
// (!\Mult0|auto_generated|add33_result[3]~6_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\reg_sum[20]~148 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\reg_sum[20]~148 ) # (GND)))))
// \reg_sum[21]~150  = CARRY((\Mult0|auto_generated|add33_result[3]~6_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT21  & !\reg_sum[20]~148 )) # (!\Mult0|auto_generated|add33_result[3]~6_combout  & ((!\reg_sum[20]~148 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|add33_result[3]~6_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[20]~148 ),
	.combout(\reg_sum[21]~149_combout ),
	.cout(\reg_sum[21]~150 ));
// synopsys translate_off
defparam \reg_sum[21]~149 .lut_mask = 16'h9617;
defparam \reg_sum[21]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \reg_sum[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[21]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[21] .is_wysiwyg = "true";
defparam \reg_sum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[4]~8 (
// Equation(s):
// \Mult0|auto_generated|add33_result[4]~8_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT4  $ (\Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\Mult0|auto_generated|add33_result[3]~7 )))) # (GND)
// \Mult0|auto_generated|add33_result[4]~9  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT4  & ((\Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\Mult0|auto_generated|add33_result[3]~7 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT4  & !\Mult0|auto_generated|add33_result[3]~7 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[3]~7 ),
	.combout(\Mult0|auto_generated|add33_result[4]~8_combout ),
	.cout(\Mult0|auto_generated|add33_result[4]~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[4]~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
fiftyfivenm_lcell_comb \reg_sum[22]~151 (
// Equation(s):
// \reg_sum[22]~151_combout  = ((\Mult0|auto_generated|add33_result[4]~8_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\reg_sum[21]~150 )))) # (GND)
// \reg_sum[22]~152  = CARRY((\Mult0|auto_generated|add33_result[4]~8_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\reg_sum[21]~150 ))) # (!\Mult0|auto_generated|add33_result[4]~8_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT22  & 
// !\reg_sum[21]~150 )))

	.dataa(\Mult0|auto_generated|add33_result[4]~8_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[21]~150 ),
	.combout(\reg_sum[22]~151_combout ),
	.cout(\reg_sum[22]~152 ));
// synopsys translate_off
defparam \reg_sum[22]~151 .lut_mask = 16'h698E;
defparam \reg_sum[22]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N11
dffeas \reg_sum[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[22]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[22] .is_wysiwyg = "true";
defparam \reg_sum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[5]~10 (
// Equation(s):
// \Mult0|auto_generated|add33_result[5]~10_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT5  & ((\Mult0|auto_generated|mac_out4~DATAOUT5  & (\Mult0|auto_generated|add33_result[4]~9  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\Mult0|auto_generated|add33_result[4]~9 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT5  & ((\Mult0|auto_generated|mac_out4~DATAOUT5  & (!\Mult0|auto_generated|add33_result[4]~9 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\Mult0|auto_generated|add33_result[4]~9 ) # (GND)))))
// \Mult0|auto_generated|add33_result[5]~11  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT5  & (!\Mult0|auto_generated|mac_out4~DATAOUT5  & !\Mult0|auto_generated|add33_result[4]~9 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((!\Mult0|auto_generated|add33_result[4]~9 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[4]~9 ),
	.combout(\Mult0|auto_generated|add33_result[5]~10_combout ),
	.cout(\Mult0|auto_generated|add33_result[5]~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[5]~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
fiftyfivenm_lcell_comb \reg_sum[23]~153 (
// Equation(s):
// \reg_sum[23]~153_combout  = (\Mult0|auto_generated|add33_result[5]~10_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT23  & (\reg_sum[22]~152  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\reg_sum[22]~152 )))) # 
// (!\Mult0|auto_generated|add33_result[5]~10_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\reg_sum[22]~152 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\reg_sum[22]~152 ) # (GND)))))
// \reg_sum[23]~154  = CARRY((\Mult0|auto_generated|add33_result[5]~10_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT23  & !\reg_sum[22]~152 )) # (!\Mult0|auto_generated|add33_result[5]~10_combout  & ((!\reg_sum[22]~152 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|add33_result[5]~10_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[22]~152 ),
	.combout(\reg_sum[23]~153_combout ),
	.cout(\reg_sum[23]~154 ));
// synopsys translate_off
defparam \reg_sum[23]~153 .lut_mask = 16'h9617;
defparam \reg_sum[23]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N13
dffeas \reg_sum[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[23]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[23] .is_wysiwyg = "true";
defparam \reg_sum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[6]~12 (
// Equation(s):
// \Mult0|auto_generated|add33_result[6]~12_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT6  $ (\Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\Mult0|auto_generated|add33_result[5]~11 )))) # (GND)
// \Mult0|auto_generated|add33_result[6]~13  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT6  & ((\Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\Mult0|auto_generated|add33_result[5]~11 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT6  & !\Mult0|auto_generated|add33_result[5]~11 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[5]~11 ),
	.combout(\Mult0|auto_generated|add33_result[6]~12_combout ),
	.cout(\Mult0|auto_generated|add33_result[6]~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[6]~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
fiftyfivenm_lcell_comb \reg_sum[24]~155 (
// Equation(s):
// \reg_sum[24]~155_combout  = ((\Mult0|auto_generated|add33_result[6]~12_combout  $ (\Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\reg_sum[23]~154 )))) # (GND)
// \reg_sum[24]~156  = CARRY((\Mult0|auto_generated|add33_result[6]~12_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\reg_sum[23]~154 ))) # (!\Mult0|auto_generated|add33_result[6]~12_combout  & (\Mult0|auto_generated|mac_out2~DATAOUT24  & 
// !\reg_sum[23]~154 )))

	.dataa(\Mult0|auto_generated|add33_result[6]~12_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[23]~154 ),
	.combout(\reg_sum[24]~155_combout ),
	.cout(\reg_sum[24]~156 ));
// synopsys translate_off
defparam \reg_sum[24]~155 .lut_mask = 16'h698E;
defparam \reg_sum[24]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N15
dffeas \reg_sum[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[24]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[24] .is_wysiwyg = "true";
defparam \reg_sum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[7]~14 (
// Equation(s):
// \Mult0|auto_generated|add33_result[7]~14_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT7  & ((\Mult0|auto_generated|mac_out4~DATAOUT7  & (\Mult0|auto_generated|add33_result[6]~13  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\Mult0|auto_generated|add33_result[6]~13 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT7  & ((\Mult0|auto_generated|mac_out4~DATAOUT7  & (!\Mult0|auto_generated|add33_result[6]~13 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\Mult0|auto_generated|add33_result[6]~13 ) # (GND)))))
// \Mult0|auto_generated|add33_result[7]~15  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT7  & (!\Mult0|auto_generated|mac_out4~DATAOUT7  & !\Mult0|auto_generated|add33_result[6]~13 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((!\Mult0|auto_generated|add33_result[6]~13 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[6]~13 ),
	.combout(\Mult0|auto_generated|add33_result[7]~14_combout ),
	.cout(\Mult0|auto_generated|add33_result[7]~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[7]~14 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
fiftyfivenm_lcell_comb \reg_sum[25]~157 (
// Equation(s):
// \reg_sum[25]~157_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\Mult0|auto_generated|add33_result[7]~14_combout  & (\reg_sum[24]~156  & VCC)) # (!\Mult0|auto_generated|add33_result[7]~14_combout  & (!\reg_sum[24]~156 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\Mult0|auto_generated|add33_result[7]~14_combout  & (!\reg_sum[24]~156 )) # (!\Mult0|auto_generated|add33_result[7]~14_combout  & ((\reg_sum[24]~156 ) # (GND)))))
// \reg_sum[25]~158  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\Mult0|auto_generated|add33_result[7]~14_combout  & !\reg_sum[24]~156 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\reg_sum[24]~156 ) # 
// (!\Mult0|auto_generated|add33_result[7]~14_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\Mult0|auto_generated|add33_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[24]~156 ),
	.combout(\reg_sum[25]~157_combout ),
	.cout(\reg_sum[25]~158 ));
// synopsys translate_off
defparam \reg_sum[25]~157 .lut_mask = 16'h9617;
defparam \reg_sum[25]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N17
dffeas \reg_sum[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[25]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[25] .is_wysiwyg = "true";
defparam \reg_sum[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[8]~16 (
// Equation(s):
// \Mult0|auto_generated|add33_result[8]~16_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT8  $ (\Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\Mult0|auto_generated|add33_result[7]~15 )))) # (GND)
// \Mult0|auto_generated|add33_result[8]~17  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT8  & ((\Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\Mult0|auto_generated|add33_result[7]~15 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT8  & !\Mult0|auto_generated|add33_result[7]~15 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[7]~15 ),
	.combout(\Mult0|auto_generated|add33_result[8]~16_combout ),
	.cout(\Mult0|auto_generated|add33_result[8]~17 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[8]~16 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
fiftyfivenm_lcell_comb \reg_sum[26]~159 (
// Equation(s):
// \reg_sum[26]~159_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT26  $ (\Mult0|auto_generated|add33_result[8]~16_combout  $ (!\reg_sum[25]~158 )))) # (GND)
// \reg_sum[26]~160  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT26  & ((\Mult0|auto_generated|add33_result[8]~16_combout ) # (!\reg_sum[25]~158 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT26  & (\Mult0|auto_generated|add33_result[8]~16_combout  & 
// !\reg_sum[25]~158 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\Mult0|auto_generated|add33_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[25]~158 ),
	.combout(\reg_sum[26]~159_combout ),
	.cout(\reg_sum[26]~160 ));
// synopsys translate_off
defparam \reg_sum[26]~159 .lut_mask = 16'h698E;
defparam \reg_sum[26]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N19
dffeas \reg_sum[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[26]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[26] .is_wysiwyg = "true";
defparam \reg_sum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[9]~18 (
// Equation(s):
// \Mult0|auto_generated|add33_result[9]~18_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT9  & ((\Mult0|auto_generated|mac_out4~DATAOUT9  & (\Mult0|auto_generated|add33_result[8]~17  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\Mult0|auto_generated|add33_result[8]~17 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT9  & ((\Mult0|auto_generated|mac_out4~DATAOUT9  & (!\Mult0|auto_generated|add33_result[8]~17 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\Mult0|auto_generated|add33_result[8]~17 ) # (GND)))))
// \Mult0|auto_generated|add33_result[9]~19  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT9  & (!\Mult0|auto_generated|mac_out4~DATAOUT9  & !\Mult0|auto_generated|add33_result[8]~17 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((!\Mult0|auto_generated|add33_result[8]~17 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[8]~17 ),
	.combout(\Mult0|auto_generated|add33_result[9]~18_combout ),
	.cout(\Mult0|auto_generated|add33_result[9]~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[9]~18 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
fiftyfivenm_lcell_comb \reg_sum[27]~161 (
// Equation(s):
// \reg_sum[27]~161_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\Mult0|auto_generated|add33_result[9]~18_combout  & (\reg_sum[26]~160  & VCC)) # (!\Mult0|auto_generated|add33_result[9]~18_combout  & (!\reg_sum[26]~160 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\Mult0|auto_generated|add33_result[9]~18_combout  & (!\reg_sum[26]~160 )) # (!\Mult0|auto_generated|add33_result[9]~18_combout  & ((\reg_sum[26]~160 ) # (GND)))))
// \reg_sum[27]~162  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Mult0|auto_generated|add33_result[9]~18_combout  & !\reg_sum[26]~160 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\reg_sum[26]~160 ) # 
// (!\Mult0|auto_generated|add33_result[9]~18_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\Mult0|auto_generated|add33_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[26]~160 ),
	.combout(\reg_sum[27]~161_combout ),
	.cout(\reg_sum[27]~162 ));
// synopsys translate_off
defparam \reg_sum[27]~161 .lut_mask = 16'h9617;
defparam \reg_sum[27]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N21
dffeas \reg_sum[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[27]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[27] .is_wysiwyg = "true";
defparam \reg_sum[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[10]~20 (
// Equation(s):
// \Mult0|auto_generated|add33_result[10]~20_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT10  $ (\Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\Mult0|auto_generated|add33_result[9]~19 )))) # (GND)
// \Mult0|auto_generated|add33_result[10]~21  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT10  & ((\Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\Mult0|auto_generated|add33_result[9]~19 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT10  & !\Mult0|auto_generated|add33_result[9]~19 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[9]~19 ),
	.combout(\Mult0|auto_generated|add33_result[10]~20_combout ),
	.cout(\Mult0|auto_generated|add33_result[10]~21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[10]~20 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
fiftyfivenm_lcell_comb \reg_sum[28]~163 (
// Equation(s):
// \reg_sum[28]~163_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT28  $ (\Mult0|auto_generated|add33_result[10]~20_combout  $ (!\reg_sum[27]~162 )))) # (GND)
// \reg_sum[28]~164  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT28  & ((\Mult0|auto_generated|add33_result[10]~20_combout ) # (!\reg_sum[27]~162 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT28  & (\Mult0|auto_generated|add33_result[10]~20_combout  & 
// !\reg_sum[27]~162 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\Mult0|auto_generated|add33_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[27]~162 ),
	.combout(\reg_sum[28]~163_combout ),
	.cout(\reg_sum[28]~164 ));
// synopsys translate_off
defparam \reg_sum[28]~163 .lut_mask = 16'h698E;
defparam \reg_sum[28]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N23
dffeas \reg_sum[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[28]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[28] .is_wysiwyg = "true";
defparam \reg_sum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[11]~22 (
// Equation(s):
// \Mult0|auto_generated|add33_result[11]~22_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT11  & ((\Mult0|auto_generated|mac_out4~DATAOUT11  & (\Mult0|auto_generated|add33_result[10]~21  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\Mult0|auto_generated|add33_result[10]~21 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT11  & ((\Mult0|auto_generated|mac_out4~DATAOUT11  & (!\Mult0|auto_generated|add33_result[10]~21 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((\Mult0|auto_generated|add33_result[10]~21 ) # (GND)))))
// \Mult0|auto_generated|add33_result[11]~23  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT11  & (!\Mult0|auto_generated|mac_out4~DATAOUT11  & !\Mult0|auto_generated|add33_result[10]~21 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((!\Mult0|auto_generated|add33_result[10]~21 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[10]~21 ),
	.combout(\Mult0|auto_generated|add33_result[11]~22_combout ),
	.cout(\Mult0|auto_generated|add33_result[11]~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[11]~22 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
fiftyfivenm_lcell_comb \reg_sum[29]~165 (
// Equation(s):
// \reg_sum[29]~165_combout  = (\Mult0|auto_generated|add33_result[11]~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & (\reg_sum[28]~164  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\reg_sum[28]~164 )))) # 
// (!\Mult0|auto_generated|add33_result[11]~22_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\reg_sum[28]~164 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & ((\reg_sum[28]~164 ) # (GND)))))
// \reg_sum[29]~166  = CARRY((\Mult0|auto_generated|add33_result[11]~22_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT29  & !\reg_sum[28]~164 )) # (!\Mult0|auto_generated|add33_result[11]~22_combout  & ((!\reg_sum[28]~164 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|add33_result[11]~22_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[28]~164 ),
	.combout(\reg_sum[29]~165_combout ),
	.cout(\reg_sum[29]~166 ));
// synopsys translate_off
defparam \reg_sum[29]~165 .lut_mask = 16'h9617;
defparam \reg_sum[29]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N25
dffeas \reg_sum[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[29]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[29] .is_wysiwyg = "true";
defparam \reg_sum[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[12]~24 (
// Equation(s):
// \Mult0|auto_generated|add33_result[12]~24_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT12  $ (\Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\Mult0|auto_generated|add33_result[11]~23 )))) # (GND)
// \Mult0|auto_generated|add33_result[12]~25  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT12  & ((\Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\Mult0|auto_generated|add33_result[11]~23 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT12  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT12  & !\Mult0|auto_generated|add33_result[11]~23 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[11]~23 ),
	.combout(\Mult0|auto_generated|add33_result[12]~24_combout ),
	.cout(\Mult0|auto_generated|add33_result[12]~25 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[12]~24 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
fiftyfivenm_lcell_comb \reg_sum[30]~167 (
// Equation(s):
// \reg_sum[30]~167_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT30  $ (\Mult0|auto_generated|add33_result[12]~24_combout  $ (!\reg_sum[29]~166 )))) # (GND)
// \reg_sum[30]~168  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT30  & ((\Mult0|auto_generated|add33_result[12]~24_combout ) # (!\reg_sum[29]~166 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT30  & (\Mult0|auto_generated|add33_result[12]~24_combout  & 
// !\reg_sum[29]~166 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\Mult0|auto_generated|add33_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[29]~166 ),
	.combout(\reg_sum[30]~167_combout ),
	.cout(\reg_sum[30]~168 ));
// synopsys translate_off
defparam \reg_sum[30]~167 .lut_mask = 16'h698E;
defparam \reg_sum[30]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \reg_sum[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[30]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[30] .is_wysiwyg = "true";
defparam \reg_sum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[13]~26 (
// Equation(s):
// \Mult0|auto_generated|add33_result[13]~26_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT13  & ((\Mult0|auto_generated|mac_out4~DATAOUT13  & (\Mult0|auto_generated|add33_result[12]~25  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\Mult0|auto_generated|add33_result[12]~25 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT13  & ((\Mult0|auto_generated|mac_out4~DATAOUT13  & (!\Mult0|auto_generated|add33_result[12]~25 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT13  & 
// ((\Mult0|auto_generated|add33_result[12]~25 ) # (GND)))))
// \Mult0|auto_generated|add33_result[13]~27  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT13  & (!\Mult0|auto_generated|mac_out4~DATAOUT13  & !\Mult0|auto_generated|add33_result[12]~25 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT13  & 
// ((!\Mult0|auto_generated|add33_result[12]~25 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[12]~25 ),
	.combout(\Mult0|auto_generated|add33_result[13]~26_combout ),
	.cout(\Mult0|auto_generated|add33_result[13]~27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[13]~26 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
fiftyfivenm_lcell_comb \reg_sum[31]~169 (
// Equation(s):
// \reg_sum[31]~169_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT31  & ((\Mult0|auto_generated|add33_result[13]~26_combout  & (\reg_sum[30]~168  & VCC)) # (!\Mult0|auto_generated|add33_result[13]~26_combout  & (!\reg_sum[30]~168 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT31  & ((\Mult0|auto_generated|add33_result[13]~26_combout  & (!\reg_sum[30]~168 )) # (!\Mult0|auto_generated|add33_result[13]~26_combout  & ((\reg_sum[30]~168 ) # (GND)))))
// \reg_sum[31]~170  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT31  & (!\Mult0|auto_generated|add33_result[13]~26_combout  & !\reg_sum[30]~168 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\reg_sum[30]~168 ) # 
// (!\Mult0|auto_generated|add33_result[13]~26_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\Mult0|auto_generated|add33_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[30]~168 ),
	.combout(\reg_sum[31]~169_combout ),
	.cout(\reg_sum[31]~170 ));
// synopsys translate_off
defparam \reg_sum[31]~169 .lut_mask = 16'h9617;
defparam \reg_sum[31]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N29
dffeas \reg_sum[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[31]~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[31] .is_wysiwyg = "true";
defparam \reg_sum[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[14]~28 (
// Equation(s):
// \Mult0|auto_generated|add33_result[14]~28_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT14  $ (\Mult0|auto_generated|mac_out4~DATAOUT14  $ (!\Mult0|auto_generated|add33_result[13]~27 )))) # (GND)
// \Mult0|auto_generated|add33_result[14]~29  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT14  & ((\Mult0|auto_generated|mac_out4~DATAOUT14 ) # (!\Mult0|auto_generated|add33_result[13]~27 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT14  & !\Mult0|auto_generated|add33_result[13]~27 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[13]~27 ),
	.combout(\Mult0|auto_generated|add33_result[14]~28_combout ),
	.cout(\Mult0|auto_generated|add33_result[14]~29 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[14]~28 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
fiftyfivenm_lcell_comb \reg_sum[32]~171 (
// Equation(s):
// \reg_sum[32]~171_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT32  $ (\Mult0|auto_generated|add33_result[14]~28_combout  $ (!\reg_sum[31]~170 )))) # (GND)
// \reg_sum[32]~172  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT32  & ((\Mult0|auto_generated|add33_result[14]~28_combout ) # (!\reg_sum[31]~170 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT32  & (\Mult0|auto_generated|add33_result[14]~28_combout  & 
// !\reg_sum[31]~170 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\Mult0|auto_generated|add33_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[31]~170 ),
	.combout(\reg_sum[32]~171_combout ),
	.cout(\reg_sum[32]~172 ));
// synopsys translate_off
defparam \reg_sum[32]~171 .lut_mask = 16'h698E;
defparam \reg_sum[32]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y30_N31
dffeas \reg_sum[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[32]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[32] .is_wysiwyg = "true";
defparam \reg_sum[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[15]~30 (
// Equation(s):
// \Mult0|auto_generated|add33_result[15]~30_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT15  & ((\Mult0|auto_generated|mac_out4~DATAOUT15  & (\Mult0|auto_generated|add33_result[14]~29  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT15  & 
// (!\Mult0|auto_generated|add33_result[14]~29 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT15  & ((\Mult0|auto_generated|mac_out4~DATAOUT15  & (!\Mult0|auto_generated|add33_result[14]~29 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT15  & 
// ((\Mult0|auto_generated|add33_result[14]~29 ) # (GND)))))
// \Mult0|auto_generated|add33_result[15]~31  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT15  & (!\Mult0|auto_generated|mac_out4~DATAOUT15  & !\Mult0|auto_generated|add33_result[14]~29 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT15  & 
// ((!\Mult0|auto_generated|add33_result[14]~29 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[14]~29 ),
	.combout(\Mult0|auto_generated|add33_result[15]~30_combout ),
	.cout(\Mult0|auto_generated|add33_result[15]~31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[15]~30 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
fiftyfivenm_lcell_comb \reg_sum[33]~173 (
// Equation(s):
// \reg_sum[33]~173_combout  = (\Mult0|auto_generated|add33_result[15]~30_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT33  & (\reg_sum[32]~172  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT33  & (!\reg_sum[32]~172 )))) # 
// (!\Mult0|auto_generated|add33_result[15]~30_combout  & ((\Mult0|auto_generated|mac_out2~DATAOUT33  & (!\reg_sum[32]~172 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT33  & ((\reg_sum[32]~172 ) # (GND)))))
// \reg_sum[33]~174  = CARRY((\Mult0|auto_generated|add33_result[15]~30_combout  & (!\Mult0|auto_generated|mac_out2~DATAOUT33  & !\reg_sum[32]~172 )) # (!\Mult0|auto_generated|add33_result[15]~30_combout  & ((!\reg_sum[32]~172 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\Mult0|auto_generated|add33_result[15]~30_combout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[32]~172 ),
	.combout(\reg_sum[33]~173_combout ),
	.cout(\reg_sum[33]~174 ));
// synopsys translate_off
defparam \reg_sum[33]~173 .lut_mask = 16'h9617;
defparam \reg_sum[33]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \reg_sum[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[33]~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[33] .is_wysiwyg = "true";
defparam \reg_sum[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[16]~32 (
// Equation(s):
// \Mult0|auto_generated|add33_result[16]~32_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT16  $ (\Mult0|auto_generated|mac_out4~DATAOUT16  $ (!\Mult0|auto_generated|add33_result[15]~31 )))) # (GND)
// \Mult0|auto_generated|add33_result[16]~33  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT16  & ((\Mult0|auto_generated|mac_out4~DATAOUT16 ) # (!\Mult0|auto_generated|add33_result[15]~31 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT16  & !\Mult0|auto_generated|add33_result[15]~31 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[15]~31 ),
	.combout(\Mult0|auto_generated|add33_result[16]~32_combout ),
	.cout(\Mult0|auto_generated|add33_result[16]~33 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[16]~32 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
fiftyfivenm_lcell_comb \reg_sum[34]~175 (
// Equation(s):
// \reg_sum[34]~175_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT34  $ (\Mult0|auto_generated|add33_result[16]~32_combout  $ (!\reg_sum[33]~174 )))) # (GND)
// \reg_sum[34]~176  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT34  & ((\Mult0|auto_generated|add33_result[16]~32_combout ) # (!\reg_sum[33]~174 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT34  & (\Mult0|auto_generated|add33_result[16]~32_combout  & 
// !\reg_sum[33]~174 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\Mult0|auto_generated|add33_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[33]~174 ),
	.combout(\reg_sum[34]~175_combout ),
	.cout(\reg_sum[34]~176 ));
// synopsys translate_off
defparam \reg_sum[34]~175 .lut_mask = 16'h698E;
defparam \reg_sum[34]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \reg_sum[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[34]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[34] .is_wysiwyg = "true";
defparam \reg_sum[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[17]~34 (
// Equation(s):
// \Mult0|auto_generated|add33_result[17]~34_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT17  & ((\Mult0|auto_generated|mac_out4~DATAOUT17  & (\Mult0|auto_generated|add33_result[16]~33  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT17  & 
// (!\Mult0|auto_generated|add33_result[16]~33 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT17  & ((\Mult0|auto_generated|mac_out4~DATAOUT17  & (!\Mult0|auto_generated|add33_result[16]~33 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT17  & 
// ((\Mult0|auto_generated|add33_result[16]~33 ) # (GND)))))
// \Mult0|auto_generated|add33_result[17]~35  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT17  & (!\Mult0|auto_generated|mac_out4~DATAOUT17  & !\Mult0|auto_generated|add33_result[16]~33 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT17  & 
// ((!\Mult0|auto_generated|add33_result[16]~33 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[16]~33 ),
	.combout(\Mult0|auto_generated|add33_result[17]~34_combout ),
	.cout(\Mult0|auto_generated|add33_result[17]~35 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[17]~34 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
fiftyfivenm_lcell_comb \reg_sum[35]~177 (
// Equation(s):
// \reg_sum[35]~177_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT35  & ((\Mult0|auto_generated|add33_result[17]~34_combout  & (\reg_sum[34]~176  & VCC)) # (!\Mult0|auto_generated|add33_result[17]~34_combout  & (!\reg_sum[34]~176 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT35  & ((\Mult0|auto_generated|add33_result[17]~34_combout  & (!\reg_sum[34]~176 )) # (!\Mult0|auto_generated|add33_result[17]~34_combout  & ((\reg_sum[34]~176 ) # (GND)))))
// \reg_sum[35]~178  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT35  & (!\Mult0|auto_generated|add33_result[17]~34_combout  & !\reg_sum[34]~176 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT35  & ((!\reg_sum[34]~176 ) # 
// (!\Mult0|auto_generated|add33_result[17]~34_combout ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\Mult0|auto_generated|add33_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[34]~176 ),
	.combout(\reg_sum[35]~177_combout ),
	.cout(\reg_sum[35]~178 ));
// synopsys translate_off
defparam \reg_sum[35]~177 .lut_mask = 16'h9617;
defparam \reg_sum[35]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \reg_sum[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[35]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[35] .is_wysiwyg = "true";
defparam \reg_sum[35] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X68_Y31_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~70_combout ,\Add0~68_combout ,\Add0~66_combout ,\Add0~64_combout ,\Add0~62_combout ,\Add0~60_combout ,\Add0~58_combout ,\Add0~56_combout ,\Add0~54_combout ,\Add0~52_combout ,\Add0~50_combout ,\Add0~48_combout ,\Add0~46_combout ,\Add0~44_combout ,\Add0~42_combout ,
\Add0~40_combout ,\Add0~38_combout ,\Add0~36_combout }),
	.datab({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult7 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y31_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult7~DATAOUT31 ,\Mult0|auto_generated|mac_mult7~DATAOUT30 ,\Mult0|auto_generated|mac_mult7~DATAOUT29 ,\Mult0|auto_generated|mac_mult7~DATAOUT28 ,\Mult0|auto_generated|mac_mult7~DATAOUT27 ,\Mult0|auto_generated|mac_mult7~DATAOUT26 ,
\Mult0|auto_generated|mac_mult7~DATAOUT25 ,\Mult0|auto_generated|mac_mult7~DATAOUT24 ,\Mult0|auto_generated|mac_mult7~DATAOUT23 ,\Mult0|auto_generated|mac_mult7~DATAOUT22 ,\Mult0|auto_generated|mac_mult7~DATAOUT21 ,\Mult0|auto_generated|mac_mult7~DATAOUT20 ,
\Mult0|auto_generated|mac_mult7~DATAOUT19 ,\Mult0|auto_generated|mac_mult7~DATAOUT18 ,\Mult0|auto_generated|mac_mult7~DATAOUT17 ,\Mult0|auto_generated|mac_mult7~DATAOUT16 ,\Mult0|auto_generated|mac_mult7~DATAOUT15 ,\Mult0|auto_generated|mac_mult7~DATAOUT14 ,
\Mult0|auto_generated|mac_mult7~DATAOUT13 ,\Mult0|auto_generated|mac_mult7~DATAOUT12 ,\Mult0|auto_generated|mac_mult7~DATAOUT11 ,\Mult0|auto_generated|mac_mult7~DATAOUT10 ,\Mult0|auto_generated|mac_mult7~DATAOUT9 ,\Mult0|auto_generated|mac_mult7~DATAOUT8 ,
\Mult0|auto_generated|mac_mult7~DATAOUT7 ,\Mult0|auto_generated|mac_mult7~DATAOUT6 ,\Mult0|auto_generated|mac_mult7~DATAOUT5 ,\Mult0|auto_generated|mac_mult7~DATAOUT4 ,\Mult0|auto_generated|mac_mult7~DATAOUT3 ,\Mult0|auto_generated|mac_mult7~DATAOUT2 ,
\Mult0|auto_generated|mac_mult7~DATAOUT1 ,\Mult0|auto_generated|mac_mult7~dataout ,\Mult0|auto_generated|mac_mult7~3 ,\Mult0|auto_generated|mac_mult7~2 ,\Mult0|auto_generated|mac_mult7~1 ,\Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[18]~36 (
// Equation(s):
// \Mult0|auto_generated|add33_result[18]~36_combout  = ((\Mult0|auto_generated|mac_out8~dataout  $ (\Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\Mult0|auto_generated|add33_result[17]~35 )))) # (GND)
// \Mult0|auto_generated|add33_result[18]~37  = CARRY((\Mult0|auto_generated|mac_out8~dataout  & ((\Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\Mult0|auto_generated|add33_result[17]~35 ))) # (!\Mult0|auto_generated|mac_out8~dataout  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT18  & !\Mult0|auto_generated|add33_result[17]~35 )))

	.dataa(\Mult0|auto_generated|mac_out8~dataout ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[17]~35 ),
	.combout(\Mult0|auto_generated|add33_result[18]~36_combout ),
	.cout(\Mult0|auto_generated|add33_result[18]~37 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[18]~36 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
fiftyfivenm_io_ibuf \A[36]~input (
	.i(A[36]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[36]~input0 ));
// synopsys translate_off
defparam \A[36]~input .bus_hold = "false";
defparam \A[36]~input .listen_to_nsleep_signal = "false";
defparam \A[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y27_N25
dffeas \reg_A[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[36]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[36] .is_wysiwyg = "true";
defparam \reg_A[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
fiftyfivenm_io_ibuf \B[36]~input (
	.i(B[36]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[36]~input0 ));
// synopsys translate_off
defparam \B[36]~input .bus_hold = "false";
defparam \B[36]~input .listen_to_nsleep_signal = "false";
defparam \B[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
fiftyfivenm_lcell_comb \reg_B[36]~feeder (
// Equation(s):
// \reg_B[36]~feeder_combout  = \B[36]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[36]~input0 ),
	.cin(gnd),
	.combout(\reg_B[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[36]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N5
dffeas \reg_B[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[36] .is_wysiwyg = "true";
defparam \reg_B[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
fiftyfivenm_lcell_comb \Add0~72 (
// Equation(s):
// \Add0~72_combout  = ((reg_A[36] $ (reg_B[36] $ (!\Add0~71 )))) # (GND)
// \Add0~73  = CARRY((reg_A[36] & ((reg_B[36]) # (!\Add0~71 ))) # (!reg_A[36] & (reg_B[36] & !\Add0~71 )))

	.dataa(reg_A[36]),
	.datab(reg_B[36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~71 ),
	.combout(\Add0~72_combout ),
	.cout(\Add0~73 ));
// synopsys translate_off
defparam \Add0~72 .lut_mask = 16'h698E;
defparam \Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
fiftyfivenm_io_ibuf \A[37]~input (
	.i(A[37]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[37]~input0 ));
// synopsys translate_off
defparam \A[37]~input .bus_hold = "false";
defparam \A[37]~input .listen_to_nsleep_signal = "false";
defparam \A[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y27_N21
dffeas \reg_A[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[37]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[37] .is_wysiwyg = "true";
defparam \reg_A[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
fiftyfivenm_io_ibuf \B[37]~input (
	.i(B[37]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[37]~input0 ));
// synopsys translate_off
defparam \B[37]~input .bus_hold = "false";
defparam \B[37]~input .listen_to_nsleep_signal = "false";
defparam \B[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N21
dffeas \reg_B[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[37]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[37] .is_wysiwyg = "true";
defparam \reg_B[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
fiftyfivenm_lcell_comb \Add0~74 (
// Equation(s):
// \Add0~74_combout  = (reg_A[37] & ((reg_B[37] & (\Add0~73  & VCC)) # (!reg_B[37] & (!\Add0~73 )))) # (!reg_A[37] & ((reg_B[37] & (!\Add0~73 )) # (!reg_B[37] & ((\Add0~73 ) # (GND)))))
// \Add0~75  = CARRY((reg_A[37] & (!reg_B[37] & !\Add0~73 )) # (!reg_A[37] & ((!\Add0~73 ) # (!reg_B[37]))))

	.dataa(reg_A[37]),
	.datab(reg_B[37]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~73 ),
	.combout(\Add0~74_combout ),
	.cout(\Add0~75 ));
// synopsys translate_off
defparam \Add0~74 .lut_mask = 16'h9617;
defparam \Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
fiftyfivenm_io_ibuf \B[38]~input (
	.i(B[38]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[38]~input0 ));
// synopsys translate_off
defparam \B[38]~input .bus_hold = "false";
defparam \B[38]~input .listen_to_nsleep_signal = "false";
defparam \B[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y27_N5
dffeas \reg_B[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[38]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[38] .is_wysiwyg = "true";
defparam \reg_B[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
fiftyfivenm_io_ibuf \A[38]~input (
	.i(A[38]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[38]~input0 ));
// synopsys translate_off
defparam \A[38]~input .bus_hold = "false";
defparam \A[38]~input .listen_to_nsleep_signal = "false";
defparam \A[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
fiftyfivenm_lcell_comb \reg_A[38]~feeder (
// Equation(s):
// \reg_A[38]~feeder_combout  = \A[38]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[38]~input0 ),
	.cin(gnd),
	.combout(\reg_A[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[38]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N7
dffeas \reg_A[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[38] .is_wysiwyg = "true";
defparam \reg_A[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
fiftyfivenm_lcell_comb \Add0~76 (
// Equation(s):
// \Add0~76_combout  = ((reg_B[38] $ (reg_A[38] $ (!\Add0~75 )))) # (GND)
// \Add0~77  = CARRY((reg_B[38] & ((reg_A[38]) # (!\Add0~75 ))) # (!reg_B[38] & (reg_A[38] & !\Add0~75 )))

	.dataa(reg_B[38]),
	.datab(reg_A[38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~75 ),
	.combout(\Add0~76_combout ),
	.cout(\Add0~77 ));
// synopsys translate_off
defparam \Add0~76 .lut_mask = 16'h698E;
defparam \Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
fiftyfivenm_io_ibuf \A[39]~input (
	.i(A[39]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[39]~input0 ));
// synopsys translate_off
defparam \A[39]~input .bus_hold = "false";
defparam \A[39]~input .listen_to_nsleep_signal = "false";
defparam \A[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y27_N13
dffeas \reg_A[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[39]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[39] .is_wysiwyg = "true";
defparam \reg_A[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
fiftyfivenm_io_ibuf \B[39]~input (
	.i(B[39]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[39]~input0 ));
// synopsys translate_off
defparam \B[39]~input .bus_hold = "false";
defparam \B[39]~input .listen_to_nsleep_signal = "false";
defparam \B[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \reg_B[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[39]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[39] .is_wysiwyg = "true";
defparam \reg_B[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
fiftyfivenm_lcell_comb \Add0~78 (
// Equation(s):
// \Add0~78_combout  = (reg_A[39] & ((reg_B[39] & (\Add0~77  & VCC)) # (!reg_B[39] & (!\Add0~77 )))) # (!reg_A[39] & ((reg_B[39] & (!\Add0~77 )) # (!reg_B[39] & ((\Add0~77 ) # (GND)))))
// \Add0~79  = CARRY((reg_A[39] & (!reg_B[39] & !\Add0~77 )) # (!reg_A[39] & ((!\Add0~77 ) # (!reg_B[39]))))

	.dataa(reg_A[39]),
	.datab(reg_B[39]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~77 ),
	.combout(\Add0~78_combout ),
	.cout(\Add0~79 ));
// synopsys translate_off
defparam \Add0~78 .lut_mask = 16'h9617;
defparam \Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
fiftyfivenm_io_ibuf \B[40]~input (
	.i(B[40]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[40]~input0 ));
// synopsys translate_off
defparam \B[40]~input .bus_hold = "false";
defparam \B[40]~input .listen_to_nsleep_signal = "false";
defparam \B[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y26_N25
dffeas \reg_B[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[40]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[40] .is_wysiwyg = "true";
defparam \reg_B[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
fiftyfivenm_io_ibuf \A[40]~input (
	.i(A[40]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[40]~input0 ));
// synopsys translate_off
defparam \A[40]~input .bus_hold = "false";
defparam \A[40]~input .listen_to_nsleep_signal = "false";
defparam \A[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N20
fiftyfivenm_lcell_comb \reg_A[40]~feeder (
// Equation(s):
// \reg_A[40]~feeder_combout  = \A[40]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[40]~input0 ),
	.cin(gnd),
	.combout(\reg_A[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[40]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N21
dffeas \reg_A[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[40] .is_wysiwyg = "true";
defparam \reg_A[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
fiftyfivenm_lcell_comb \Add0~80 (
// Equation(s):
// \Add0~80_combout  = ((reg_B[40] $ (reg_A[40] $ (!\Add0~79 )))) # (GND)
// \Add0~81  = CARRY((reg_B[40] & ((reg_A[40]) # (!\Add0~79 ))) # (!reg_B[40] & (reg_A[40] & !\Add0~79 )))

	.dataa(reg_B[40]),
	.datab(reg_A[40]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~79 ),
	.combout(\Add0~80_combout ),
	.cout(\Add0~81 ));
// synopsys translate_off
defparam \Add0~80 .lut_mask = 16'h698E;
defparam \Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
fiftyfivenm_io_ibuf \A[41]~input (
	.i(A[41]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[41]~input0 ));
// synopsys translate_off
defparam \A[41]~input .bus_hold = "false";
defparam \A[41]~input .listen_to_nsleep_signal = "false";
defparam \A[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N26
fiftyfivenm_lcell_comb \reg_A[41]~feeder (
// Equation(s):
// \reg_A[41]~feeder_combout  = \A[41]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[41]~input0 ),
	.cin(gnd),
	.combout(\reg_A[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[41]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N27
dffeas \reg_A[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[41] .is_wysiwyg = "true";
defparam \reg_A[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
fiftyfivenm_io_ibuf \B[41]~input (
	.i(B[41]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[41]~input0 ));
// synopsys translate_off
defparam \B[41]~input .bus_hold = "false";
defparam \B[41]~input .listen_to_nsleep_signal = "false";
defparam \B[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N28
fiftyfivenm_lcell_comb \reg_B[41]~feeder (
// Equation(s):
// \reg_B[41]~feeder_combout  = \B[41]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[41]~input0 ),
	.cin(gnd),
	.combout(\reg_B[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[41]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y26_N29
dffeas \reg_B[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[41] .is_wysiwyg = "true";
defparam \reg_B[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
fiftyfivenm_lcell_comb \Add0~82 (
// Equation(s):
// \Add0~82_combout  = (reg_A[41] & ((reg_B[41] & (\Add0~81  & VCC)) # (!reg_B[41] & (!\Add0~81 )))) # (!reg_A[41] & ((reg_B[41] & (!\Add0~81 )) # (!reg_B[41] & ((\Add0~81 ) # (GND)))))
// \Add0~83  = CARRY((reg_A[41] & (!reg_B[41] & !\Add0~81 )) # (!reg_A[41] & ((!\Add0~81 ) # (!reg_B[41]))))

	.dataa(reg_A[41]),
	.datab(reg_B[41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~81 ),
	.combout(\Add0~82_combout ),
	.cout(\Add0~83 ));
// synopsys translate_off
defparam \Add0~82 .lut_mask = 16'h9617;
defparam \Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
fiftyfivenm_io_ibuf \B[42]~input (
	.i(B[42]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[42]~input0 ));
// synopsys translate_off
defparam \B[42]~input .bus_hold = "false";
defparam \B[42]~input .listen_to_nsleep_signal = "false";
defparam \B[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N2
fiftyfivenm_lcell_comb \reg_B[42]~feeder (
// Equation(s):
// \reg_B[42]~feeder_combout  = \B[42]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[42]~input0 ),
	.cin(gnd),
	.combout(\reg_B[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[42]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y26_N3
dffeas \reg_B[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[42] .is_wysiwyg = "true";
defparam \reg_B[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
fiftyfivenm_io_ibuf \A[42]~input (
	.i(A[42]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[42]~input0 ));
// synopsys translate_off
defparam \A[42]~input .bus_hold = "false";
defparam \A[42]~input .listen_to_nsleep_signal = "false";
defparam \A[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
fiftyfivenm_lcell_comb \reg_A[42]~feeder (
// Equation(s):
// \reg_A[42]~feeder_combout  = \A[42]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[42]~input0 ),
	.cin(gnd),
	.combout(\reg_A[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[42]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N27
dffeas \reg_A[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[42] .is_wysiwyg = "true";
defparam \reg_A[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
fiftyfivenm_lcell_comb \Add0~84 (
// Equation(s):
// \Add0~84_combout  = ((reg_B[42] $ (reg_A[42] $ (!\Add0~83 )))) # (GND)
// \Add0~85  = CARRY((reg_B[42] & ((reg_A[42]) # (!\Add0~83 ))) # (!reg_B[42] & (reg_A[42] & !\Add0~83 )))

	.dataa(reg_B[42]),
	.datab(reg_A[42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~83 ),
	.combout(\Add0~84_combout ),
	.cout(\Add0~85 ));
// synopsys translate_off
defparam \Add0~84 .lut_mask = 16'h698E;
defparam \Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
fiftyfivenm_io_ibuf \A[43]~input (
	.i(A[43]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[43]~input0 ));
// synopsys translate_off
defparam \A[43]~input .bus_hold = "false";
defparam \A[43]~input .listen_to_nsleep_signal = "false";
defparam \A[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N4
fiftyfivenm_lcell_comb \reg_A[43]~feeder (
// Equation(s):
// \reg_A[43]~feeder_combout  = \A[43]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[43]~input0 ),
	.cin(gnd),
	.combout(\reg_A[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[43]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y26_N5
dffeas \reg_A[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[43] .is_wysiwyg = "true";
defparam \reg_A[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
fiftyfivenm_io_ibuf \B[43]~input (
	.i(B[43]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[43]~input0 ));
// synopsys translate_off
defparam \B[43]~input .bus_hold = "false";
defparam \B[43]~input .listen_to_nsleep_signal = "false";
defparam \B[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N14
fiftyfivenm_lcell_comb \reg_B[43]~feeder (
// Equation(s):
// \reg_B[43]~feeder_combout  = \B[43]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[43]~input0 ),
	.cin(gnd),
	.combout(\reg_B[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[43]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y26_N15
dffeas \reg_B[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[43] .is_wysiwyg = "true";
defparam \reg_B[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N6
fiftyfivenm_lcell_comb \Add0~86 (
// Equation(s):
// \Add0~86_combout  = (reg_A[43] & ((reg_B[43] & (\Add0~85  & VCC)) # (!reg_B[43] & (!\Add0~85 )))) # (!reg_A[43] & ((reg_B[43] & (!\Add0~85 )) # (!reg_B[43] & ((\Add0~85 ) # (GND)))))
// \Add0~87  = CARRY((reg_A[43] & (!reg_B[43] & !\Add0~85 )) # (!reg_A[43] & ((!\Add0~85 ) # (!reg_B[43]))))

	.dataa(reg_A[43]),
	.datab(reg_B[43]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~85 ),
	.combout(\Add0~86_combout ),
	.cout(\Add0~87 ));
// synopsys translate_off
defparam \Add0~86 .lut_mask = 16'h9617;
defparam \Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
fiftyfivenm_io_ibuf \A[44]~input (
	.i(A[44]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[44]~input0 ));
// synopsys translate_off
defparam \A[44]~input .bus_hold = "false";
defparam \A[44]~input .listen_to_nsleep_signal = "false";
defparam \A[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N23
dffeas \reg_A[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[44]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[44] .is_wysiwyg = "true";
defparam \reg_A[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
fiftyfivenm_io_ibuf \B[44]~input (
	.i(B[44]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[44]~input0 ));
// synopsys translate_off
defparam \B[44]~input .bus_hold = "false";
defparam \B[44]~input .listen_to_nsleep_signal = "false";
defparam \B[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
fiftyfivenm_lcell_comb \reg_B[44]~feeder (
// Equation(s):
// \reg_B[44]~feeder_combout  = \B[44]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[44]~input0 ),
	.cin(gnd),
	.combout(\reg_B[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[44]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N5
dffeas \reg_B[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[44] .is_wysiwyg = "true";
defparam \reg_B[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
fiftyfivenm_lcell_comb \Add0~88 (
// Equation(s):
// \Add0~88_combout  = ((reg_A[44] $ (reg_B[44] $ (!\Add0~87 )))) # (GND)
// \Add0~89  = CARRY((reg_A[44] & ((reg_B[44]) # (!\Add0~87 ))) # (!reg_A[44] & (reg_B[44] & !\Add0~87 )))

	.dataa(reg_A[44]),
	.datab(reg_B[44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~87 ),
	.combout(\Add0~88_combout ),
	.cout(\Add0~89 ));
// synopsys translate_off
defparam \Add0~88 .lut_mask = 16'h698E;
defparam \Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
fiftyfivenm_io_ibuf \B[45]~input (
	.i(B[45]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[45]~input0 ));
// synopsys translate_off
defparam \B[45]~input .bus_hold = "false";
defparam \B[45]~input .listen_to_nsleep_signal = "false";
defparam \B[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
fiftyfivenm_lcell_comb \reg_B[45]~feeder (
// Equation(s):
// \reg_B[45]~feeder_combout  = \B[45]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[45]~input0 ),
	.cin(gnd),
	.combout(\reg_B[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[45]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N7
dffeas \reg_B[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[45] .is_wysiwyg = "true";
defparam \reg_B[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
fiftyfivenm_io_ibuf \A[45]~input (
	.i(A[45]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[45]~input0 ));
// synopsys translate_off
defparam \A[45]~input .bus_hold = "false";
defparam \A[45]~input .listen_to_nsleep_signal = "false";
defparam \A[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N15
dffeas \reg_A[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[45]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[45] .is_wysiwyg = "true";
defparam \reg_A[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
fiftyfivenm_lcell_comb \Add0~90 (
// Equation(s):
// \Add0~90_combout  = (reg_B[45] & ((reg_A[45] & (\Add0~89  & VCC)) # (!reg_A[45] & (!\Add0~89 )))) # (!reg_B[45] & ((reg_A[45] & (!\Add0~89 )) # (!reg_A[45] & ((\Add0~89 ) # (GND)))))
// \Add0~91  = CARRY((reg_B[45] & (!reg_A[45] & !\Add0~89 )) # (!reg_B[45] & ((!\Add0~89 ) # (!reg_A[45]))))

	.dataa(reg_B[45]),
	.datab(reg_A[45]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~89 ),
	.combout(\Add0~90_combout ),
	.cout(\Add0~91 ));
// synopsys translate_off
defparam \Add0~90 .lut_mask = 16'h9617;
defparam \Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
fiftyfivenm_io_ibuf \A[46]~input (
	.i(A[46]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[46]~input0 ));
// synopsys translate_off
defparam \A[46]~input .bus_hold = "false";
defparam \A[46]~input .listen_to_nsleep_signal = "false";
defparam \A[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N12
fiftyfivenm_lcell_comb \reg_A[46]~feeder (
// Equation(s):
// \reg_A[46]~feeder_combout  = \A[46]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[46]~input0 ),
	.cin(gnd),
	.combout(\reg_A[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[46]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N13
dffeas \reg_A[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[46] .is_wysiwyg = "true";
defparam \reg_A[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
fiftyfivenm_io_ibuf \B[46]~input (
	.i(B[46]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[46]~input0 ));
// synopsys translate_off
defparam \B[46]~input .bus_hold = "false";
defparam \B[46]~input .listen_to_nsleep_signal = "false";
defparam \B[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N20
fiftyfivenm_lcell_comb \reg_B[46]~feeder (
// Equation(s):
// \reg_B[46]~feeder_combout  = \B[46]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[46]~input0 ),
	.cin(gnd),
	.combout(\reg_B[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[46]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y26_N21
dffeas \reg_B[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[46] .is_wysiwyg = "true";
defparam \reg_B[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
fiftyfivenm_lcell_comb \Add0~92 (
// Equation(s):
// \Add0~92_combout  = ((reg_A[46] $ (reg_B[46] $ (!\Add0~91 )))) # (GND)
// \Add0~93  = CARRY((reg_A[46] & ((reg_B[46]) # (!\Add0~91 ))) # (!reg_A[46] & (reg_B[46] & !\Add0~91 )))

	.dataa(reg_A[46]),
	.datab(reg_B[46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~91 ),
	.combout(\Add0~92_combout ),
	.cout(\Add0~93 ));
// synopsys translate_off
defparam \Add0~92 .lut_mask = 16'h698E;
defparam \Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
fiftyfivenm_io_ibuf \B[47]~input (
	.i(B[47]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[47]~input0 ));
// synopsys translate_off
defparam \B[47]~input .bus_hold = "false";
defparam \B[47]~input .listen_to_nsleep_signal = "false";
defparam \B[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
fiftyfivenm_lcell_comb \reg_B[47]~feeder (
// Equation(s):
// \reg_B[47]~feeder_combout  = \B[47]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[47]~input0 ),
	.cin(gnd),
	.combout(\reg_B[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[47]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N15
dffeas \reg_B[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[47] .is_wysiwyg = "true";
defparam \reg_B[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
fiftyfivenm_io_ibuf \A[47]~input (
	.i(A[47]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[47]~input0 ));
// synopsys translate_off
defparam \A[47]~input .bus_hold = "false";
defparam \A[47]~input .listen_to_nsleep_signal = "false";
defparam \A[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N1
dffeas \reg_A[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[47]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[47] .is_wysiwyg = "true";
defparam \reg_A[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N14
fiftyfivenm_lcell_comb \Add0~94 (
// Equation(s):
// \Add0~94_combout  = (reg_B[47] & ((reg_A[47] & (\Add0~93  & VCC)) # (!reg_A[47] & (!\Add0~93 )))) # (!reg_B[47] & ((reg_A[47] & (!\Add0~93 )) # (!reg_A[47] & ((\Add0~93 ) # (GND)))))
// \Add0~95  = CARRY((reg_B[47] & (!reg_A[47] & !\Add0~93 )) # (!reg_B[47] & ((!\Add0~93 ) # (!reg_A[47]))))

	.dataa(reg_B[47]),
	.datab(reg_A[47]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~93 ),
	.combout(\Add0~94_combout ),
	.cout(\Add0~95 ));
// synopsys translate_off
defparam \Add0~94 .lut_mask = 16'h9617;
defparam \Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
fiftyfivenm_io_ibuf \A[48]~input (
	.i(A[48]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[48]~input0 ));
// synopsys translate_off
defparam \A[48]~input .bus_hold = "false";
defparam \A[48]~input .listen_to_nsleep_signal = "false";
defparam \A[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N8
fiftyfivenm_lcell_comb \reg_A[48]~feeder (
// Equation(s):
// \reg_A[48]~feeder_combout  = \A[48]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[48]~input0 ),
	.cin(gnd),
	.combout(\reg_A[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[48]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N9
dffeas \reg_A[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[48] .is_wysiwyg = "true";
defparam \reg_A[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
fiftyfivenm_io_ibuf \B[48]~input (
	.i(B[48]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[48]~input0 ));
// synopsys translate_off
defparam \B[48]~input .bus_hold = "false";
defparam \B[48]~input .listen_to_nsleep_signal = "false";
defparam \B[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N17
dffeas \reg_B[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[48]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[48] .is_wysiwyg = "true";
defparam \reg_B[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
fiftyfivenm_lcell_comb \Add0~96 (
// Equation(s):
// \Add0~96_combout  = ((reg_A[48] $ (reg_B[48] $ (!\Add0~95 )))) # (GND)
// \Add0~97  = CARRY((reg_A[48] & ((reg_B[48]) # (!\Add0~95 ))) # (!reg_A[48] & (reg_B[48] & !\Add0~95 )))

	.dataa(reg_A[48]),
	.datab(reg_B[48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~95 ),
	.combout(\Add0~96_combout ),
	.cout(\Add0~97 ));
// synopsys translate_off
defparam \Add0~96 .lut_mask = 16'h698E;
defparam \Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
fiftyfivenm_io_ibuf \B[49]~input (
	.i(B[49]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[49]~input0 ));
// synopsys translate_off
defparam \B[49]~input .bus_hold = "false";
defparam \B[49]~input .listen_to_nsleep_signal = "false";
defparam \B[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N10
fiftyfivenm_lcell_comb \reg_B[49]~feeder (
// Equation(s):
// \reg_B[49]~feeder_combout  = \B[49]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[49]~input0 ),
	.cin(gnd),
	.combout(\reg_B[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[49]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N11
dffeas \reg_B[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[49] .is_wysiwyg = "true";
defparam \reg_B[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
fiftyfivenm_io_ibuf \A[49]~input (
	.i(A[49]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[49]~input0 ));
// synopsys translate_off
defparam \A[49]~input .bus_hold = "false";
defparam \A[49]~input .listen_to_nsleep_signal = "false";
defparam \A[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N9
dffeas \reg_A[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[49]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[49] .is_wysiwyg = "true";
defparam \reg_A[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
fiftyfivenm_lcell_comb \Add0~98 (
// Equation(s):
// \Add0~98_combout  = (reg_B[49] & ((reg_A[49] & (\Add0~97  & VCC)) # (!reg_A[49] & (!\Add0~97 )))) # (!reg_B[49] & ((reg_A[49] & (!\Add0~97 )) # (!reg_A[49] & ((\Add0~97 ) # (GND)))))
// \Add0~99  = CARRY((reg_B[49] & (!reg_A[49] & !\Add0~97 )) # (!reg_B[49] & ((!\Add0~97 ) # (!reg_A[49]))))

	.dataa(reg_B[49]),
	.datab(reg_A[49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~97 ),
	.combout(\Add0~98_combout ),
	.cout(\Add0~99 ));
// synopsys translate_off
defparam \Add0~98 .lut_mask = 16'h9617;
defparam \Add0~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
fiftyfivenm_io_ibuf \A[50]~input (
	.i(A[50]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[50]~input0 ));
// synopsys translate_off
defparam \A[50]~input .bus_hold = "false";
defparam \A[50]~input .listen_to_nsleep_signal = "false";
defparam \A[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N31
dffeas \reg_A[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[50]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[50] .is_wysiwyg = "true";
defparam \reg_A[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
fiftyfivenm_io_ibuf \B[50]~input (
	.i(B[50]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[50]~input0 ));
// synopsys translate_off
defparam \B[50]~input .bus_hold = "false";
defparam \B[50]~input .listen_to_nsleep_signal = "false";
defparam \B[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N24
fiftyfivenm_lcell_comb \reg_B[50]~feeder (
// Equation(s):
// \reg_B[50]~feeder_combout  = \B[50]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[50]~input0 ),
	.cin(gnd),
	.combout(\reg_B[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[50]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N25
dffeas \reg_B[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[50] .is_wysiwyg = "true";
defparam \reg_B[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
fiftyfivenm_lcell_comb \Add0~100 (
// Equation(s):
// \Add0~100_combout  = ((reg_A[50] $ (reg_B[50] $ (!\Add0~99 )))) # (GND)
// \Add0~101  = CARRY((reg_A[50] & ((reg_B[50]) # (!\Add0~99 ))) # (!reg_A[50] & (reg_B[50] & !\Add0~99 )))

	.dataa(reg_A[50]),
	.datab(reg_B[50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~99 ),
	.combout(\Add0~100_combout ),
	.cout(\Add0~101 ));
// synopsys translate_off
defparam \Add0~100 .lut_mask = 16'h698E;
defparam \Add0~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
fiftyfivenm_io_ibuf \B[51]~input (
	.i(B[51]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[51]~input0 ));
// synopsys translate_off
defparam \B[51]~input .bus_hold = "false";
defparam \B[51]~input .listen_to_nsleep_signal = "false";
defparam \B[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y26_N19
dffeas \reg_B[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[51]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[51] .is_wysiwyg = "true";
defparam \reg_B[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
fiftyfivenm_io_ibuf \A[51]~input (
	.i(A[51]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[51]~input0 ));
// synopsys translate_off
defparam \A[51]~input .bus_hold = "false";
defparam \A[51]~input .listen_to_nsleep_signal = "false";
defparam \A[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y26_N19
dffeas \reg_A[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[51]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[51] .is_wysiwyg = "true";
defparam \reg_A[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N22
fiftyfivenm_lcell_comb \Add0~102 (
// Equation(s):
// \Add0~102_combout  = (reg_B[51] & ((reg_A[51] & (\Add0~101  & VCC)) # (!reg_A[51] & (!\Add0~101 )))) # (!reg_B[51] & ((reg_A[51] & (!\Add0~101 )) # (!reg_A[51] & ((\Add0~101 ) # (GND)))))
// \Add0~103  = CARRY((reg_B[51] & (!reg_A[51] & !\Add0~101 )) # (!reg_B[51] & ((!\Add0~101 ) # (!reg_A[51]))))

	.dataa(reg_B[51]),
	.datab(reg_A[51]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~101 ),
	.combout(\Add0~102_combout ),
	.cout(\Add0~103 ));
// synopsys translate_off
defparam \Add0~102 .lut_mask = 16'h9617;
defparam \Add0~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
fiftyfivenm_io_ibuf \B[52]~input (
	.i(B[52]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[52]~input0 ));
// synopsys translate_off
defparam \B[52]~input .bus_hold = "false";
defparam \B[52]~input .listen_to_nsleep_signal = "false";
defparam \B[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
fiftyfivenm_lcell_comb \reg_B[52]~feeder (
// Equation(s):
// \reg_B[52]~feeder_combout  = \B[52]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[52]~input0 ),
	.cin(gnd),
	.combout(\reg_B[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[52]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N17
dffeas \reg_B[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[52] .is_wysiwyg = "true";
defparam \reg_B[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
fiftyfivenm_io_ibuf \A[52]~input (
	.i(A[52]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[52]~input0 ));
// synopsys translate_off
defparam \A[52]~input .bus_hold = "false";
defparam \A[52]~input .listen_to_nsleep_signal = "false";
defparam \A[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N21
dffeas \reg_A[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[52]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[52] .is_wysiwyg = "true";
defparam \reg_A[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N24
fiftyfivenm_lcell_comb \Add0~104 (
// Equation(s):
// \Add0~104_combout  = ((reg_B[52] $ (reg_A[52] $ (!\Add0~103 )))) # (GND)
// \Add0~105  = CARRY((reg_B[52] & ((reg_A[52]) # (!\Add0~103 ))) # (!reg_B[52] & (reg_A[52] & !\Add0~103 )))

	.dataa(reg_B[52]),
	.datab(reg_A[52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~103 ),
	.combout(\Add0~104_combout ),
	.cout(\Add0~105 ));
// synopsys translate_off
defparam \Add0~104 .lut_mask = 16'h698E;
defparam \Add0~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
fiftyfivenm_io_ibuf \B[53]~input (
	.i(B[53]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[53]~input0 ));
// synopsys translate_off
defparam \B[53]~input .bus_hold = "false";
defparam \B[53]~input .listen_to_nsleep_signal = "false";
defparam \B[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y26_N1
dffeas \reg_B[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[53]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[53] .is_wysiwyg = "true";
defparam \reg_B[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
fiftyfivenm_io_ibuf \A[53]~input (
	.i(A[53]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[53]~input0 ));
// synopsys translate_off
defparam \A[53]~input .bus_hold = "false";
defparam \A[53]~input .listen_to_nsleep_signal = "false";
defparam \A[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y26_N23
dffeas \reg_A[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[53]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[53] .is_wysiwyg = "true";
defparam \reg_A[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
fiftyfivenm_lcell_comb \Add0~106 (
// Equation(s):
// \Add0~106_combout  = (reg_B[53] & ((reg_A[53] & (\Add0~105  & VCC)) # (!reg_A[53] & (!\Add0~105 )))) # (!reg_B[53] & ((reg_A[53] & (!\Add0~105 )) # (!reg_A[53] & ((\Add0~105 ) # (GND)))))
// \Add0~107  = CARRY((reg_B[53] & (!reg_A[53] & !\Add0~105 )) # (!reg_B[53] & ((!\Add0~105 ) # (!reg_A[53]))))

	.dataa(reg_B[53]),
	.datab(reg_A[53]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~105 ),
	.combout(\Add0~106_combout ),
	.cout(\Add0~107 ));
// synopsys translate_off
defparam \Add0~106 .lut_mask = 16'h9617;
defparam \Add0~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y29_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult9 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~106_combout ,\Add0~104_combout ,\Add0~102_combout ,\Add0~100_combout ,\Add0~98_combout ,\Add0~96_combout ,\Add0~94_combout ,\Add0~92_combout ,\Add0~90_combout ,\Add0~88_combout ,\Add0~86_combout ,\Add0~84_combout ,\Add0~82_combout ,\Add0~80_combout ,
\Add0~78_combout ,\Add0~76_combout ,\Add0~74_combout ,\Add0~72_combout }),
	.datab({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult9_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult9 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult9 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult9 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult9 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult9 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult9 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y29_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out10 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult9~DATAOUT35 ,\Mult0|auto_generated|mac_mult9~DATAOUT34 ,\Mult0|auto_generated|mac_mult9~DATAOUT33 ,\Mult0|auto_generated|mac_mult9~DATAOUT32 ,\Mult0|auto_generated|mac_mult9~DATAOUT31 ,\Mult0|auto_generated|mac_mult9~DATAOUT30 ,
\Mult0|auto_generated|mac_mult9~DATAOUT29 ,\Mult0|auto_generated|mac_mult9~DATAOUT28 ,\Mult0|auto_generated|mac_mult9~DATAOUT27 ,\Mult0|auto_generated|mac_mult9~DATAOUT26 ,\Mult0|auto_generated|mac_mult9~DATAOUT25 ,\Mult0|auto_generated|mac_mult9~DATAOUT24 ,
\Mult0|auto_generated|mac_mult9~DATAOUT23 ,\Mult0|auto_generated|mac_mult9~DATAOUT22 ,\Mult0|auto_generated|mac_mult9~DATAOUT21 ,\Mult0|auto_generated|mac_mult9~DATAOUT20 ,\Mult0|auto_generated|mac_mult9~DATAOUT19 ,\Mult0|auto_generated|mac_mult9~DATAOUT18 ,
\Mult0|auto_generated|mac_mult9~DATAOUT17 ,\Mult0|auto_generated|mac_mult9~DATAOUT16 ,\Mult0|auto_generated|mac_mult9~DATAOUT15 ,\Mult0|auto_generated|mac_mult9~DATAOUT14 ,\Mult0|auto_generated|mac_mult9~DATAOUT13 ,\Mult0|auto_generated|mac_mult9~DATAOUT12 ,
\Mult0|auto_generated|mac_mult9~DATAOUT11 ,\Mult0|auto_generated|mac_mult9~DATAOUT10 ,\Mult0|auto_generated|mac_mult9~DATAOUT9 ,\Mult0|auto_generated|mac_mult9~DATAOUT8 ,\Mult0|auto_generated|mac_mult9~DATAOUT7 ,\Mult0|auto_generated|mac_mult9~DATAOUT6 ,
\Mult0|auto_generated|mac_mult9~DATAOUT5 ,\Mult0|auto_generated|mac_mult9~DATAOUT4 ,\Mult0|auto_generated|mac_mult9~DATAOUT3 ,\Mult0|auto_generated|mac_mult9~DATAOUT2 ,\Mult0|auto_generated|mac_mult9~DATAOUT1 ,\Mult0|auto_generated|mac_mult9~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out10_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out10 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out10 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[0]~0 (
// Equation(s):
// \Mult0|auto_generated|add41_result[0]~0_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT18  & (\Mult0|auto_generated|mac_out10~dataout  $ (VCC))) # (!\Mult0|auto_generated|mac_out4~DATAOUT18  & (\Mult0|auto_generated|mac_out10~dataout  & VCC))
// \Mult0|auto_generated|add41_result[0]~1  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT18  & \Mult0|auto_generated|mac_out10~dataout ))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out10~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|add41_result[0]~0_combout ),
	.cout(\Mult0|auto_generated|add41_result[0]~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[0]~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|add41_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
fiftyfivenm_lcell_comb \reg_sum[36]~179 (
// Equation(s):
// \reg_sum[36]~179_combout  = ((\Mult0|auto_generated|add33_result[18]~36_combout  $ (\Mult0|auto_generated|add41_result[0]~0_combout  $ (!\reg_sum[35]~178 )))) # (GND)
// \reg_sum[36]~180  = CARRY((\Mult0|auto_generated|add33_result[18]~36_combout  & ((\Mult0|auto_generated|add41_result[0]~0_combout ) # (!\reg_sum[35]~178 ))) # (!\Mult0|auto_generated|add33_result[18]~36_combout  & 
// (\Mult0|auto_generated|add41_result[0]~0_combout  & !\reg_sum[35]~178 )))

	.dataa(\Mult0|auto_generated|add33_result[18]~36_combout ),
	.datab(\Mult0|auto_generated|add41_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[35]~178 ),
	.combout(\reg_sum[36]~179_combout ),
	.cout(\reg_sum[36]~180 ));
// synopsys translate_off
defparam \reg_sum[36]~179 .lut_mask = 16'h698E;
defparam \reg_sum[36]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \reg_sum[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[36]~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[36] .is_wysiwyg = "true";
defparam \reg_sum[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[19]~38 (
// Equation(s):
// \Mult0|auto_generated|add33_result[19]~38_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT19  & ((\Mult0|auto_generated|mac_out8~DATAOUT1  & (\Mult0|auto_generated|add33_result[18]~37  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\Mult0|auto_generated|add33_result[18]~37 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT19  & ((\Mult0|auto_generated|mac_out8~DATAOUT1  & (!\Mult0|auto_generated|add33_result[18]~37 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT1  & 
// ((\Mult0|auto_generated|add33_result[18]~37 ) # (GND)))))
// \Mult0|auto_generated|add33_result[19]~39  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT19  & (!\Mult0|auto_generated|mac_out8~DATAOUT1  & !\Mult0|auto_generated|add33_result[18]~37 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT19  & 
// ((!\Mult0|auto_generated|add33_result[18]~37 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[18]~37 ),
	.combout(\Mult0|auto_generated|add33_result[19]~38_combout ),
	.cout(\Mult0|auto_generated|add33_result[19]~39 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[19]~38 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[1]~2 (
// Equation(s):
// \Mult0|auto_generated|add41_result[1]~2_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT1  & ((\Mult0|auto_generated|mac_out4~DATAOUT19  & (\Mult0|auto_generated|add41_result[0]~1  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT19  & 
// (!\Mult0|auto_generated|add41_result[0]~1 )))) # (!\Mult0|auto_generated|mac_out10~DATAOUT1  & ((\Mult0|auto_generated|mac_out4~DATAOUT19  & (!\Mult0|auto_generated|add41_result[0]~1 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT19  & 
// ((\Mult0|auto_generated|add41_result[0]~1 ) # (GND)))))
// \Mult0|auto_generated|add41_result[1]~3  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT1  & (!\Mult0|auto_generated|mac_out4~DATAOUT19  & !\Mult0|auto_generated|add41_result[0]~1 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT1  & 
// ((!\Mult0|auto_generated|add41_result[0]~1 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[0]~1 ),
	.combout(\Mult0|auto_generated|add41_result[1]~2_combout ),
	.cout(\Mult0|auto_generated|add41_result[1]~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[1]~2 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
fiftyfivenm_lcell_comb \reg_sum[37]~181 (
// Equation(s):
// \reg_sum[37]~181_combout  = (\Mult0|auto_generated|add33_result[19]~38_combout  & ((\Mult0|auto_generated|add41_result[1]~2_combout  & (\reg_sum[36]~180  & VCC)) # (!\Mult0|auto_generated|add41_result[1]~2_combout  & (!\reg_sum[36]~180 )))) # 
// (!\Mult0|auto_generated|add33_result[19]~38_combout  & ((\Mult0|auto_generated|add41_result[1]~2_combout  & (!\reg_sum[36]~180 )) # (!\Mult0|auto_generated|add41_result[1]~2_combout  & ((\reg_sum[36]~180 ) # (GND)))))
// \reg_sum[37]~182  = CARRY((\Mult0|auto_generated|add33_result[19]~38_combout  & (!\Mult0|auto_generated|add41_result[1]~2_combout  & !\reg_sum[36]~180 )) # (!\Mult0|auto_generated|add33_result[19]~38_combout  & ((!\reg_sum[36]~180 ) # 
// (!\Mult0|auto_generated|add41_result[1]~2_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[19]~38_combout ),
	.datab(\Mult0|auto_generated|add41_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[36]~180 ),
	.combout(\reg_sum[37]~181_combout ),
	.cout(\reg_sum[37]~182 ));
// synopsys translate_off
defparam \reg_sum[37]~181 .lut_mask = 16'h9617;
defparam \reg_sum[37]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \reg_sum[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[37]~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[37] .is_wysiwyg = "true";
defparam \reg_sum[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[2]~4 (
// Equation(s):
// \Mult0|auto_generated|add41_result[2]~4_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT20  $ (\Mult0|auto_generated|mac_out10~DATAOUT2  $ (!\Mult0|auto_generated|add41_result[1]~3 )))) # (GND)
// \Mult0|auto_generated|add41_result[2]~5  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT20  & ((\Mult0|auto_generated|mac_out10~DATAOUT2 ) # (!\Mult0|auto_generated|add41_result[1]~3 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT20  & 
// (\Mult0|auto_generated|mac_out10~DATAOUT2  & !\Mult0|auto_generated|add41_result[1]~3 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[1]~3 ),
	.combout(\Mult0|auto_generated|add41_result[2]~4_combout ),
	.cout(\Mult0|auto_generated|add41_result[2]~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[2]~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[20]~40 (
// Equation(s):
// \Mult0|auto_generated|add33_result[20]~40_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT20  $ (\Mult0|auto_generated|mac_out8~DATAOUT2  $ (!\Mult0|auto_generated|add33_result[19]~39 )))) # (GND)
// \Mult0|auto_generated|add33_result[20]~41  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT20  & ((\Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\Mult0|auto_generated|add33_result[19]~39 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT20  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT2  & !\Mult0|auto_generated|add33_result[19]~39 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[19]~39 ),
	.combout(\Mult0|auto_generated|add33_result[20]~40_combout ),
	.cout(\Mult0|auto_generated|add33_result[20]~41 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[20]~40 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
fiftyfivenm_lcell_comb \reg_sum[38]~183 (
// Equation(s):
// \reg_sum[38]~183_combout  = ((\Mult0|auto_generated|add41_result[2]~4_combout  $ (\Mult0|auto_generated|add33_result[20]~40_combout  $ (!\reg_sum[37]~182 )))) # (GND)
// \reg_sum[38]~184  = CARRY((\Mult0|auto_generated|add41_result[2]~4_combout  & ((\Mult0|auto_generated|add33_result[20]~40_combout ) # (!\reg_sum[37]~182 ))) # (!\Mult0|auto_generated|add41_result[2]~4_combout  & 
// (\Mult0|auto_generated|add33_result[20]~40_combout  & !\reg_sum[37]~182 )))

	.dataa(\Mult0|auto_generated|add41_result[2]~4_combout ),
	.datab(\Mult0|auto_generated|add33_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[37]~182 ),
	.combout(\reg_sum[38]~183_combout ),
	.cout(\reg_sum[38]~184 ));
// synopsys translate_off
defparam \reg_sum[38]~183 .lut_mask = 16'h698E;
defparam \reg_sum[38]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \reg_sum[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[38]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[38] .is_wysiwyg = "true";
defparam \reg_sum[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[21]~42 (
// Equation(s):
// \Mult0|auto_generated|add33_result[21]~42_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT21  & ((\Mult0|auto_generated|mac_out8~DATAOUT3  & (\Mult0|auto_generated|add33_result[20]~41  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\Mult0|auto_generated|add33_result[20]~41 )))) # (!\Mult0|auto_generated|mac_out6~DATAOUT21  & ((\Mult0|auto_generated|mac_out8~DATAOUT3  & (!\Mult0|auto_generated|add33_result[20]~41 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT3  & 
// ((\Mult0|auto_generated|add33_result[20]~41 ) # (GND)))))
// \Mult0|auto_generated|add33_result[21]~43  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT21  & (!\Mult0|auto_generated|mac_out8~DATAOUT3  & !\Mult0|auto_generated|add33_result[20]~41 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT21  & 
// ((!\Mult0|auto_generated|add33_result[20]~41 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[20]~41 ),
	.combout(\Mult0|auto_generated|add33_result[21]~42_combout ),
	.cout(\Mult0|auto_generated|add33_result[21]~43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[21]~42 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[3]~6 (
// Equation(s):
// \Mult0|auto_generated|add41_result[3]~6_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT3  & ((\Mult0|auto_generated|mac_out4~DATAOUT21  & (\Mult0|auto_generated|add41_result[2]~5  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT21  & 
// (!\Mult0|auto_generated|add41_result[2]~5 )))) # (!\Mult0|auto_generated|mac_out10~DATAOUT3  & ((\Mult0|auto_generated|mac_out4~DATAOUT21  & (!\Mult0|auto_generated|add41_result[2]~5 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT21  & 
// ((\Mult0|auto_generated|add41_result[2]~5 ) # (GND)))))
// \Mult0|auto_generated|add41_result[3]~7  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT3  & (!\Mult0|auto_generated|mac_out4~DATAOUT21  & !\Mult0|auto_generated|add41_result[2]~5 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT3  & 
// ((!\Mult0|auto_generated|add41_result[2]~5 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[2]~5 ),
	.combout(\Mult0|auto_generated|add41_result[3]~6_combout ),
	.cout(\Mult0|auto_generated|add41_result[3]~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[3]~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
fiftyfivenm_lcell_comb \reg_sum[39]~185 (
// Equation(s):
// \reg_sum[39]~185_combout  = (\Mult0|auto_generated|add33_result[21]~42_combout  & ((\Mult0|auto_generated|add41_result[3]~6_combout  & (\reg_sum[38]~184  & VCC)) # (!\Mult0|auto_generated|add41_result[3]~6_combout  & (!\reg_sum[38]~184 )))) # 
// (!\Mult0|auto_generated|add33_result[21]~42_combout  & ((\Mult0|auto_generated|add41_result[3]~6_combout  & (!\reg_sum[38]~184 )) # (!\Mult0|auto_generated|add41_result[3]~6_combout  & ((\reg_sum[38]~184 ) # (GND)))))
// \reg_sum[39]~186  = CARRY((\Mult0|auto_generated|add33_result[21]~42_combout  & (!\Mult0|auto_generated|add41_result[3]~6_combout  & !\reg_sum[38]~184 )) # (!\Mult0|auto_generated|add33_result[21]~42_combout  & ((!\reg_sum[38]~184 ) # 
// (!\Mult0|auto_generated|add41_result[3]~6_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[21]~42_combout ),
	.datab(\Mult0|auto_generated|add41_result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[38]~184 ),
	.combout(\reg_sum[39]~185_combout ),
	.cout(\reg_sum[39]~186 ));
// synopsys translate_off
defparam \reg_sum[39]~185 .lut_mask = 16'h9617;
defparam \reg_sum[39]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N13
dffeas \reg_sum[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[39]~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[39] .is_wysiwyg = "true";
defparam \reg_sum[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[22]~44 (
// Equation(s):
// \Mult0|auto_generated|add33_result[22]~44_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT22  $ (\Mult0|auto_generated|mac_out8~DATAOUT4  $ (!\Mult0|auto_generated|add33_result[21]~43 )))) # (GND)
// \Mult0|auto_generated|add33_result[22]~45  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT22  & ((\Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\Mult0|auto_generated|add33_result[21]~43 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT22  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT4  & !\Mult0|auto_generated|add33_result[21]~43 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[21]~43 ),
	.combout(\Mult0|auto_generated|add33_result[22]~44_combout ),
	.cout(\Mult0|auto_generated|add33_result[22]~45 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[22]~44 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[4]~8 (
// Equation(s):
// \Mult0|auto_generated|add41_result[4]~8_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT4  $ (\Mult0|auto_generated|mac_out4~DATAOUT22  $ (!\Mult0|auto_generated|add41_result[3]~7 )))) # (GND)
// \Mult0|auto_generated|add41_result[4]~9  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT4  & ((\Mult0|auto_generated|mac_out4~DATAOUT22 ) # (!\Mult0|auto_generated|add41_result[3]~7 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT22  & !\Mult0|auto_generated|add41_result[3]~7 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[3]~7 ),
	.combout(\Mult0|auto_generated|add41_result[4]~8_combout ),
	.cout(\Mult0|auto_generated|add41_result[4]~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[4]~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
fiftyfivenm_lcell_comb \reg_sum[40]~187 (
// Equation(s):
// \reg_sum[40]~187_combout  = ((\Mult0|auto_generated|add33_result[22]~44_combout  $ (\Mult0|auto_generated|add41_result[4]~8_combout  $ (!\reg_sum[39]~186 )))) # (GND)
// \reg_sum[40]~188  = CARRY((\Mult0|auto_generated|add33_result[22]~44_combout  & ((\Mult0|auto_generated|add41_result[4]~8_combout ) # (!\reg_sum[39]~186 ))) # (!\Mult0|auto_generated|add33_result[22]~44_combout  & 
// (\Mult0|auto_generated|add41_result[4]~8_combout  & !\reg_sum[39]~186 )))

	.dataa(\Mult0|auto_generated|add33_result[22]~44_combout ),
	.datab(\Mult0|auto_generated|add41_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[39]~186 ),
	.combout(\reg_sum[40]~187_combout ),
	.cout(\reg_sum[40]~188 ));
// synopsys translate_off
defparam \reg_sum[40]~187 .lut_mask = 16'h698E;
defparam \reg_sum[40]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \reg_sum[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[40]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[40] .is_wysiwyg = "true";
defparam \reg_sum[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[23]~46 (
// Equation(s):
// \Mult0|auto_generated|add33_result[23]~46_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT23  & (\Mult0|auto_generated|add33_result[22]~45  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\Mult0|auto_generated|add33_result[22]~45 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT5  & ((\Mult0|auto_generated|mac_out6~DATAOUT23  & (!\Mult0|auto_generated|add33_result[22]~45 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT23  & 
// ((\Mult0|auto_generated|add33_result[22]~45 ) # (GND)))))
// \Mult0|auto_generated|add33_result[23]~47  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT5  & (!\Mult0|auto_generated|mac_out6~DATAOUT23  & !\Mult0|auto_generated|add33_result[22]~45 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT5  & 
// ((!\Mult0|auto_generated|add33_result[22]~45 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[22]~45 ),
	.combout(\Mult0|auto_generated|add33_result[23]~46_combout ),
	.cout(\Mult0|auto_generated|add33_result[23]~47 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[23]~46 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[5]~10 (
// Equation(s):
// \Mult0|auto_generated|add41_result[5]~10_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT23  & ((\Mult0|auto_generated|mac_out10~DATAOUT5  & (\Mult0|auto_generated|add41_result[4]~9  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT5  & 
// (!\Mult0|auto_generated|add41_result[4]~9 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT23  & ((\Mult0|auto_generated|mac_out10~DATAOUT5  & (!\Mult0|auto_generated|add41_result[4]~9 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT5  & 
// ((\Mult0|auto_generated|add41_result[4]~9 ) # (GND)))))
// \Mult0|auto_generated|add41_result[5]~11  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT23  & (!\Mult0|auto_generated|mac_out10~DATAOUT5  & !\Mult0|auto_generated|add41_result[4]~9 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT23  & 
// ((!\Mult0|auto_generated|add41_result[4]~9 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[4]~9 ),
	.combout(\Mult0|auto_generated|add41_result[5]~10_combout ),
	.cout(\Mult0|auto_generated|add41_result[5]~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[5]~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
fiftyfivenm_lcell_comb \reg_sum[41]~189 (
// Equation(s):
// \reg_sum[41]~189_combout  = (\Mult0|auto_generated|add33_result[23]~46_combout  & ((\Mult0|auto_generated|add41_result[5]~10_combout  & (\reg_sum[40]~188  & VCC)) # (!\Mult0|auto_generated|add41_result[5]~10_combout  & (!\reg_sum[40]~188 )))) # 
// (!\Mult0|auto_generated|add33_result[23]~46_combout  & ((\Mult0|auto_generated|add41_result[5]~10_combout  & (!\reg_sum[40]~188 )) # (!\Mult0|auto_generated|add41_result[5]~10_combout  & ((\reg_sum[40]~188 ) # (GND)))))
// \reg_sum[41]~190  = CARRY((\Mult0|auto_generated|add33_result[23]~46_combout  & (!\Mult0|auto_generated|add41_result[5]~10_combout  & !\reg_sum[40]~188 )) # (!\Mult0|auto_generated|add33_result[23]~46_combout  & ((!\reg_sum[40]~188 ) # 
// (!\Mult0|auto_generated|add41_result[5]~10_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[23]~46_combout ),
	.datab(\Mult0|auto_generated|add41_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[40]~188 ),
	.combout(\reg_sum[41]~189_combout ),
	.cout(\reg_sum[41]~190 ));
// synopsys translate_off
defparam \reg_sum[41]~189 .lut_mask = 16'h9617;
defparam \reg_sum[41]~189 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N17
dffeas \reg_sum[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[41]~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[41] .is_wysiwyg = "true";
defparam \reg_sum[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[24]~48 (
// Equation(s):
// \Mult0|auto_generated|add33_result[24]~48_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT24  $ (\Mult0|auto_generated|mac_out8~DATAOUT6  $ (!\Mult0|auto_generated|add33_result[23]~47 )))) # (GND)
// \Mult0|auto_generated|add33_result[24]~49  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT24  & ((\Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\Mult0|auto_generated|add33_result[23]~47 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT24  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT6  & !\Mult0|auto_generated|add33_result[23]~47 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[23]~47 ),
	.combout(\Mult0|auto_generated|add33_result[24]~48_combout ),
	.cout(\Mult0|auto_generated|add33_result[24]~49 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[24]~48 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[6]~12 (
// Equation(s):
// \Mult0|auto_generated|add41_result[6]~12_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT6  $ (\Mult0|auto_generated|mac_out4~DATAOUT24  $ (!\Mult0|auto_generated|add41_result[5]~11 )))) # (GND)
// \Mult0|auto_generated|add41_result[6]~13  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT6  & ((\Mult0|auto_generated|mac_out4~DATAOUT24 ) # (!\Mult0|auto_generated|add41_result[5]~11 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT24  & !\Mult0|auto_generated|add41_result[5]~11 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[5]~11 ),
	.combout(\Mult0|auto_generated|add41_result[6]~12_combout ),
	.cout(\Mult0|auto_generated|add41_result[6]~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[6]~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
fiftyfivenm_lcell_comb \reg_sum[42]~191 (
// Equation(s):
// \reg_sum[42]~191_combout  = ((\Mult0|auto_generated|add33_result[24]~48_combout  $ (\Mult0|auto_generated|add41_result[6]~12_combout  $ (!\reg_sum[41]~190 )))) # (GND)
// \reg_sum[42]~192  = CARRY((\Mult0|auto_generated|add33_result[24]~48_combout  & ((\Mult0|auto_generated|add41_result[6]~12_combout ) # (!\reg_sum[41]~190 ))) # (!\Mult0|auto_generated|add33_result[24]~48_combout  & 
// (\Mult0|auto_generated|add41_result[6]~12_combout  & !\reg_sum[41]~190 )))

	.dataa(\Mult0|auto_generated|add33_result[24]~48_combout ),
	.datab(\Mult0|auto_generated|add41_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[41]~190 ),
	.combout(\reg_sum[42]~191_combout ),
	.cout(\reg_sum[42]~192 ));
// synopsys translate_off
defparam \reg_sum[42]~191 .lut_mask = 16'h698E;
defparam \reg_sum[42]~191 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N19
dffeas \reg_sum[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[42]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[42] .is_wysiwyg = "true";
defparam \reg_sum[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[7]~14 (
// Equation(s):
// \Mult0|auto_generated|add41_result[7]~14_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT25  & ((\Mult0|auto_generated|mac_out10~DATAOUT7  & (\Mult0|auto_generated|add41_result[6]~13  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT7  & 
// (!\Mult0|auto_generated|add41_result[6]~13 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT25  & ((\Mult0|auto_generated|mac_out10~DATAOUT7  & (!\Mult0|auto_generated|add41_result[6]~13 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT7  & 
// ((\Mult0|auto_generated|add41_result[6]~13 ) # (GND)))))
// \Mult0|auto_generated|add41_result[7]~15  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT25  & (!\Mult0|auto_generated|mac_out10~DATAOUT7  & !\Mult0|auto_generated|add41_result[6]~13 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT25  & 
// ((!\Mult0|auto_generated|add41_result[6]~13 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[6]~13 ),
	.combout(\Mult0|auto_generated|add41_result[7]~14_combout ),
	.cout(\Mult0|auto_generated|add41_result[7]~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[7]~14 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[25]~50 (
// Equation(s):
// \Mult0|auto_generated|add33_result[25]~50_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT7  & ((\Mult0|auto_generated|mac_out6~DATAOUT25  & (\Mult0|auto_generated|add33_result[24]~49  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT25  & 
// (!\Mult0|auto_generated|add33_result[24]~49 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT7  & ((\Mult0|auto_generated|mac_out6~DATAOUT25  & (!\Mult0|auto_generated|add33_result[24]~49 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT25  & 
// ((\Mult0|auto_generated|add33_result[24]~49 ) # (GND)))))
// \Mult0|auto_generated|add33_result[25]~51  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT7  & (!\Mult0|auto_generated|mac_out6~DATAOUT25  & !\Mult0|auto_generated|add33_result[24]~49 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT7  & 
// ((!\Mult0|auto_generated|add33_result[24]~49 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[24]~49 ),
	.combout(\Mult0|auto_generated|add33_result[25]~50_combout ),
	.cout(\Mult0|auto_generated|add33_result[25]~51 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[25]~50 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
fiftyfivenm_lcell_comb \reg_sum[43]~193 (
// Equation(s):
// \reg_sum[43]~193_combout  = (\Mult0|auto_generated|add41_result[7]~14_combout  & ((\Mult0|auto_generated|add33_result[25]~50_combout  & (\reg_sum[42]~192  & VCC)) # (!\Mult0|auto_generated|add33_result[25]~50_combout  & (!\reg_sum[42]~192 )))) # 
// (!\Mult0|auto_generated|add41_result[7]~14_combout  & ((\Mult0|auto_generated|add33_result[25]~50_combout  & (!\reg_sum[42]~192 )) # (!\Mult0|auto_generated|add33_result[25]~50_combout  & ((\reg_sum[42]~192 ) # (GND)))))
// \reg_sum[43]~194  = CARRY((\Mult0|auto_generated|add41_result[7]~14_combout  & (!\Mult0|auto_generated|add33_result[25]~50_combout  & !\reg_sum[42]~192 )) # (!\Mult0|auto_generated|add41_result[7]~14_combout  & ((!\reg_sum[42]~192 ) # 
// (!\Mult0|auto_generated|add33_result[25]~50_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[7]~14_combout ),
	.datab(\Mult0|auto_generated|add33_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[42]~192 ),
	.combout(\reg_sum[43]~193_combout ),
	.cout(\reg_sum[43]~194 ));
// synopsys translate_off
defparam \reg_sum[43]~193 .lut_mask = 16'h9617;
defparam \reg_sum[43]~193 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N21
dffeas \reg_sum[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[43]~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[43] .is_wysiwyg = "true";
defparam \reg_sum[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[8]~16 (
// Equation(s):
// \Mult0|auto_generated|add41_result[8]~16_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT26  $ (\Mult0|auto_generated|mac_out10~DATAOUT8  $ (!\Mult0|auto_generated|add41_result[7]~15 )))) # (GND)
// \Mult0|auto_generated|add41_result[8]~17  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT26  & ((\Mult0|auto_generated|mac_out10~DATAOUT8 ) # (!\Mult0|auto_generated|add41_result[7]~15 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT26  & 
// (\Mult0|auto_generated|mac_out10~DATAOUT8  & !\Mult0|auto_generated|add41_result[7]~15 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[7]~15 ),
	.combout(\Mult0|auto_generated|add41_result[8]~16_combout ),
	.cout(\Mult0|auto_generated|add41_result[8]~17 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[8]~16 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[26]~52 (
// Equation(s):
// \Mult0|auto_generated|add33_result[26]~52_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT8  $ (\Mult0|auto_generated|mac_out6~DATAOUT26  $ (!\Mult0|auto_generated|add33_result[25]~51 )))) # (GND)
// \Mult0|auto_generated|add33_result[26]~53  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT8  & ((\Mult0|auto_generated|mac_out6~DATAOUT26 ) # (!\Mult0|auto_generated|add33_result[25]~51 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT26  & !\Mult0|auto_generated|add33_result[25]~51 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[25]~51 ),
	.combout(\Mult0|auto_generated|add33_result[26]~52_combout ),
	.cout(\Mult0|auto_generated|add33_result[26]~53 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[26]~52 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
fiftyfivenm_lcell_comb \reg_sum[44]~195 (
// Equation(s):
// \reg_sum[44]~195_combout  = ((\Mult0|auto_generated|add41_result[8]~16_combout  $ (\Mult0|auto_generated|add33_result[26]~52_combout  $ (!\reg_sum[43]~194 )))) # (GND)
// \reg_sum[44]~196  = CARRY((\Mult0|auto_generated|add41_result[8]~16_combout  & ((\Mult0|auto_generated|add33_result[26]~52_combout ) # (!\reg_sum[43]~194 ))) # (!\Mult0|auto_generated|add41_result[8]~16_combout  & 
// (\Mult0|auto_generated|add33_result[26]~52_combout  & !\reg_sum[43]~194 )))

	.dataa(\Mult0|auto_generated|add41_result[8]~16_combout ),
	.datab(\Mult0|auto_generated|add33_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[43]~194 ),
	.combout(\reg_sum[44]~195_combout ),
	.cout(\reg_sum[44]~196 ));
// synopsys translate_off
defparam \reg_sum[44]~195 .lut_mask = 16'h698E;
defparam \reg_sum[44]~195 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N23
dffeas \reg_sum[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[44]~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[44] .is_wysiwyg = "true";
defparam \reg_sum[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[27]~54 (
// Equation(s):
// \Mult0|auto_generated|add33_result[27]~54_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT9  & ((\Mult0|auto_generated|mac_out6~DATAOUT27  & (\Mult0|auto_generated|add33_result[26]~53  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT27  & 
// (!\Mult0|auto_generated|add33_result[26]~53 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT9  & ((\Mult0|auto_generated|mac_out6~DATAOUT27  & (!\Mult0|auto_generated|add33_result[26]~53 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT27  & 
// ((\Mult0|auto_generated|add33_result[26]~53 ) # (GND)))))
// \Mult0|auto_generated|add33_result[27]~55  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT9  & (!\Mult0|auto_generated|mac_out6~DATAOUT27  & !\Mult0|auto_generated|add33_result[26]~53 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT9  & 
// ((!\Mult0|auto_generated|add33_result[26]~53 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT27 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[26]~53 ),
	.combout(\Mult0|auto_generated|add33_result[27]~54_combout ),
	.cout(\Mult0|auto_generated|add33_result[27]~55 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[27]~54 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[9]~18 (
// Equation(s):
// \Mult0|auto_generated|add41_result[9]~18_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT27  & ((\Mult0|auto_generated|mac_out10~DATAOUT9  & (\Mult0|auto_generated|add41_result[8]~17  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT9  & 
// (!\Mult0|auto_generated|add41_result[8]~17 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT27  & ((\Mult0|auto_generated|mac_out10~DATAOUT9  & (!\Mult0|auto_generated|add41_result[8]~17 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT9  & 
// ((\Mult0|auto_generated|add41_result[8]~17 ) # (GND)))))
// \Mult0|auto_generated|add41_result[9]~19  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT27  & (!\Mult0|auto_generated|mac_out10~DATAOUT9  & !\Mult0|auto_generated|add41_result[8]~17 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT27  & 
// ((!\Mult0|auto_generated|add41_result[8]~17 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[8]~17 ),
	.combout(\Mult0|auto_generated|add41_result[9]~18_combout ),
	.cout(\Mult0|auto_generated|add41_result[9]~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[9]~18 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
fiftyfivenm_lcell_comb \reg_sum[45]~197 (
// Equation(s):
// \reg_sum[45]~197_combout  = (\Mult0|auto_generated|add33_result[27]~54_combout  & ((\Mult0|auto_generated|add41_result[9]~18_combout  & (\reg_sum[44]~196  & VCC)) # (!\Mult0|auto_generated|add41_result[9]~18_combout  & (!\reg_sum[44]~196 )))) # 
// (!\Mult0|auto_generated|add33_result[27]~54_combout  & ((\Mult0|auto_generated|add41_result[9]~18_combout  & (!\reg_sum[44]~196 )) # (!\Mult0|auto_generated|add41_result[9]~18_combout  & ((\reg_sum[44]~196 ) # (GND)))))
// \reg_sum[45]~198  = CARRY((\Mult0|auto_generated|add33_result[27]~54_combout  & (!\Mult0|auto_generated|add41_result[9]~18_combout  & !\reg_sum[44]~196 )) # (!\Mult0|auto_generated|add33_result[27]~54_combout  & ((!\reg_sum[44]~196 ) # 
// (!\Mult0|auto_generated|add41_result[9]~18_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[27]~54_combout ),
	.datab(\Mult0|auto_generated|add41_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[44]~196 ),
	.combout(\reg_sum[45]~197_combout ),
	.cout(\reg_sum[45]~198 ));
// synopsys translate_off
defparam \reg_sum[45]~197 .lut_mask = 16'h9617;
defparam \reg_sum[45]~197 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N25
dffeas \reg_sum[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[45]~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[45] .is_wysiwyg = "true";
defparam \reg_sum[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[10]~20 (
// Equation(s):
// \Mult0|auto_generated|add41_result[10]~20_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT10  $ (\Mult0|auto_generated|mac_out4~DATAOUT28  $ (!\Mult0|auto_generated|add41_result[9]~19 )))) # (GND)
// \Mult0|auto_generated|add41_result[10]~21  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT10  & ((\Mult0|auto_generated|mac_out4~DATAOUT28 ) # (!\Mult0|auto_generated|add41_result[9]~19 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out4~DATAOUT28  & !\Mult0|auto_generated|add41_result[9]~19 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[9]~19 ),
	.combout(\Mult0|auto_generated|add41_result[10]~20_combout ),
	.cout(\Mult0|auto_generated|add41_result[10]~21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[10]~20 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[28]~56 (
// Equation(s):
// \Mult0|auto_generated|add33_result[28]~56_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT10  $ (\Mult0|auto_generated|mac_out6~DATAOUT28  $ (!\Mult0|auto_generated|add33_result[27]~55 )))) # (GND)
// \Mult0|auto_generated|add33_result[28]~57  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT10  & ((\Mult0|auto_generated|mac_out6~DATAOUT28 ) # (!\Mult0|auto_generated|add33_result[27]~55 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out6~DATAOUT28  & !\Mult0|auto_generated|add33_result[27]~55 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[27]~55 ),
	.combout(\Mult0|auto_generated|add33_result[28]~56_combout ),
	.cout(\Mult0|auto_generated|add33_result[28]~57 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[28]~56 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
fiftyfivenm_lcell_comb \reg_sum[46]~199 (
// Equation(s):
// \reg_sum[46]~199_combout  = ((\Mult0|auto_generated|add41_result[10]~20_combout  $ (\Mult0|auto_generated|add33_result[28]~56_combout  $ (!\reg_sum[45]~198 )))) # (GND)
// \reg_sum[46]~200  = CARRY((\Mult0|auto_generated|add41_result[10]~20_combout  & ((\Mult0|auto_generated|add33_result[28]~56_combout ) # (!\reg_sum[45]~198 ))) # (!\Mult0|auto_generated|add41_result[10]~20_combout  & 
// (\Mult0|auto_generated|add33_result[28]~56_combout  & !\reg_sum[45]~198 )))

	.dataa(\Mult0|auto_generated|add41_result[10]~20_combout ),
	.datab(\Mult0|auto_generated|add33_result[28]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[45]~198 ),
	.combout(\reg_sum[46]~199_combout ),
	.cout(\reg_sum[46]~200 ));
// synopsys translate_off
defparam \reg_sum[46]~199 .lut_mask = 16'h698E;
defparam \reg_sum[46]~199 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N27
dffeas \reg_sum[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[46]~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[46] .is_wysiwyg = "true";
defparam \reg_sum[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[11]~22 (
// Equation(s):
// \Mult0|auto_generated|add41_result[11]~22_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT11  & ((\Mult0|auto_generated|mac_out4~DATAOUT29  & (\Mult0|auto_generated|add41_result[10]~21  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT29  & 
// (!\Mult0|auto_generated|add41_result[10]~21 )))) # (!\Mult0|auto_generated|mac_out10~DATAOUT11  & ((\Mult0|auto_generated|mac_out4~DATAOUT29  & (!\Mult0|auto_generated|add41_result[10]~21 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT29  & 
// ((\Mult0|auto_generated|add41_result[10]~21 ) # (GND)))))
// \Mult0|auto_generated|add41_result[11]~23  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT11  & (!\Mult0|auto_generated|mac_out4~DATAOUT29  & !\Mult0|auto_generated|add41_result[10]~21 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT11  & 
// ((!\Mult0|auto_generated|add41_result[10]~21 ) # (!\Mult0|auto_generated|mac_out4~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[10]~21 ),
	.combout(\Mult0|auto_generated|add41_result[11]~22_combout ),
	.cout(\Mult0|auto_generated|add41_result[11]~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[11]~22 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[29]~58 (
// Equation(s):
// \Mult0|auto_generated|add33_result[29]~58_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT11  & ((\Mult0|auto_generated|mac_out6~DATAOUT29  & (\Mult0|auto_generated|add33_result[28]~57  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT29  & 
// (!\Mult0|auto_generated|add33_result[28]~57 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT11  & ((\Mult0|auto_generated|mac_out6~DATAOUT29  & (!\Mult0|auto_generated|add33_result[28]~57 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT29  & 
// ((\Mult0|auto_generated|add33_result[28]~57 ) # (GND)))))
// \Mult0|auto_generated|add33_result[29]~59  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT11  & (!\Mult0|auto_generated|mac_out6~DATAOUT29  & !\Mult0|auto_generated|add33_result[28]~57 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT11  & 
// ((!\Mult0|auto_generated|add33_result[28]~57 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[28]~57 ),
	.combout(\Mult0|auto_generated|add33_result[29]~58_combout ),
	.cout(\Mult0|auto_generated|add33_result[29]~59 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[29]~58 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
fiftyfivenm_lcell_comb \reg_sum[47]~201 (
// Equation(s):
// \reg_sum[47]~201_combout  = (\Mult0|auto_generated|add41_result[11]~22_combout  & ((\Mult0|auto_generated|add33_result[29]~58_combout  & (\reg_sum[46]~200  & VCC)) # (!\Mult0|auto_generated|add33_result[29]~58_combout  & (!\reg_sum[46]~200 )))) # 
// (!\Mult0|auto_generated|add41_result[11]~22_combout  & ((\Mult0|auto_generated|add33_result[29]~58_combout  & (!\reg_sum[46]~200 )) # (!\Mult0|auto_generated|add33_result[29]~58_combout  & ((\reg_sum[46]~200 ) # (GND)))))
// \reg_sum[47]~202  = CARRY((\Mult0|auto_generated|add41_result[11]~22_combout  & (!\Mult0|auto_generated|add33_result[29]~58_combout  & !\reg_sum[46]~200 )) # (!\Mult0|auto_generated|add41_result[11]~22_combout  & ((!\reg_sum[46]~200 ) # 
// (!\Mult0|auto_generated|add33_result[29]~58_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[11]~22_combout ),
	.datab(\Mult0|auto_generated|add33_result[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[46]~200 ),
	.combout(\reg_sum[47]~201_combout ),
	.cout(\reg_sum[47]~202 ));
// synopsys translate_off
defparam \reg_sum[47]~201 .lut_mask = 16'h9617;
defparam \reg_sum[47]~201 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N29
dffeas \reg_sum[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[47]~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[47] .is_wysiwyg = "true";
defparam \reg_sum[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[30]~60 (
// Equation(s):
// \Mult0|auto_generated|add33_result[30]~60_combout  = ((\Mult0|auto_generated|mac_out6~DATAOUT30  $ (\Mult0|auto_generated|mac_out8~DATAOUT12  $ (!\Mult0|auto_generated|add33_result[29]~59 )))) # (GND)
// \Mult0|auto_generated|add33_result[30]~61  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT30  & ((\Mult0|auto_generated|mac_out8~DATAOUT12 ) # (!\Mult0|auto_generated|add33_result[29]~59 ))) # (!\Mult0|auto_generated|mac_out6~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT12  & !\Mult0|auto_generated|add33_result[29]~59 )))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[29]~59 ),
	.combout(\Mult0|auto_generated|add33_result[30]~60_combout ),
	.cout(\Mult0|auto_generated|add33_result[30]~61 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[30]~60 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[12]~24 (
// Equation(s):
// \Mult0|auto_generated|add41_result[12]~24_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT30  $ (\Mult0|auto_generated|mac_out10~DATAOUT12  $ (!\Mult0|auto_generated|add41_result[11]~23 )))) # (GND)
// \Mult0|auto_generated|add41_result[12]~25  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT30  & ((\Mult0|auto_generated|mac_out10~DATAOUT12 ) # (!\Mult0|auto_generated|add41_result[11]~23 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out10~DATAOUT12  & !\Mult0|auto_generated|add41_result[11]~23 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[11]~23 ),
	.combout(\Mult0|auto_generated|add41_result[12]~24_combout ),
	.cout(\Mult0|auto_generated|add41_result[12]~25 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[12]~24 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
fiftyfivenm_lcell_comb \reg_sum[48]~203 (
// Equation(s):
// \reg_sum[48]~203_combout  = ((\Mult0|auto_generated|add33_result[30]~60_combout  $ (\Mult0|auto_generated|add41_result[12]~24_combout  $ (!\reg_sum[47]~202 )))) # (GND)
// \reg_sum[48]~204  = CARRY((\Mult0|auto_generated|add33_result[30]~60_combout  & ((\Mult0|auto_generated|add41_result[12]~24_combout ) # (!\reg_sum[47]~202 ))) # (!\Mult0|auto_generated|add33_result[30]~60_combout  & 
// (\Mult0|auto_generated|add41_result[12]~24_combout  & !\reg_sum[47]~202 )))

	.dataa(\Mult0|auto_generated|add33_result[30]~60_combout ),
	.datab(\Mult0|auto_generated|add41_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[47]~202 ),
	.combout(\reg_sum[48]~203_combout ),
	.cout(\reg_sum[48]~204 ));
// synopsys translate_off
defparam \reg_sum[48]~203 .lut_mask = 16'h698E;
defparam \reg_sum[48]~203 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N31
dffeas \reg_sum[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[48]~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[48] .is_wysiwyg = "true";
defparam \reg_sum[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[31]~62 (
// Equation(s):
// \Mult0|auto_generated|add33_result[31]~62_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT13  & ((\Mult0|auto_generated|mac_out6~DATAOUT31  & (\Mult0|auto_generated|add33_result[30]~61  & VCC)) # (!\Mult0|auto_generated|mac_out6~DATAOUT31  & 
// (!\Mult0|auto_generated|add33_result[30]~61 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT13  & ((\Mult0|auto_generated|mac_out6~DATAOUT31  & (!\Mult0|auto_generated|add33_result[30]~61 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT31  & 
// ((\Mult0|auto_generated|add33_result[30]~61 ) # (GND)))))
// \Mult0|auto_generated|add33_result[31]~63  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT13  & (!\Mult0|auto_generated|mac_out6~DATAOUT31  & !\Mult0|auto_generated|add33_result[30]~61 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT13  & 
// ((!\Mult0|auto_generated|add33_result[30]~61 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[30]~61 ),
	.combout(\Mult0|auto_generated|add33_result[31]~62_combout ),
	.cout(\Mult0|auto_generated|add33_result[31]~63 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[31]~62 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[13]~26 (
// Equation(s):
// \Mult0|auto_generated|add41_result[13]~26_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT31  & ((\Mult0|auto_generated|mac_out10~DATAOUT13  & (\Mult0|auto_generated|add41_result[12]~25  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT13  & 
// (!\Mult0|auto_generated|add41_result[12]~25 )))) # (!\Mult0|auto_generated|mac_out4~DATAOUT31  & ((\Mult0|auto_generated|mac_out10~DATAOUT13  & (!\Mult0|auto_generated|add41_result[12]~25 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT13  & 
// ((\Mult0|auto_generated|add41_result[12]~25 ) # (GND)))))
// \Mult0|auto_generated|add41_result[13]~27  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT31  & (!\Mult0|auto_generated|mac_out10~DATAOUT13  & !\Mult0|auto_generated|add41_result[12]~25 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT31  & 
// ((!\Mult0|auto_generated|add41_result[12]~25 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[12]~25 ),
	.combout(\Mult0|auto_generated|add41_result[13]~26_combout ),
	.cout(\Mult0|auto_generated|add41_result[13]~27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[13]~26 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
fiftyfivenm_lcell_comb \reg_sum[49]~205 (
// Equation(s):
// \reg_sum[49]~205_combout  = (\Mult0|auto_generated|add33_result[31]~62_combout  & ((\Mult0|auto_generated|add41_result[13]~26_combout  & (\reg_sum[48]~204  & VCC)) # (!\Mult0|auto_generated|add41_result[13]~26_combout  & (!\reg_sum[48]~204 )))) # 
// (!\Mult0|auto_generated|add33_result[31]~62_combout  & ((\Mult0|auto_generated|add41_result[13]~26_combout  & (!\reg_sum[48]~204 )) # (!\Mult0|auto_generated|add41_result[13]~26_combout  & ((\reg_sum[48]~204 ) # (GND)))))
// \reg_sum[49]~206  = CARRY((\Mult0|auto_generated|add33_result[31]~62_combout  & (!\Mult0|auto_generated|add41_result[13]~26_combout  & !\reg_sum[48]~204 )) # (!\Mult0|auto_generated|add33_result[31]~62_combout  & ((!\reg_sum[48]~204 ) # 
// (!\Mult0|auto_generated|add41_result[13]~26_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[31]~62_combout ),
	.datab(\Mult0|auto_generated|add41_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[48]~204 ),
	.combout(\reg_sum[49]~205_combout ),
	.cout(\reg_sum[49]~206 ));
// synopsys translate_off
defparam \reg_sum[49]~205 .lut_mask = 16'h9617;
defparam \reg_sum[49]~205 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N1
dffeas \reg_sum[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[49]~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[49] .is_wysiwyg = "true";
defparam \reg_sum[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[14]~28 (
// Equation(s):
// \Mult0|auto_generated|add41_result[14]~28_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT32  & (\Mult0|auto_generated|add41_result[13]~27  $ (GND))) # (!\Mult0|auto_generated|mac_out6~DATAOUT32  & (!\Mult0|auto_generated|add41_result[13]~27  & VCC))
// \Mult0|auto_generated|add41_result[14]~29  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT32  & !\Mult0|auto_generated|add41_result[13]~27 ))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[13]~27 ),
	.combout(\Mult0|auto_generated|add41_result[14]~28_combout ),
	.cout(\Mult0|auto_generated|add41_result[14]~29 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[14]~28 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[32]~64 (
// Equation(s):
// \Mult0|auto_generated|add33_result[32]~64_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT14  $ (\Mult0|auto_generated|mac_out8~DATAOUT14  $ (!\Mult0|auto_generated|add33_result[31]~63 )))) # (GND)
// \Mult0|auto_generated|add33_result[32]~65  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT14  & ((\Mult0|auto_generated|mac_out8~DATAOUT14 ) # (!\Mult0|auto_generated|add33_result[31]~63 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT14  & !\Mult0|auto_generated|add33_result[31]~63 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[31]~63 ),
	.combout(\Mult0|auto_generated|add33_result[32]~64_combout ),
	.cout(\Mult0|auto_generated|add33_result[32]~65 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[32]~64 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
fiftyfivenm_lcell_comb \reg_sum[50]~207 (
// Equation(s):
// \reg_sum[50]~207_combout  = ((\Mult0|auto_generated|add41_result[14]~28_combout  $ (\Mult0|auto_generated|add33_result[32]~64_combout  $ (!\reg_sum[49]~206 )))) # (GND)
// \reg_sum[50]~208  = CARRY((\Mult0|auto_generated|add41_result[14]~28_combout  & ((\Mult0|auto_generated|add33_result[32]~64_combout ) # (!\reg_sum[49]~206 ))) # (!\Mult0|auto_generated|add41_result[14]~28_combout  & 
// (\Mult0|auto_generated|add33_result[32]~64_combout  & !\reg_sum[49]~206 )))

	.dataa(\Mult0|auto_generated|add41_result[14]~28_combout ),
	.datab(\Mult0|auto_generated|add33_result[32]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[49]~206 ),
	.combout(\reg_sum[50]~207_combout ),
	.cout(\reg_sum[50]~208 ));
// synopsys translate_off
defparam \reg_sum[50]~207 .lut_mask = 16'h698E;
defparam \reg_sum[50]~207 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N3
dffeas \reg_sum[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[50]~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[50] .is_wysiwyg = "true";
defparam \reg_sum[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[33]~66 (
// Equation(s):
// \Mult0|auto_generated|add33_result[33]~66_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT15  & ((\Mult0|auto_generated|mac_out8~DATAOUT15  & (\Mult0|auto_generated|add33_result[32]~65  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT15  & 
// (!\Mult0|auto_generated|add33_result[32]~65 )))) # (!\Mult0|auto_generated|mac_out10~DATAOUT15  & ((\Mult0|auto_generated|mac_out8~DATAOUT15  & (!\Mult0|auto_generated|add33_result[32]~65 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT15  & 
// ((\Mult0|auto_generated|add33_result[32]~65 ) # (GND)))))
// \Mult0|auto_generated|add33_result[33]~67  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT15  & (!\Mult0|auto_generated|mac_out8~DATAOUT15  & !\Mult0|auto_generated|add33_result[32]~65 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT15  & 
// ((!\Mult0|auto_generated|add33_result[32]~65 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[32]~65 ),
	.combout(\Mult0|auto_generated|add33_result[33]~66_combout ),
	.cout(\Mult0|auto_generated|add33_result[33]~67 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[33]~66 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[15]~30 (
// Equation(s):
// \Mult0|auto_generated|add41_result[15]~30_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT33  & (!\Mult0|auto_generated|add41_result[14]~29 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT33  & ((\Mult0|auto_generated|add41_result[14]~29 ) # (GND)))
// \Mult0|auto_generated|add41_result[15]~31  = CARRY((!\Mult0|auto_generated|add41_result[14]~29 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT33 ))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT33 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[14]~29 ),
	.combout(\Mult0|auto_generated|add41_result[15]~30_combout ),
	.cout(\Mult0|auto_generated|add41_result[15]~31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[15]~30 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
fiftyfivenm_lcell_comb \reg_sum[51]~209 (
// Equation(s):
// \reg_sum[51]~209_combout  = (\Mult0|auto_generated|add33_result[33]~66_combout  & ((\Mult0|auto_generated|add41_result[15]~30_combout  & (\reg_sum[50]~208  & VCC)) # (!\Mult0|auto_generated|add41_result[15]~30_combout  & (!\reg_sum[50]~208 )))) # 
// (!\Mult0|auto_generated|add33_result[33]~66_combout  & ((\Mult0|auto_generated|add41_result[15]~30_combout  & (!\reg_sum[50]~208 )) # (!\Mult0|auto_generated|add41_result[15]~30_combout  & ((\reg_sum[50]~208 ) # (GND)))))
// \reg_sum[51]~210  = CARRY((\Mult0|auto_generated|add33_result[33]~66_combout  & (!\Mult0|auto_generated|add41_result[15]~30_combout  & !\reg_sum[50]~208 )) # (!\Mult0|auto_generated|add33_result[33]~66_combout  & ((!\reg_sum[50]~208 ) # 
// (!\Mult0|auto_generated|add41_result[15]~30_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[33]~66_combout ),
	.datab(\Mult0|auto_generated|add41_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[50]~208 ),
	.combout(\reg_sum[51]~209_combout ),
	.cout(\reg_sum[51]~210 ));
// synopsys translate_off
defparam \reg_sum[51]~209 .lut_mask = 16'h9617;
defparam \reg_sum[51]~209 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N5
dffeas \reg_sum[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[51]~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[51] .is_wysiwyg = "true";
defparam \reg_sum[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[34]~68 (
// Equation(s):
// \Mult0|auto_generated|add33_result[34]~68_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT16  $ (\Mult0|auto_generated|mac_out8~DATAOUT16  $ (!\Mult0|auto_generated|add33_result[33]~67 )))) # (GND)
// \Mult0|auto_generated|add33_result[34]~69  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT16  & ((\Mult0|auto_generated|mac_out8~DATAOUT16 ) # (!\Mult0|auto_generated|add33_result[33]~67 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT16  & !\Mult0|auto_generated|add33_result[33]~67 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[33]~67 ),
	.combout(\Mult0|auto_generated|add33_result[34]~68_combout ),
	.cout(\Mult0|auto_generated|add33_result[34]~69 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[34]~68 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[16]~32 (
// Equation(s):
// \Mult0|auto_generated|add41_result[16]~32_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT34  & (\Mult0|auto_generated|add41_result[15]~31  $ (GND))) # (!\Mult0|auto_generated|mac_out6~DATAOUT34  & (!\Mult0|auto_generated|add41_result[15]~31  & VCC))
// \Mult0|auto_generated|add41_result[16]~33  = CARRY((\Mult0|auto_generated|mac_out6~DATAOUT34  & !\Mult0|auto_generated|add41_result[15]~31 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out6~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[15]~31 ),
	.combout(\Mult0|auto_generated|add41_result[16]~32_combout ),
	.cout(\Mult0|auto_generated|add41_result[16]~33 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[16]~32 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add41_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
fiftyfivenm_lcell_comb \reg_sum[52]~211 (
// Equation(s):
// \reg_sum[52]~211_combout  = ((\Mult0|auto_generated|add33_result[34]~68_combout  $ (\Mult0|auto_generated|add41_result[16]~32_combout  $ (!\reg_sum[51]~210 )))) # (GND)
// \reg_sum[52]~212  = CARRY((\Mult0|auto_generated|add33_result[34]~68_combout  & ((\Mult0|auto_generated|add41_result[16]~32_combout ) # (!\reg_sum[51]~210 ))) # (!\Mult0|auto_generated|add33_result[34]~68_combout  & 
// (\Mult0|auto_generated|add41_result[16]~32_combout  & !\reg_sum[51]~210 )))

	.dataa(\Mult0|auto_generated|add33_result[34]~68_combout ),
	.datab(\Mult0|auto_generated|add41_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[51]~210 ),
	.combout(\reg_sum[52]~211_combout ),
	.cout(\reg_sum[52]~212 ));
// synopsys translate_off
defparam \reg_sum[52]~211 .lut_mask = 16'h698E;
defparam \reg_sum[52]~211 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N7
dffeas \reg_sum[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[52]~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[52] .is_wysiwyg = "true";
defparam \reg_sum[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[35]~70 (
// Equation(s):
// \Mult0|auto_generated|add33_result[35]~70_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT17  & ((\Mult0|auto_generated|mac_out8~DATAOUT17  & (\Mult0|auto_generated|add33_result[34]~69  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT17  & 
// (!\Mult0|auto_generated|add33_result[34]~69 )))) # (!\Mult0|auto_generated|mac_out10~DATAOUT17  & ((\Mult0|auto_generated|mac_out8~DATAOUT17  & (!\Mult0|auto_generated|add33_result[34]~69 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT17  & 
// ((\Mult0|auto_generated|add33_result[34]~69 ) # (GND)))))
// \Mult0|auto_generated|add33_result[35]~71  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT17  & (!\Mult0|auto_generated|mac_out8~DATAOUT17  & !\Mult0|auto_generated|add33_result[34]~69 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT17  & 
// ((!\Mult0|auto_generated|add33_result[34]~69 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[34]~69 ),
	.combout(\Mult0|auto_generated|add33_result[35]~70_combout ),
	.cout(\Mult0|auto_generated|add33_result[35]~71 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[35]~70 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[17]~34 (
// Equation(s):
// \Mult0|auto_generated|add41_result[17]~34_combout  = (\Mult0|auto_generated|mac_out6~DATAOUT35  & (!\Mult0|auto_generated|add41_result[16]~33 )) # (!\Mult0|auto_generated|mac_out6~DATAOUT35  & ((\Mult0|auto_generated|add41_result[16]~33 ) # (GND)))
// \Mult0|auto_generated|add41_result[17]~35  = CARRY((!\Mult0|auto_generated|add41_result[16]~33 ) # (!\Mult0|auto_generated|mac_out6~DATAOUT35 ))

	.dataa(\Mult0|auto_generated|mac_out6~DATAOUT35 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[16]~33 ),
	.combout(\Mult0|auto_generated|add41_result[17]~34_combout ),
	.cout(\Mult0|auto_generated|add41_result[17]~35 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[17]~34 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
fiftyfivenm_lcell_comb \reg_sum[53]~213 (
// Equation(s):
// \reg_sum[53]~213_combout  = (\Mult0|auto_generated|add33_result[35]~70_combout  & ((\Mult0|auto_generated|add41_result[17]~34_combout  & (\reg_sum[52]~212  & VCC)) # (!\Mult0|auto_generated|add41_result[17]~34_combout  & (!\reg_sum[52]~212 )))) # 
// (!\Mult0|auto_generated|add33_result[35]~70_combout  & ((\Mult0|auto_generated|add41_result[17]~34_combout  & (!\reg_sum[52]~212 )) # (!\Mult0|auto_generated|add41_result[17]~34_combout  & ((\reg_sum[52]~212 ) # (GND)))))
// \reg_sum[53]~214  = CARRY((\Mult0|auto_generated|add33_result[35]~70_combout  & (!\Mult0|auto_generated|add41_result[17]~34_combout  & !\reg_sum[52]~212 )) # (!\Mult0|auto_generated|add33_result[35]~70_combout  & ((!\reg_sum[52]~212 ) # 
// (!\Mult0|auto_generated|add41_result[17]~34_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[35]~70_combout ),
	.datab(\Mult0|auto_generated|add41_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[52]~212 ),
	.combout(\reg_sum[53]~213_combout ),
	.cout(\reg_sum[53]~214 ));
// synopsys translate_off
defparam \reg_sum[53]~213 .lut_mask = 16'h9617;
defparam \reg_sum[53]~213 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N9
dffeas \reg_sum[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[53]~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[53] .is_wysiwyg = "true";
defparam \reg_sum[53] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X68_Y28_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult11 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~106_combout ,\Add0~104_combout ,\Add0~102_combout ,\Add0~100_combout ,\Add0~98_combout ,\Add0~96_combout ,\Add0~94_combout ,\Add0~92_combout ,\Add0~90_combout ,\Add0~88_combout ,\Add0~86_combout ,\Add0~84_combout ,\Add0~82_combout ,\Add0~80_combout ,
\Add0~78_combout ,\Add0~76_combout ,\Add0~74_combout ,\Add0~72_combout }),
	.datab({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult11_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult11 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult11 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult11 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult11 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult11 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult11 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y28_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out12 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult11~DATAOUT31 ,\Mult0|auto_generated|mac_mult11~DATAOUT30 ,\Mult0|auto_generated|mac_mult11~DATAOUT29 ,\Mult0|auto_generated|mac_mult11~DATAOUT28 ,\Mult0|auto_generated|mac_mult11~DATAOUT27 ,
\Mult0|auto_generated|mac_mult11~DATAOUT26 ,\Mult0|auto_generated|mac_mult11~DATAOUT25 ,\Mult0|auto_generated|mac_mult11~DATAOUT24 ,\Mult0|auto_generated|mac_mult11~DATAOUT23 ,\Mult0|auto_generated|mac_mult11~DATAOUT22 ,
\Mult0|auto_generated|mac_mult11~DATAOUT21 ,\Mult0|auto_generated|mac_mult11~DATAOUT20 ,\Mult0|auto_generated|mac_mult11~DATAOUT19 ,\Mult0|auto_generated|mac_mult11~DATAOUT18 ,\Mult0|auto_generated|mac_mult11~DATAOUT17 ,
\Mult0|auto_generated|mac_mult11~DATAOUT16 ,\Mult0|auto_generated|mac_mult11~DATAOUT15 ,\Mult0|auto_generated|mac_mult11~DATAOUT14 ,\Mult0|auto_generated|mac_mult11~DATAOUT13 ,\Mult0|auto_generated|mac_mult11~DATAOUT12 ,
\Mult0|auto_generated|mac_mult11~DATAOUT11 ,\Mult0|auto_generated|mac_mult11~DATAOUT10 ,\Mult0|auto_generated|mac_mult11~DATAOUT9 ,\Mult0|auto_generated|mac_mult11~DATAOUT8 ,\Mult0|auto_generated|mac_mult11~DATAOUT7 ,\Mult0|auto_generated|mac_mult11~DATAOUT6 ,
\Mult0|auto_generated|mac_mult11~DATAOUT5 ,\Mult0|auto_generated|mac_mult11~DATAOUT4 ,\Mult0|auto_generated|mac_mult11~DATAOUT3 ,\Mult0|auto_generated|mac_mult11~DATAOUT2 ,\Mult0|auto_generated|mac_mult11~DATAOUT1 ,\Mult0|auto_generated|mac_mult11~dataout ,
\Mult0|auto_generated|mac_mult11~3 ,\Mult0|auto_generated|mac_mult11~2 ,\Mult0|auto_generated|mac_mult11~1 ,\Mult0|auto_generated|mac_mult11~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out12_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out12 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out12 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[36]~72 (
// Equation(s):
// \Mult0|auto_generated|add33_result[36]~72_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT18  $ (\Mult0|auto_generated|mac_out12~dataout  $ (!\Mult0|auto_generated|add33_result[35]~71 )))) # (GND)
// \Mult0|auto_generated|add33_result[36]~73  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT18  & ((\Mult0|auto_generated|mac_out12~dataout ) # (!\Mult0|auto_generated|add33_result[35]~71 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT18  & 
// (\Mult0|auto_generated|mac_out12~dataout  & !\Mult0|auto_generated|add33_result[35]~71 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out12~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[35]~71 ),
	.combout(\Mult0|auto_generated|add33_result[36]~72_combout ),
	.cout(\Mult0|auto_generated|add33_result[36]~73 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[36]~72 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
fiftyfivenm_io_ibuf \B[54]~input (
	.i(B[54]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[54]~input0 ));
// synopsys translate_off
defparam \B[54]~input .bus_hold = "false";
defparam \B[54]~input .listen_to_nsleep_signal = "false";
defparam \B[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y26_N3
dffeas \reg_B[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[54]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[54] .is_wysiwyg = "true";
defparam \reg_B[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
fiftyfivenm_io_ibuf \A[54]~input (
	.i(A[54]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[54]~input0 ));
// synopsys translate_off
defparam \A[54]~input .bus_hold = "false";
defparam \A[54]~input .listen_to_nsleep_signal = "false";
defparam \A[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N29
dffeas \reg_A[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[54]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[54] .is_wysiwyg = "true";
defparam \reg_A[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
fiftyfivenm_lcell_comb \Add0~108 (
// Equation(s):
// \Add0~108_combout  = ((reg_B[54] $ (reg_A[54] $ (!\Add0~107 )))) # (GND)
// \Add0~109  = CARRY((reg_B[54] & ((reg_A[54]) # (!\Add0~107 ))) # (!reg_B[54] & (reg_A[54] & !\Add0~107 )))

	.dataa(reg_B[54]),
	.datab(reg_A[54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~107 ),
	.combout(\Add0~108_combout ),
	.cout(\Add0~109 ));
// synopsys translate_off
defparam \Add0~108 .lut_mask = 16'h698E;
defparam \Add0~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
fiftyfivenm_io_ibuf \B[55]~input (
	.i(B[55]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[55]~input0 ));
// synopsys translate_off
defparam \B[55]~input .bus_hold = "false";
defparam \B[55]~input .listen_to_nsleep_signal = "false";
defparam \B[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y26_N13
dffeas \reg_B[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[55]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[55] .is_wysiwyg = "true";
defparam \reg_B[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
fiftyfivenm_io_ibuf \A[55]~input (
	.i(A[55]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[55]~input0 ));
// synopsys translate_off
defparam \A[55]~input .bus_hold = "false";
defparam \A[55]~input .listen_to_nsleep_signal = "false";
defparam \A[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N28
fiftyfivenm_lcell_comb \reg_A[55]~feeder (
// Equation(s):
// \reg_A[55]~feeder_combout  = \A[55]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[55]~input0 ),
	.cin(gnd),
	.combout(\reg_A[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[55]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N29
dffeas \reg_A[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[55] .is_wysiwyg = "true";
defparam \reg_A[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
fiftyfivenm_lcell_comb \Add0~110 (
// Equation(s):
// \Add0~110_combout  = (reg_B[55] & ((reg_A[55] & (\Add0~109  & VCC)) # (!reg_A[55] & (!\Add0~109 )))) # (!reg_B[55] & ((reg_A[55] & (!\Add0~109 )) # (!reg_A[55] & ((\Add0~109 ) # (GND)))))
// \Add0~111  = CARRY((reg_B[55] & (!reg_A[55] & !\Add0~109 )) # (!reg_B[55] & ((!\Add0~109 ) # (!reg_A[55]))))

	.dataa(reg_B[55]),
	.datab(reg_A[55]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~109 ),
	.combout(\Add0~110_combout ),
	.cout(\Add0~111 ));
// synopsys translate_off
defparam \Add0~110 .lut_mask = 16'h9617;
defparam \Add0~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
fiftyfivenm_io_ibuf \B[56]~input (
	.i(B[56]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[56]~input0 ));
// synopsys translate_off
defparam \B[56]~input .bus_hold = "false";
defparam \B[56]~input .listen_to_nsleep_signal = "false";
defparam \B[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
fiftyfivenm_lcell_comb \reg_B[56]~feeder (
// Equation(s):
// \reg_B[56]~feeder_combout  = \B[56]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[56]~input0 ),
	.cin(gnd),
	.combout(\reg_B[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[56]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y26_N31
dffeas \reg_B[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[56] .is_wysiwyg = "true";
defparam \reg_B[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
fiftyfivenm_io_ibuf \A[56]~input (
	.i(A[56]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[56]~input0 ));
// synopsys translate_off
defparam \A[56]~input .bus_hold = "false";
defparam \A[56]~input .listen_to_nsleep_signal = "false";
defparam \A[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
fiftyfivenm_lcell_comb \reg_A[56]~feeder (
// Equation(s):
// \reg_A[56]~feeder_combout  = \A[56]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[56]~input0 ),
	.cin(gnd),
	.combout(\reg_A[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[56]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N13
dffeas \reg_A[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[56] .is_wysiwyg = "true";
defparam \reg_A[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
fiftyfivenm_lcell_comb \Add0~112 (
// Equation(s):
// \Add0~112_combout  = ((reg_B[56] $ (reg_A[56] $ (!\Add0~111 )))) # (GND)
// \Add0~113  = CARRY((reg_B[56] & ((reg_A[56]) # (!\Add0~111 ))) # (!reg_B[56] & (reg_A[56] & !\Add0~111 )))

	.dataa(reg_B[56]),
	.datab(reg_A[56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~111 ),
	.combout(\Add0~112_combout ),
	.cout(\Add0~113 ));
// synopsys translate_off
defparam \Add0~112 .lut_mask = 16'h698E;
defparam \Add0~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
fiftyfivenm_io_ibuf \A[57]~input (
	.i(A[57]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[57]~input0 ));
// synopsys translate_off
defparam \A[57]~input .bus_hold = "false";
defparam \A[57]~input .listen_to_nsleep_signal = "false";
defparam \A[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y25_N11
dffeas \reg_A[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[57]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[57] .is_wysiwyg = "true";
defparam \reg_A[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
fiftyfivenm_io_ibuf \B[57]~input (
	.i(B[57]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[57]~input0 ));
// synopsys translate_off
defparam \B[57]~input .bus_hold = "false";
defparam \B[57]~input .listen_to_nsleep_signal = "false";
defparam \B[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N21
dffeas \reg_B[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[57]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[57] .is_wysiwyg = "true";
defparam \reg_B[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N2
fiftyfivenm_lcell_comb \Add0~114 (
// Equation(s):
// \Add0~114_combout  = (reg_A[57] & ((reg_B[57] & (\Add0~113  & VCC)) # (!reg_B[57] & (!\Add0~113 )))) # (!reg_A[57] & ((reg_B[57] & (!\Add0~113 )) # (!reg_B[57] & ((\Add0~113 ) # (GND)))))
// \Add0~115  = CARRY((reg_A[57] & (!reg_B[57] & !\Add0~113 )) # (!reg_A[57] & ((!\Add0~113 ) # (!reg_B[57]))))

	.dataa(reg_A[57]),
	.datab(reg_B[57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~113 ),
	.combout(\Add0~114_combout ),
	.cout(\Add0~115 ));
// synopsys translate_off
defparam \Add0~114 .lut_mask = 16'h9617;
defparam \Add0~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
fiftyfivenm_io_ibuf \A[58]~input (
	.i(A[58]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[58]~input0 ));
// synopsys translate_off
defparam \A[58]~input .bus_hold = "false";
defparam \A[58]~input .listen_to_nsleep_signal = "false";
defparam \A[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
fiftyfivenm_lcell_comb \reg_A[58]~feeder (
// Equation(s):
// \reg_A[58]~feeder_combout  = \A[58]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[58]~input0 ),
	.cin(gnd),
	.combout(\reg_A[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[58]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N9
dffeas \reg_A[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[58] .is_wysiwyg = "true";
defparam \reg_A[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
fiftyfivenm_io_ibuf \B[58]~input (
	.i(B[58]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[58]~input0 ));
// synopsys translate_off
defparam \B[58]~input .bus_hold = "false";
defparam \B[58]~input .listen_to_nsleep_signal = "false";
defparam \B[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
fiftyfivenm_lcell_comb \reg_B[58]~feeder (
// Equation(s):
// \reg_B[58]~feeder_combout  = \B[58]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[58]~input0 ),
	.cin(gnd),
	.combout(\reg_B[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[58]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N23
dffeas \reg_B[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[58] .is_wysiwyg = "true";
defparam \reg_B[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
fiftyfivenm_lcell_comb \Add0~116 (
// Equation(s):
// \Add0~116_combout  = ((reg_A[58] $ (reg_B[58] $ (!\Add0~115 )))) # (GND)
// \Add0~117  = CARRY((reg_A[58] & ((reg_B[58]) # (!\Add0~115 ))) # (!reg_A[58] & (reg_B[58] & !\Add0~115 )))

	.dataa(reg_A[58]),
	.datab(reg_B[58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~115 ),
	.combout(\Add0~116_combout ),
	.cout(\Add0~117 ));
// synopsys translate_off
defparam \Add0~116 .lut_mask = 16'h698E;
defparam \Add0~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N2
fiftyfivenm_io_ibuf \B[59]~input (
	.i(B[59]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[59]~input0 ));
// synopsys translate_off
defparam \B[59]~input .bus_hold = "false";
defparam \B[59]~input .listen_to_nsleep_signal = "false";
defparam \B[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N27
dffeas \reg_B[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[59]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[59] .is_wysiwyg = "true";
defparam \reg_B[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
fiftyfivenm_io_ibuf \A[59]~input (
	.i(A[59]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[59]~input0 ));
// synopsys translate_off
defparam \A[59]~input .bus_hold = "false";
defparam \A[59]~input .listen_to_nsleep_signal = "false";
defparam \A[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
fiftyfivenm_lcell_comb \reg_A[59]~feeder (
// Equation(s):
// \reg_A[59]~feeder_combout  = \A[59]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[59]~input0 ),
	.cin(gnd),
	.combout(\reg_A[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[59]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N5
dffeas \reg_A[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[59] .is_wysiwyg = "true";
defparam \reg_A[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
fiftyfivenm_lcell_comb \Add0~118 (
// Equation(s):
// \Add0~118_combout  = (reg_B[59] & ((reg_A[59] & (\Add0~117  & VCC)) # (!reg_A[59] & (!\Add0~117 )))) # (!reg_B[59] & ((reg_A[59] & (!\Add0~117 )) # (!reg_A[59] & ((\Add0~117 ) # (GND)))))
// \Add0~119  = CARRY((reg_B[59] & (!reg_A[59] & !\Add0~117 )) # (!reg_B[59] & ((!\Add0~117 ) # (!reg_A[59]))))

	.dataa(reg_B[59]),
	.datab(reg_A[59]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~117 ),
	.combout(\Add0~118_combout ),
	.cout(\Add0~119 ));
// synopsys translate_off
defparam \Add0~118 .lut_mask = 16'h9617;
defparam \Add0~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
fiftyfivenm_io_ibuf \B[60]~input (
	.i(B[60]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[60]~input0 ));
// synopsys translate_off
defparam \B[60]~input .bus_hold = "false";
defparam \B[60]~input .listen_to_nsleep_signal = "false";
defparam \B[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
fiftyfivenm_lcell_comb \reg_B[60]~feeder (
// Equation(s):
// \reg_B[60]~feeder_combout  = \B[60]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[60]~input0 ),
	.cin(gnd),
	.combout(\reg_B[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[60]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N13
dffeas \reg_B[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[60] .is_wysiwyg = "true";
defparam \reg_B[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
fiftyfivenm_io_ibuf \A[60]~input (
	.i(A[60]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[60]~input0 ));
// synopsys translate_off
defparam \A[60]~input .bus_hold = "false";
defparam \A[60]~input .listen_to_nsleep_signal = "false";
defparam \A[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
fiftyfivenm_lcell_comb \reg_A[60]~feeder (
// Equation(s):
// \reg_A[60]~feeder_combout  = \A[60]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[60]~input0 ),
	.cin(gnd),
	.combout(\reg_A[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[60]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N31
dffeas \reg_A[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[60] .is_wysiwyg = "true";
defparam \reg_A[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
fiftyfivenm_lcell_comb \Add0~120 (
// Equation(s):
// \Add0~120_combout  = ((reg_B[60] $ (reg_A[60] $ (!\Add0~119 )))) # (GND)
// \Add0~121  = CARRY((reg_B[60] & ((reg_A[60]) # (!\Add0~119 ))) # (!reg_B[60] & (reg_A[60] & !\Add0~119 )))

	.dataa(reg_B[60]),
	.datab(reg_A[60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~119 ),
	.combout(\Add0~120_combout ),
	.cout(\Add0~121 ));
// synopsys translate_off
defparam \Add0~120 .lut_mask = 16'h698E;
defparam \Add0~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N12
fiftyfivenm_io_ibuf \A[61]~input (
	.i(A[61]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[61]~input0 ));
// synopsys translate_off
defparam \A[61]~input .bus_hold = "false";
defparam \A[61]~input .listen_to_nsleep_signal = "false";
defparam \A[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y25_N27
dffeas \reg_A[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[61]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[61] .is_wysiwyg = "true";
defparam \reg_A[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N22
fiftyfivenm_io_ibuf \B[61]~input (
	.i(B[61]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[61]~input0 ));
// synopsys translate_off
defparam \B[61]~input .bus_hold = "false";
defparam \B[61]~input .listen_to_nsleep_signal = "false";
defparam \B[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
fiftyfivenm_lcell_comb \reg_B[61]~feeder (
// Equation(s):
// \reg_B[61]~feeder_combout  = \B[61]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[61]~input0 ),
	.cin(gnd),
	.combout(\reg_B[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[61]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N21
dffeas \reg_B[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[61] .is_wysiwyg = "true";
defparam \reg_B[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N10
fiftyfivenm_lcell_comb \Add0~122 (
// Equation(s):
// \Add0~122_combout  = (reg_A[61] & ((reg_B[61] & (\Add0~121  & VCC)) # (!reg_B[61] & (!\Add0~121 )))) # (!reg_A[61] & ((reg_B[61] & (!\Add0~121 )) # (!reg_B[61] & ((\Add0~121 ) # (GND)))))
// \Add0~123  = CARRY((reg_A[61] & (!reg_B[61] & !\Add0~121 )) # (!reg_A[61] & ((!\Add0~121 ) # (!reg_B[61]))))

	.dataa(reg_A[61]),
	.datab(reg_B[61]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~121 ),
	.combout(\Add0~122_combout ),
	.cout(\Add0~123 ));
// synopsys translate_off
defparam \Add0~122 .lut_mask = 16'h9617;
defparam \Add0~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
fiftyfivenm_io_ibuf \B[62]~input (
	.i(B[62]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[62]~input0 ));
// synopsys translate_off
defparam \B[62]~input .bus_hold = "false";
defparam \B[62]~input .listen_to_nsleep_signal = "false";
defparam \B[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
fiftyfivenm_lcell_comb \reg_B[62]~feeder (
// Equation(s):
// \reg_B[62]~feeder_combout  = \B[62]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[62]~input0 ),
	.cin(gnd),
	.combout(\reg_B[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[62]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N25
dffeas \reg_B[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[62] .is_wysiwyg = "true";
defparam \reg_B[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
fiftyfivenm_io_ibuf \A[62]~input (
	.i(A[62]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[62]~input0 ));
// synopsys translate_off
defparam \A[62]~input .bus_hold = "false";
defparam \A[62]~input .listen_to_nsleep_signal = "false";
defparam \A[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
fiftyfivenm_lcell_comb \reg_A[62]~feeder (
// Equation(s):
// \reg_A[62]~feeder_combout  = \A[62]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[62]~input0 ),
	.cin(gnd),
	.combout(\reg_A[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[62]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N19
dffeas \reg_A[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[62] .is_wysiwyg = "true";
defparam \reg_A[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
fiftyfivenm_lcell_comb \Add0~124 (
// Equation(s):
// \Add0~124_combout  = ((reg_B[62] $ (reg_A[62] $ (!\Add0~123 )))) # (GND)
// \Add0~125  = CARRY((reg_B[62] & ((reg_A[62]) # (!\Add0~123 ))) # (!reg_B[62] & (reg_A[62] & !\Add0~123 )))

	.dataa(reg_B[62]),
	.datab(reg_A[62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~123 ),
	.combout(\Add0~124_combout ),
	.cout(\Add0~125 ));
// synopsys translate_off
defparam \Add0~124 .lut_mask = 16'h698E;
defparam \Add0~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
fiftyfivenm_io_ibuf \A[63]~input (
	.i(A[63]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[63]~input0 ));
// synopsys translate_off
defparam \A[63]~input .bus_hold = "false";
defparam \A[63]~input .listen_to_nsleep_signal = "false";
defparam \A[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y25_N3
dffeas \reg_A[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[63]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[63] .is_wysiwyg = "true";
defparam \reg_A[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
fiftyfivenm_io_ibuf \B[63]~input (
	.i(B[63]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[63]~input0 ));
// synopsys translate_off
defparam \B[63]~input .bus_hold = "false";
defparam \B[63]~input .listen_to_nsleep_signal = "false";
defparam \B[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N29
dffeas \reg_B[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[63]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[63] .is_wysiwyg = "true";
defparam \reg_B[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
fiftyfivenm_lcell_comb \Add0~126 (
// Equation(s):
// \Add0~126_combout  = (reg_A[63] & ((reg_B[63] & (\Add0~125  & VCC)) # (!reg_B[63] & (!\Add0~125 )))) # (!reg_A[63] & ((reg_B[63] & (!\Add0~125 )) # (!reg_B[63] & ((\Add0~125 ) # (GND)))))
// \Add0~127  = CARRY((reg_A[63] & (!reg_B[63] & !\Add0~125 )) # (!reg_A[63] & ((!\Add0~125 ) # (!reg_B[63]))))

	.dataa(reg_A[63]),
	.datab(reg_B[63]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~125 ),
	.combout(\Add0~126_combout ),
	.cout(\Add0~127 ));
// synopsys translate_off
defparam \Add0~126 .lut_mask = 16'h9617;
defparam \Add0~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
fiftyfivenm_io_ibuf \A[64]~input (
	.i(A[64]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[64]~input0 ));
// synopsys translate_off
defparam \A[64]~input .bus_hold = "false";
defparam \A[64]~input .listen_to_nsleep_signal = "false";
defparam \A[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
fiftyfivenm_lcell_comb \reg_A[64]~feeder (
// Equation(s):
// \reg_A[64]~feeder_combout  = \A[64]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[64]~input0 ),
	.cin(gnd),
	.combout(\reg_A[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[64]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N7
dffeas \reg_A[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[64] .is_wysiwyg = "true";
defparam \reg_A[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
fiftyfivenm_io_ibuf \B[64]~input (
	.i(B[64]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[64]~input0 ));
// synopsys translate_off
defparam \B[64]~input .bus_hold = "false";
defparam \B[64]~input .listen_to_nsleep_signal = "false";
defparam \B[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N19
dffeas \reg_B[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[64]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[64] .is_wysiwyg = "true";
defparam \reg_B[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
fiftyfivenm_lcell_comb \Add0~128 (
// Equation(s):
// \Add0~128_combout  = ((reg_A[64] $ (reg_B[64] $ (!\Add0~127 )))) # (GND)
// \Add0~129  = CARRY((reg_A[64] & ((reg_B[64]) # (!\Add0~127 ))) # (!reg_A[64] & (reg_B[64] & !\Add0~127 )))

	.dataa(reg_A[64]),
	.datab(reg_B[64]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~127 ),
	.combout(\Add0~128_combout ),
	.cout(\Add0~129 ));
// synopsys translate_off
defparam \Add0~128 .lut_mask = 16'h698E;
defparam \Add0~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
fiftyfivenm_io_ibuf \A[65]~input (
	.i(A[65]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[65]~input0 ));
// synopsys translate_off
defparam \A[65]~input .bus_hold = "false";
defparam \A[65]~input .listen_to_nsleep_signal = "false";
defparam \A[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
fiftyfivenm_lcell_comb \reg_A[65]~feeder (
// Equation(s):
// \reg_A[65]~feeder_combout  = \A[65]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[65]~input0 ),
	.cin(gnd),
	.combout(\reg_A[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[65]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N1
dffeas \reg_A[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[65] .is_wysiwyg = "true";
defparam \reg_A[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
fiftyfivenm_io_ibuf \B[65]~input (
	.i(B[65]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[65]~input0 ));
// synopsys translate_off
defparam \B[65]~input .bus_hold = "false";
defparam \B[65]~input .listen_to_nsleep_signal = "false";
defparam \B[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N3
dffeas \reg_B[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[65]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[65] .is_wysiwyg = "true";
defparam \reg_B[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N18
fiftyfivenm_lcell_comb \Add0~130 (
// Equation(s):
// \Add0~130_combout  = (reg_A[65] & ((reg_B[65] & (\Add0~129  & VCC)) # (!reg_B[65] & (!\Add0~129 )))) # (!reg_A[65] & ((reg_B[65] & (!\Add0~129 )) # (!reg_B[65] & ((\Add0~129 ) # (GND)))))
// \Add0~131  = CARRY((reg_A[65] & (!reg_B[65] & !\Add0~129 )) # (!reg_A[65] & ((!\Add0~129 ) # (!reg_B[65]))))

	.dataa(reg_A[65]),
	.datab(reg_B[65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~129 ),
	.combout(\Add0~130_combout ),
	.cout(\Add0~131 ));
// synopsys translate_off
defparam \Add0~130 .lut_mask = 16'h9617;
defparam \Add0~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N10
fiftyfivenm_io_ibuf \B[66]~input (
	.i(B[66]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[66]~input0 ));
// synopsys translate_off
defparam \B[66]~input .bus_hold = "false";
defparam \B[66]~input .listen_to_nsleep_signal = "false";
defparam \B[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N7
dffeas \reg_B[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[66]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[66] .is_wysiwyg = "true";
defparam \reg_B[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
fiftyfivenm_io_ibuf \A[66]~input (
	.i(A[66]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[66]~input0 ));
// synopsys translate_off
defparam \A[66]~input .bus_hold = "false";
defparam \A[66]~input .listen_to_nsleep_signal = "false";
defparam \A[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
fiftyfivenm_lcell_comb \reg_A[66]~feeder (
// Equation(s):
// \reg_A[66]~feeder_combout  = \A[66]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[66]~input0 ),
	.cin(gnd),
	.combout(\reg_A[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[66]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N19
dffeas \reg_A[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[66] .is_wysiwyg = "true";
defparam \reg_A[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
fiftyfivenm_lcell_comb \Add0~132 (
// Equation(s):
// \Add0~132_combout  = ((reg_B[66] $ (reg_A[66] $ (!\Add0~131 )))) # (GND)
// \Add0~133  = CARRY((reg_B[66] & ((reg_A[66]) # (!\Add0~131 ))) # (!reg_B[66] & (reg_A[66] & !\Add0~131 )))

	.dataa(reg_B[66]),
	.datab(reg_A[66]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~131 ),
	.combout(\Add0~132_combout ),
	.cout(\Add0~133 ));
// synopsys translate_off
defparam \Add0~132 .lut_mask = 16'h698E;
defparam \Add0~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
fiftyfivenm_io_ibuf \B[67]~input (
	.i(B[67]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[67]~input0 ));
// synopsys translate_off
defparam \B[67]~input .bus_hold = "false";
defparam \B[67]~input .listen_to_nsleep_signal = "false";
defparam \B[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N23
dffeas \reg_B[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[67]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[67] .is_wysiwyg = "true";
defparam \reg_B[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
fiftyfivenm_io_ibuf \A[67]~input (
	.i(A[67]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[67]~input0 ));
// synopsys translate_off
defparam \A[67]~input .bus_hold = "false";
defparam \A[67]~input .listen_to_nsleep_signal = "false";
defparam \A[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y25_N25
dffeas \reg_A[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[67]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[67] .is_wysiwyg = "true";
defparam \reg_A[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
fiftyfivenm_lcell_comb \Add0~134 (
// Equation(s):
// \Add0~134_combout  = (reg_B[67] & ((reg_A[67] & (\Add0~133  & VCC)) # (!reg_A[67] & (!\Add0~133 )))) # (!reg_B[67] & ((reg_A[67] & (!\Add0~133 )) # (!reg_A[67] & ((\Add0~133 ) # (GND)))))
// \Add0~135  = CARRY((reg_B[67] & (!reg_A[67] & !\Add0~133 )) # (!reg_B[67] & ((!\Add0~133 ) # (!reg_A[67]))))

	.dataa(reg_B[67]),
	.datab(reg_A[67]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~133 ),
	.combout(\Add0~134_combout ),
	.cout(\Add0~135 ));
// synopsys translate_off
defparam \Add0~134 .lut_mask = 16'h9617;
defparam \Add0~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
fiftyfivenm_io_ibuf \B[68]~input (
	.i(B[68]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[68]~input0 ));
// synopsys translate_off
defparam \B[68]~input .bus_hold = "false";
defparam \B[68]~input .listen_to_nsleep_signal = "false";
defparam \B[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
fiftyfivenm_lcell_comb \reg_B[68]~feeder (
// Equation(s):
// \reg_B[68]~feeder_combout  = \B[68]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[68]~input0 ),
	.cin(gnd),
	.combout(\reg_B[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[68]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N5
dffeas \reg_B[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[68] .is_wysiwyg = "true";
defparam \reg_B[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
fiftyfivenm_io_ibuf \A[68]~input (
	.i(A[68]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[68]~input0 ));
// synopsys translate_off
defparam \A[68]~input .bus_hold = "false";
defparam \A[68]~input .listen_to_nsleep_signal = "false";
defparam \A[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
fiftyfivenm_lcell_comb \reg_A[68]~feeder (
// Equation(s):
// \reg_A[68]~feeder_combout  = \A[68]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[68]~input0 ),
	.cin(gnd),
	.combout(\reg_A[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[68]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N7
dffeas \reg_A[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[68] .is_wysiwyg = "true";
defparam \reg_A[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
fiftyfivenm_lcell_comb \Add0~136 (
// Equation(s):
// \Add0~136_combout  = ((reg_B[68] $ (reg_A[68] $ (!\Add0~135 )))) # (GND)
// \Add0~137  = CARRY((reg_B[68] & ((reg_A[68]) # (!\Add0~135 ))) # (!reg_B[68] & (reg_A[68] & !\Add0~135 )))

	.dataa(reg_B[68]),
	.datab(reg_A[68]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~135 ),
	.combout(\Add0~136_combout ),
	.cout(\Add0~137 ));
// synopsys translate_off
defparam \Add0~136 .lut_mask = 16'h698E;
defparam \Add0~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
fiftyfivenm_io_ibuf \B[69]~input (
	.i(B[69]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[69]~input0 ));
// synopsys translate_off
defparam \B[69]~input .bus_hold = "false";
defparam \B[69]~input .listen_to_nsleep_signal = "false";
defparam \B[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
fiftyfivenm_lcell_comb \reg_B[69]~feeder (
// Equation(s):
// \reg_B[69]~feeder_combout  = \B[69]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[69]~input0 ),
	.cin(gnd),
	.combout(\reg_B[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[69]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N11
dffeas \reg_B[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[69] .is_wysiwyg = "true";
defparam \reg_B[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
fiftyfivenm_io_ibuf \A[69]~input (
	.i(A[69]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[69]~input0 ));
// synopsys translate_off
defparam \A[69]~input .bus_hold = "false";
defparam \A[69]~input .listen_to_nsleep_signal = "false";
defparam \A[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y25_N29
dffeas \reg_A[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[69]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[69] .is_wysiwyg = "true";
defparam \reg_A[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N26
fiftyfivenm_lcell_comb \Add0~138 (
// Equation(s):
// \Add0~138_combout  = (reg_B[69] & ((reg_A[69] & (\Add0~137  & VCC)) # (!reg_A[69] & (!\Add0~137 )))) # (!reg_B[69] & ((reg_A[69] & (!\Add0~137 )) # (!reg_A[69] & ((\Add0~137 ) # (GND)))))
// \Add0~139  = CARRY((reg_B[69] & (!reg_A[69] & !\Add0~137 )) # (!reg_B[69] & ((!\Add0~137 ) # (!reg_A[69]))))

	.dataa(reg_B[69]),
	.datab(reg_A[69]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~137 ),
	.combout(\Add0~138_combout ),
	.cout(\Add0~139 ));
// synopsys translate_off
defparam \Add0~138 .lut_mask = 16'h9617;
defparam \Add0~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
fiftyfivenm_io_ibuf \A[70]~input (
	.i(A[70]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[70]~input0 ));
// synopsys translate_off
defparam \A[70]~input .bus_hold = "false";
defparam \A[70]~input .listen_to_nsleep_signal = "false";
defparam \A[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
fiftyfivenm_lcell_comb \reg_A[70]~feeder (
// Equation(s):
// \reg_A[70]~feeder_combout  = \A[70]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[70]~input0 ),
	.cin(gnd),
	.combout(\reg_A[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[70]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N17
dffeas \reg_A[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[70] .is_wysiwyg = "true";
defparam \reg_A[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
fiftyfivenm_io_ibuf \B[70]~input (
	.i(B[70]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[70]~input0 ));
// synopsys translate_off
defparam \B[70]~input .bus_hold = "false";
defparam \B[70]~input .listen_to_nsleep_signal = "false";
defparam \B[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N5
dffeas \reg_B[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[70]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[70] .is_wysiwyg = "true";
defparam \reg_B[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
fiftyfivenm_lcell_comb \Add0~140 (
// Equation(s):
// \Add0~140_combout  = ((reg_A[70] $ (reg_B[70] $ (!\Add0~139 )))) # (GND)
// \Add0~141  = CARRY((reg_A[70] & ((reg_B[70]) # (!\Add0~139 ))) # (!reg_A[70] & (reg_B[70] & !\Add0~139 )))

	.dataa(reg_A[70]),
	.datab(reg_B[70]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~139 ),
	.combout(\Add0~140_combout ),
	.cout(\Add0~141 ));
// synopsys translate_off
defparam \Add0~140 .lut_mask = 16'h698E;
defparam \Add0~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
fiftyfivenm_io_ibuf \A[71]~input (
	.i(A[71]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[71]~input0 ));
// synopsys translate_off
defparam \A[71]~input .bus_hold = "false";
defparam \A[71]~input .listen_to_nsleep_signal = "false";
defparam \A[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
fiftyfivenm_lcell_comb \reg_A[71]~feeder (
// Equation(s):
// \reg_A[71]~feeder_combout  = \A[71]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[71]~input0 ),
	.cin(gnd),
	.combout(\reg_A[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[71]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N15
dffeas \reg_A[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[71] .is_wysiwyg = "true";
defparam \reg_A[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
fiftyfivenm_io_ibuf \B[71]~input (
	.i(B[71]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[71]~input0 ));
// synopsys translate_off
defparam \B[71]~input .bus_hold = "false";
defparam \B[71]~input .listen_to_nsleep_signal = "false";
defparam \B[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y25_N17
dffeas \reg_B[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[71]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[71] .is_wysiwyg = "true";
defparam \reg_B[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N30
fiftyfivenm_lcell_comb \Add0~142 (
// Equation(s):
// \Add0~142_combout  = (reg_A[71] & ((reg_B[71] & (\Add0~141  & VCC)) # (!reg_B[71] & (!\Add0~141 )))) # (!reg_A[71] & ((reg_B[71] & (!\Add0~141 )) # (!reg_B[71] & ((\Add0~141 ) # (GND)))))
// \Add0~143  = CARRY((reg_A[71] & (!reg_B[71] & !\Add0~141 )) # (!reg_A[71] & ((!\Add0~141 ) # (!reg_B[71]))))

	.dataa(reg_A[71]),
	.datab(reg_B[71]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~141 ),
	.combout(\Add0~142_combout ),
	.cout(\Add0~143 ));
// synopsys translate_off
defparam \Add0~142 .lut_mask = 16'h9617;
defparam \Add0~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y25_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult13 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~142_combout ,\Add0~140_combout ,\Add0~138_combout ,\Add0~136_combout ,\Add0~134_combout ,\Add0~132_combout ,\Add0~130_combout ,\Add0~128_combout ,\Add0~126_combout ,\Add0~124_combout ,\Add0~122_combout ,\Add0~120_combout ,\Add0~118_combout ,\Add0~116_combout ,
\Add0~114_combout ,\Add0~112_combout ,\Add0~110_combout ,\Add0~108_combout }),
	.datab({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult13_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult13 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult13 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult13 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult13 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult13 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult13 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y25_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out14 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult13~DATAOUT35 ,\Mult0|auto_generated|mac_mult13~DATAOUT34 ,\Mult0|auto_generated|mac_mult13~DATAOUT33 ,\Mult0|auto_generated|mac_mult13~DATAOUT32 ,\Mult0|auto_generated|mac_mult13~DATAOUT31 ,
\Mult0|auto_generated|mac_mult13~DATAOUT30 ,\Mult0|auto_generated|mac_mult13~DATAOUT29 ,\Mult0|auto_generated|mac_mult13~DATAOUT28 ,\Mult0|auto_generated|mac_mult13~DATAOUT27 ,\Mult0|auto_generated|mac_mult13~DATAOUT26 ,
\Mult0|auto_generated|mac_mult13~DATAOUT25 ,\Mult0|auto_generated|mac_mult13~DATAOUT24 ,\Mult0|auto_generated|mac_mult13~DATAOUT23 ,\Mult0|auto_generated|mac_mult13~DATAOUT22 ,\Mult0|auto_generated|mac_mult13~DATAOUT21 ,
\Mult0|auto_generated|mac_mult13~DATAOUT20 ,\Mult0|auto_generated|mac_mult13~DATAOUT19 ,\Mult0|auto_generated|mac_mult13~DATAOUT18 ,\Mult0|auto_generated|mac_mult13~DATAOUT17 ,\Mult0|auto_generated|mac_mult13~DATAOUT16 ,
\Mult0|auto_generated|mac_mult13~DATAOUT15 ,\Mult0|auto_generated|mac_mult13~DATAOUT14 ,\Mult0|auto_generated|mac_mult13~DATAOUT13 ,\Mult0|auto_generated|mac_mult13~DATAOUT12 ,\Mult0|auto_generated|mac_mult13~DATAOUT11 ,
\Mult0|auto_generated|mac_mult13~DATAOUT10 ,\Mult0|auto_generated|mac_mult13~DATAOUT9 ,\Mult0|auto_generated|mac_mult13~DATAOUT8 ,\Mult0|auto_generated|mac_mult13~DATAOUT7 ,\Mult0|auto_generated|mac_mult13~DATAOUT6 ,\Mult0|auto_generated|mac_mult13~DATAOUT5 ,
\Mult0|auto_generated|mac_mult13~DATAOUT4 ,\Mult0|auto_generated|mac_mult13~DATAOUT3 ,\Mult0|auto_generated|mac_mult13~DATAOUT2 ,\Mult0|auto_generated|mac_mult13~DATAOUT1 ,\Mult0|auto_generated|mac_mult13~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out14_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out14 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out14 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[18]~36 (
// Equation(s):
// \Mult0|auto_generated|add41_result[18]~36_combout  = ((\Mult0|auto_generated|mac_out14~dataout  $ (\Mult0|auto_generated|mac_out8~DATAOUT18  $ (!\Mult0|auto_generated|add41_result[17]~35 )))) # (GND)
// \Mult0|auto_generated|add41_result[18]~37  = CARRY((\Mult0|auto_generated|mac_out14~dataout  & ((\Mult0|auto_generated|mac_out8~DATAOUT18 ) # (!\Mult0|auto_generated|add41_result[17]~35 ))) # (!\Mult0|auto_generated|mac_out14~dataout  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT18  & !\Mult0|auto_generated|add41_result[17]~35 )))

	.dataa(\Mult0|auto_generated|mac_out14~dataout ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[17]~35 ),
	.combout(\Mult0|auto_generated|add41_result[18]~36_combout ),
	.cout(\Mult0|auto_generated|add41_result[18]~37 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[18]~36 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
fiftyfivenm_lcell_comb \reg_sum[54]~215 (
// Equation(s):
// \reg_sum[54]~215_combout  = ((\Mult0|auto_generated|add33_result[36]~72_combout  $ (\Mult0|auto_generated|add41_result[18]~36_combout  $ (!\reg_sum[53]~214 )))) # (GND)
// \reg_sum[54]~216  = CARRY((\Mult0|auto_generated|add33_result[36]~72_combout  & ((\Mult0|auto_generated|add41_result[18]~36_combout ) # (!\reg_sum[53]~214 ))) # (!\Mult0|auto_generated|add33_result[36]~72_combout  & 
// (\Mult0|auto_generated|add41_result[18]~36_combout  & !\reg_sum[53]~214 )))

	.dataa(\Mult0|auto_generated|add33_result[36]~72_combout ),
	.datab(\Mult0|auto_generated|add41_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[53]~214 ),
	.combout(\reg_sum[54]~215_combout ),
	.cout(\reg_sum[54]~216 ));
// synopsys translate_off
defparam \reg_sum[54]~215 .lut_mask = 16'h698E;
defparam \reg_sum[54]~215 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N11
dffeas \reg_sum[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[54]~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[54] .is_wysiwyg = "true";
defparam \reg_sum[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[19]~38 (
// Equation(s):
// \Mult0|auto_generated|add41_result[19]~38_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT19  & ((\Mult0|auto_generated|mac_out14~DATAOUT1  & (\Mult0|auto_generated|add41_result[18]~37  & VCC)) # (!\Mult0|auto_generated|mac_out14~DATAOUT1  & 
// (!\Mult0|auto_generated|add41_result[18]~37 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT19  & ((\Mult0|auto_generated|mac_out14~DATAOUT1  & (!\Mult0|auto_generated|add41_result[18]~37 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT1  & 
// ((\Mult0|auto_generated|add41_result[18]~37 ) # (GND)))))
// \Mult0|auto_generated|add41_result[19]~39  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT19  & (!\Mult0|auto_generated|mac_out14~DATAOUT1  & !\Mult0|auto_generated|add41_result[18]~37 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT19  & 
// ((!\Mult0|auto_generated|add41_result[18]~37 ) # (!\Mult0|auto_generated|mac_out14~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[18]~37 ),
	.combout(\Mult0|auto_generated|add41_result[19]~38_combout ),
	.cout(\Mult0|auto_generated|add41_result[19]~39 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[19]~38 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[37]~74 (
// Equation(s):
// \Mult0|auto_generated|add33_result[37]~74_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT1  & ((\Mult0|auto_generated|mac_out10~DATAOUT19  & (\Mult0|auto_generated|add33_result[36]~73  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT19  & 
// (!\Mult0|auto_generated|add33_result[36]~73 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT1  & ((\Mult0|auto_generated|mac_out10~DATAOUT19  & (!\Mult0|auto_generated|add33_result[36]~73 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT19  & 
// ((\Mult0|auto_generated|add33_result[36]~73 ) # (GND)))))
// \Mult0|auto_generated|add33_result[37]~75  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT1  & (!\Mult0|auto_generated|mac_out10~DATAOUT19  & !\Mult0|auto_generated|add33_result[36]~73 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT1  & 
// ((!\Mult0|auto_generated|add33_result[36]~73 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[36]~73 ),
	.combout(\Mult0|auto_generated|add33_result[37]~74_combout ),
	.cout(\Mult0|auto_generated|add33_result[37]~75 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[37]~74 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
fiftyfivenm_lcell_comb \reg_sum[55]~217 (
// Equation(s):
// \reg_sum[55]~217_combout  = (\Mult0|auto_generated|add41_result[19]~38_combout  & ((\Mult0|auto_generated|add33_result[37]~74_combout  & (\reg_sum[54]~216  & VCC)) # (!\Mult0|auto_generated|add33_result[37]~74_combout  & (!\reg_sum[54]~216 )))) # 
// (!\Mult0|auto_generated|add41_result[19]~38_combout  & ((\Mult0|auto_generated|add33_result[37]~74_combout  & (!\reg_sum[54]~216 )) # (!\Mult0|auto_generated|add33_result[37]~74_combout  & ((\reg_sum[54]~216 ) # (GND)))))
// \reg_sum[55]~218  = CARRY((\Mult0|auto_generated|add41_result[19]~38_combout  & (!\Mult0|auto_generated|add33_result[37]~74_combout  & !\reg_sum[54]~216 )) # (!\Mult0|auto_generated|add41_result[19]~38_combout  & ((!\reg_sum[54]~216 ) # 
// (!\Mult0|auto_generated|add33_result[37]~74_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[19]~38_combout ),
	.datab(\Mult0|auto_generated|add33_result[37]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[54]~216 ),
	.combout(\reg_sum[55]~217_combout ),
	.cout(\reg_sum[55]~218 ));
// synopsys translate_off
defparam \reg_sum[55]~217 .lut_mask = 16'h9617;
defparam \reg_sum[55]~217 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N13
dffeas \reg_sum[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[55]~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[55] .is_wysiwyg = "true";
defparam \reg_sum[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[38]~76 (
// Equation(s):
// \Mult0|auto_generated|add33_result[38]~76_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT20  $ (\Mult0|auto_generated|mac_out12~DATAOUT2  $ (!\Mult0|auto_generated|add33_result[37]~75 )))) # (GND)
// \Mult0|auto_generated|add33_result[38]~77  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT20  & ((\Mult0|auto_generated|mac_out12~DATAOUT2 ) # (!\Mult0|auto_generated|add33_result[37]~75 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT20  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT2  & !\Mult0|auto_generated|add33_result[37]~75 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT20 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[37]~75 ),
	.combout(\Mult0|auto_generated|add33_result[38]~76_combout ),
	.cout(\Mult0|auto_generated|add33_result[38]~77 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[38]~76 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[20]~40 (
// Equation(s):
// \Mult0|auto_generated|add41_result[20]~40_combout  = ((\Mult0|auto_generated|mac_out14~DATAOUT2  $ (\Mult0|auto_generated|mac_out8~DATAOUT20  $ (!\Mult0|auto_generated|add41_result[19]~39 )))) # (GND)
// \Mult0|auto_generated|add41_result[20]~41  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT2  & ((\Mult0|auto_generated|mac_out8~DATAOUT20 ) # (!\Mult0|auto_generated|add41_result[19]~39 ))) # (!\Mult0|auto_generated|mac_out14~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out8~DATAOUT20  & !\Mult0|auto_generated|add41_result[19]~39 )))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[19]~39 ),
	.combout(\Mult0|auto_generated|add41_result[20]~40_combout ),
	.cout(\Mult0|auto_generated|add41_result[20]~41 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[20]~40 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
fiftyfivenm_lcell_comb \reg_sum[56]~219 (
// Equation(s):
// \reg_sum[56]~219_combout  = ((\Mult0|auto_generated|add33_result[38]~76_combout  $ (\Mult0|auto_generated|add41_result[20]~40_combout  $ (!\reg_sum[55]~218 )))) # (GND)
// \reg_sum[56]~220  = CARRY((\Mult0|auto_generated|add33_result[38]~76_combout  & ((\Mult0|auto_generated|add41_result[20]~40_combout ) # (!\reg_sum[55]~218 ))) # (!\Mult0|auto_generated|add33_result[38]~76_combout  & 
// (\Mult0|auto_generated|add41_result[20]~40_combout  & !\reg_sum[55]~218 )))

	.dataa(\Mult0|auto_generated|add33_result[38]~76_combout ),
	.datab(\Mult0|auto_generated|add41_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[55]~218 ),
	.combout(\reg_sum[56]~219_combout ),
	.cout(\reg_sum[56]~220 ));
// synopsys translate_off
defparam \reg_sum[56]~219 .lut_mask = 16'h698E;
defparam \reg_sum[56]~219 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N15
dffeas \reg_sum[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[56]~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[56] .is_wysiwyg = "true";
defparam \reg_sum[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[39]~78 (
// Equation(s):
// \Mult0|auto_generated|add33_result[39]~78_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT3  & ((\Mult0|auto_generated|mac_out10~DATAOUT21  & (\Mult0|auto_generated|add33_result[38]~77  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT21  & 
// (!\Mult0|auto_generated|add33_result[38]~77 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT3  & ((\Mult0|auto_generated|mac_out10~DATAOUT21  & (!\Mult0|auto_generated|add33_result[38]~77 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT21  & 
// ((\Mult0|auto_generated|add33_result[38]~77 ) # (GND)))))
// \Mult0|auto_generated|add33_result[39]~79  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT3  & (!\Mult0|auto_generated|mac_out10~DATAOUT21  & !\Mult0|auto_generated|add33_result[38]~77 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT3  & 
// ((!\Mult0|auto_generated|add33_result[38]~77 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[38]~77 ),
	.combout(\Mult0|auto_generated|add33_result[39]~78_combout ),
	.cout(\Mult0|auto_generated|add33_result[39]~79 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[39]~78 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[21]~42 (
// Equation(s):
// \Mult0|auto_generated|add41_result[21]~42_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT3  & ((\Mult0|auto_generated|mac_out8~DATAOUT21  & (\Mult0|auto_generated|add41_result[20]~41  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT21  & 
// (!\Mult0|auto_generated|add41_result[20]~41 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT3  & ((\Mult0|auto_generated|mac_out8~DATAOUT21  & (!\Mult0|auto_generated|add41_result[20]~41 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT21  & 
// ((\Mult0|auto_generated|add41_result[20]~41 ) # (GND)))))
// \Mult0|auto_generated|add41_result[21]~43  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT3  & (!\Mult0|auto_generated|mac_out8~DATAOUT21  & !\Mult0|auto_generated|add41_result[20]~41 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT3  & 
// ((!\Mult0|auto_generated|add41_result[20]~41 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[20]~41 ),
	.combout(\Mult0|auto_generated|add41_result[21]~42_combout ),
	.cout(\Mult0|auto_generated|add41_result[21]~43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[21]~42 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
fiftyfivenm_lcell_comb \reg_sum[57]~221 (
// Equation(s):
// \reg_sum[57]~221_combout  = (\Mult0|auto_generated|add33_result[39]~78_combout  & ((\Mult0|auto_generated|add41_result[21]~42_combout  & (\reg_sum[56]~220  & VCC)) # (!\Mult0|auto_generated|add41_result[21]~42_combout  & (!\reg_sum[56]~220 )))) # 
// (!\Mult0|auto_generated|add33_result[39]~78_combout  & ((\Mult0|auto_generated|add41_result[21]~42_combout  & (!\reg_sum[56]~220 )) # (!\Mult0|auto_generated|add41_result[21]~42_combout  & ((\reg_sum[56]~220 ) # (GND)))))
// \reg_sum[57]~222  = CARRY((\Mult0|auto_generated|add33_result[39]~78_combout  & (!\Mult0|auto_generated|add41_result[21]~42_combout  & !\reg_sum[56]~220 )) # (!\Mult0|auto_generated|add33_result[39]~78_combout  & ((!\reg_sum[56]~220 ) # 
// (!\Mult0|auto_generated|add41_result[21]~42_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[39]~78_combout ),
	.datab(\Mult0|auto_generated|add41_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[56]~220 ),
	.combout(\reg_sum[57]~221_combout ),
	.cout(\reg_sum[57]~222 ));
// synopsys translate_off
defparam \reg_sum[57]~221 .lut_mask = 16'h9617;
defparam \reg_sum[57]~221 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N17
dffeas \reg_sum[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[57]~221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[57] .is_wysiwyg = "true";
defparam \reg_sum[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[40]~80 (
// Equation(s):
// \Mult0|auto_generated|add33_result[40]~80_combout  = ((\Mult0|auto_generated|mac_out12~DATAOUT4  $ (\Mult0|auto_generated|mac_out10~DATAOUT22  $ (!\Mult0|auto_generated|add33_result[39]~79 )))) # (GND)
// \Mult0|auto_generated|add33_result[40]~81  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT4  & ((\Mult0|auto_generated|mac_out10~DATAOUT22 ) # (!\Mult0|auto_generated|add33_result[39]~79 ))) # (!\Mult0|auto_generated|mac_out12~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out10~DATAOUT22  & !\Mult0|auto_generated|add33_result[39]~79 )))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[39]~79 ),
	.combout(\Mult0|auto_generated|add33_result[40]~80_combout ),
	.cout(\Mult0|auto_generated|add33_result[40]~81 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[40]~80 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[22]~44 (
// Equation(s):
// \Mult0|auto_generated|add41_result[22]~44_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT22  $ (\Mult0|auto_generated|mac_out14~DATAOUT4  $ (!\Mult0|auto_generated|add41_result[21]~43 )))) # (GND)
// \Mult0|auto_generated|add41_result[22]~45  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT22  & ((\Mult0|auto_generated|mac_out14~DATAOUT4 ) # (!\Mult0|auto_generated|add41_result[21]~43 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT22  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT4  & !\Mult0|auto_generated|add41_result[21]~43 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[21]~43 ),
	.combout(\Mult0|auto_generated|add41_result[22]~44_combout ),
	.cout(\Mult0|auto_generated|add41_result[22]~45 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[22]~44 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
fiftyfivenm_lcell_comb \reg_sum[58]~223 (
// Equation(s):
// \reg_sum[58]~223_combout  = ((\Mult0|auto_generated|add33_result[40]~80_combout  $ (\Mult0|auto_generated|add41_result[22]~44_combout  $ (!\reg_sum[57]~222 )))) # (GND)
// \reg_sum[58]~224  = CARRY((\Mult0|auto_generated|add33_result[40]~80_combout  & ((\Mult0|auto_generated|add41_result[22]~44_combout ) # (!\reg_sum[57]~222 ))) # (!\Mult0|auto_generated|add33_result[40]~80_combout  & 
// (\Mult0|auto_generated|add41_result[22]~44_combout  & !\reg_sum[57]~222 )))

	.dataa(\Mult0|auto_generated|add33_result[40]~80_combout ),
	.datab(\Mult0|auto_generated|add41_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[57]~222 ),
	.combout(\reg_sum[58]~223_combout ),
	.cout(\reg_sum[58]~224 ));
// synopsys translate_off
defparam \reg_sum[58]~223 .lut_mask = 16'h698E;
defparam \reg_sum[58]~223 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N19
dffeas \reg_sum[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[58]~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[58] .is_wysiwyg = "true";
defparam \reg_sum[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[41]~82 (
// Equation(s):
// \Mult0|auto_generated|add33_result[41]~82_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT23  & ((\Mult0|auto_generated|mac_out12~DATAOUT5  & (\Mult0|auto_generated|add33_result[40]~81  & VCC)) # (!\Mult0|auto_generated|mac_out12~DATAOUT5  & 
// (!\Mult0|auto_generated|add33_result[40]~81 )))) # (!\Mult0|auto_generated|mac_out10~DATAOUT23  & ((\Mult0|auto_generated|mac_out12~DATAOUT5  & (!\Mult0|auto_generated|add33_result[40]~81 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT5  & 
// ((\Mult0|auto_generated|add33_result[40]~81 ) # (GND)))))
// \Mult0|auto_generated|add33_result[41]~83  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT23  & (!\Mult0|auto_generated|mac_out12~DATAOUT5  & !\Mult0|auto_generated|add33_result[40]~81 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT23  & 
// ((!\Mult0|auto_generated|add33_result[40]~81 ) # (!\Mult0|auto_generated|mac_out12~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT23 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[40]~81 ),
	.combout(\Mult0|auto_generated|add33_result[41]~82_combout ),
	.cout(\Mult0|auto_generated|add33_result[41]~83 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[41]~82 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[23]~46 (
// Equation(s):
// \Mult0|auto_generated|add41_result[23]~46_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT5  & ((\Mult0|auto_generated|mac_out8~DATAOUT23  & (\Mult0|auto_generated|add41_result[22]~45  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT23  & 
// (!\Mult0|auto_generated|add41_result[22]~45 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT5  & ((\Mult0|auto_generated|mac_out8~DATAOUT23  & (!\Mult0|auto_generated|add41_result[22]~45 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT23  & 
// ((\Mult0|auto_generated|add41_result[22]~45 ) # (GND)))))
// \Mult0|auto_generated|add41_result[23]~47  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT5  & (!\Mult0|auto_generated|mac_out8~DATAOUT23  & !\Mult0|auto_generated|add41_result[22]~45 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT5  & 
// ((!\Mult0|auto_generated|add41_result[22]~45 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[22]~45 ),
	.combout(\Mult0|auto_generated|add41_result[23]~46_combout ),
	.cout(\Mult0|auto_generated|add41_result[23]~47 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[23]~46 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
fiftyfivenm_lcell_comb \reg_sum[59]~225 (
// Equation(s):
// \reg_sum[59]~225_combout  = (\Mult0|auto_generated|add33_result[41]~82_combout  & ((\Mult0|auto_generated|add41_result[23]~46_combout  & (\reg_sum[58]~224  & VCC)) # (!\Mult0|auto_generated|add41_result[23]~46_combout  & (!\reg_sum[58]~224 )))) # 
// (!\Mult0|auto_generated|add33_result[41]~82_combout  & ((\Mult0|auto_generated|add41_result[23]~46_combout  & (!\reg_sum[58]~224 )) # (!\Mult0|auto_generated|add41_result[23]~46_combout  & ((\reg_sum[58]~224 ) # (GND)))))
// \reg_sum[59]~226  = CARRY((\Mult0|auto_generated|add33_result[41]~82_combout  & (!\Mult0|auto_generated|add41_result[23]~46_combout  & !\reg_sum[58]~224 )) # (!\Mult0|auto_generated|add33_result[41]~82_combout  & ((!\reg_sum[58]~224 ) # 
// (!\Mult0|auto_generated|add41_result[23]~46_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[41]~82_combout ),
	.datab(\Mult0|auto_generated|add41_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[58]~224 ),
	.combout(\reg_sum[59]~225_combout ),
	.cout(\reg_sum[59]~226 ));
// synopsys translate_off
defparam \reg_sum[59]~225 .lut_mask = 16'h9617;
defparam \reg_sum[59]~225 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N21
dffeas \reg_sum[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[59]~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[59] .is_wysiwyg = "true";
defparam \reg_sum[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[24]~48 (
// Equation(s):
// \Mult0|auto_generated|add41_result[24]~48_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT24  $ (\Mult0|auto_generated|mac_out14~DATAOUT6  $ (!\Mult0|auto_generated|add41_result[23]~47 )))) # (GND)
// \Mult0|auto_generated|add41_result[24]~49  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT24  & ((\Mult0|auto_generated|mac_out14~DATAOUT6 ) # (!\Mult0|auto_generated|add41_result[23]~47 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT24  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT6  & !\Mult0|auto_generated|add41_result[23]~47 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[23]~47 ),
	.combout(\Mult0|auto_generated|add41_result[24]~48_combout ),
	.cout(\Mult0|auto_generated|add41_result[24]~49 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[24]~48 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[42]~84 (
// Equation(s):
// \Mult0|auto_generated|add33_result[42]~84_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT24  $ (\Mult0|auto_generated|mac_out12~DATAOUT6  $ (!\Mult0|auto_generated|add33_result[41]~83 )))) # (GND)
// \Mult0|auto_generated|add33_result[42]~85  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT24  & ((\Mult0|auto_generated|mac_out12~DATAOUT6 ) # (!\Mult0|auto_generated|add33_result[41]~83 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT24  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT6  & !\Mult0|auto_generated|add33_result[41]~83 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT24 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[41]~83 ),
	.combout(\Mult0|auto_generated|add33_result[42]~84_combout ),
	.cout(\Mult0|auto_generated|add33_result[42]~85 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[42]~84 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
fiftyfivenm_lcell_comb \reg_sum[60]~227 (
// Equation(s):
// \reg_sum[60]~227_combout  = ((\Mult0|auto_generated|add41_result[24]~48_combout  $ (\Mult0|auto_generated|add33_result[42]~84_combout  $ (!\reg_sum[59]~226 )))) # (GND)
// \reg_sum[60]~228  = CARRY((\Mult0|auto_generated|add41_result[24]~48_combout  & ((\Mult0|auto_generated|add33_result[42]~84_combout ) # (!\reg_sum[59]~226 ))) # (!\Mult0|auto_generated|add41_result[24]~48_combout  & 
// (\Mult0|auto_generated|add33_result[42]~84_combout  & !\reg_sum[59]~226 )))

	.dataa(\Mult0|auto_generated|add41_result[24]~48_combout ),
	.datab(\Mult0|auto_generated|add33_result[42]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[59]~226 ),
	.combout(\reg_sum[60]~227_combout ),
	.cout(\reg_sum[60]~228 ));
// synopsys translate_off
defparam \reg_sum[60]~227 .lut_mask = 16'h698E;
defparam \reg_sum[60]~227 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N23
dffeas \reg_sum[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[60]~227_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[60] .is_wysiwyg = "true";
defparam \reg_sum[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[43]~86 (
// Equation(s):
// \Mult0|auto_generated|add33_result[43]~86_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT7  & ((\Mult0|auto_generated|mac_out10~DATAOUT25  & (\Mult0|auto_generated|add33_result[42]~85  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT25  & 
// (!\Mult0|auto_generated|add33_result[42]~85 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT7  & ((\Mult0|auto_generated|mac_out10~DATAOUT25  & (!\Mult0|auto_generated|add33_result[42]~85 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT25  & 
// ((\Mult0|auto_generated|add33_result[42]~85 ) # (GND)))))
// \Mult0|auto_generated|add33_result[43]~87  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT7  & (!\Mult0|auto_generated|mac_out10~DATAOUT25  & !\Mult0|auto_generated|add33_result[42]~85 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT7  & 
// ((!\Mult0|auto_generated|add33_result[42]~85 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[42]~85 ),
	.combout(\Mult0|auto_generated|add33_result[43]~86_combout ),
	.cout(\Mult0|auto_generated|add33_result[43]~87 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[43]~86 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[25]~50 (
// Equation(s):
// \Mult0|auto_generated|add41_result[25]~50_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT7  & ((\Mult0|auto_generated|mac_out8~DATAOUT25  & (\Mult0|auto_generated|add41_result[24]~49  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT25  & 
// (!\Mult0|auto_generated|add41_result[24]~49 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT7  & ((\Mult0|auto_generated|mac_out8~DATAOUT25  & (!\Mult0|auto_generated|add41_result[24]~49 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT25  & 
// ((\Mult0|auto_generated|add41_result[24]~49 ) # (GND)))))
// \Mult0|auto_generated|add41_result[25]~51  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT7  & (!\Mult0|auto_generated|mac_out8~DATAOUT25  & !\Mult0|auto_generated|add41_result[24]~49 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT7  & 
// ((!\Mult0|auto_generated|add41_result[24]~49 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[24]~49 ),
	.combout(\Mult0|auto_generated|add41_result[25]~50_combout ),
	.cout(\Mult0|auto_generated|add41_result[25]~51 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[25]~50 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
fiftyfivenm_lcell_comb \reg_sum[61]~229 (
// Equation(s):
// \reg_sum[61]~229_combout  = (\Mult0|auto_generated|add33_result[43]~86_combout  & ((\Mult0|auto_generated|add41_result[25]~50_combout  & (\reg_sum[60]~228  & VCC)) # (!\Mult0|auto_generated|add41_result[25]~50_combout  & (!\reg_sum[60]~228 )))) # 
// (!\Mult0|auto_generated|add33_result[43]~86_combout  & ((\Mult0|auto_generated|add41_result[25]~50_combout  & (!\reg_sum[60]~228 )) # (!\Mult0|auto_generated|add41_result[25]~50_combout  & ((\reg_sum[60]~228 ) # (GND)))))
// \reg_sum[61]~230  = CARRY((\Mult0|auto_generated|add33_result[43]~86_combout  & (!\Mult0|auto_generated|add41_result[25]~50_combout  & !\reg_sum[60]~228 )) # (!\Mult0|auto_generated|add33_result[43]~86_combout  & ((!\reg_sum[60]~228 ) # 
// (!\Mult0|auto_generated|add41_result[25]~50_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[43]~86_combout ),
	.datab(\Mult0|auto_generated|add41_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[60]~228 ),
	.combout(\reg_sum[61]~229_combout ),
	.cout(\reg_sum[61]~230 ));
// synopsys translate_off
defparam \reg_sum[61]~229 .lut_mask = 16'h9617;
defparam \reg_sum[61]~229 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \reg_sum[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[61]~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[61] .is_wysiwyg = "true";
defparam \reg_sum[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[26]~52 (
// Equation(s):
// \Mult0|auto_generated|add41_result[26]~52_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT26  $ (\Mult0|auto_generated|mac_out14~DATAOUT8  $ (!\Mult0|auto_generated|add41_result[25]~51 )))) # (GND)
// \Mult0|auto_generated|add41_result[26]~53  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT26  & ((\Mult0|auto_generated|mac_out14~DATAOUT8 ) # (!\Mult0|auto_generated|add41_result[25]~51 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT26  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT8  & !\Mult0|auto_generated|add41_result[25]~51 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[25]~51 ),
	.combout(\Mult0|auto_generated|add41_result[26]~52_combout ),
	.cout(\Mult0|auto_generated|add41_result[26]~53 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[26]~52 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[44]~88 (
// Equation(s):
// \Mult0|auto_generated|add33_result[44]~88_combout  = ((\Mult0|auto_generated|mac_out12~DATAOUT8  $ (\Mult0|auto_generated|mac_out10~DATAOUT26  $ (!\Mult0|auto_generated|add33_result[43]~87 )))) # (GND)
// \Mult0|auto_generated|add33_result[44]~89  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT8  & ((\Mult0|auto_generated|mac_out10~DATAOUT26 ) # (!\Mult0|auto_generated|add33_result[43]~87 ))) # (!\Mult0|auto_generated|mac_out12~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out10~DATAOUT26  & !\Mult0|auto_generated|add33_result[43]~87 )))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[43]~87 ),
	.combout(\Mult0|auto_generated|add33_result[44]~88_combout ),
	.cout(\Mult0|auto_generated|add33_result[44]~89 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[44]~88 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
fiftyfivenm_lcell_comb \reg_sum[62]~231 (
// Equation(s):
// \reg_sum[62]~231_combout  = ((\Mult0|auto_generated|add41_result[26]~52_combout  $ (\Mult0|auto_generated|add33_result[44]~88_combout  $ (!\reg_sum[61]~230 )))) # (GND)
// \reg_sum[62]~232  = CARRY((\Mult0|auto_generated|add41_result[26]~52_combout  & ((\Mult0|auto_generated|add33_result[44]~88_combout ) # (!\reg_sum[61]~230 ))) # (!\Mult0|auto_generated|add41_result[26]~52_combout  & 
// (\Mult0|auto_generated|add33_result[44]~88_combout  & !\reg_sum[61]~230 )))

	.dataa(\Mult0|auto_generated|add41_result[26]~52_combout ),
	.datab(\Mult0|auto_generated|add33_result[44]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[61]~230 ),
	.combout(\reg_sum[62]~231_combout ),
	.cout(\reg_sum[62]~232 ));
// synopsys translate_off
defparam \reg_sum[62]~231 .lut_mask = 16'h698E;
defparam \reg_sum[62]~231 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N27
dffeas \reg_sum[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[62]~231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[62] .is_wysiwyg = "true";
defparam \reg_sum[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[27]~54 (
// Equation(s):
// \Mult0|auto_generated|add41_result[27]~54_combout  = (\Mult0|auto_generated|mac_out8~DATAOUT27  & ((\Mult0|auto_generated|mac_out14~DATAOUT9  & (\Mult0|auto_generated|add41_result[26]~53  & VCC)) # (!\Mult0|auto_generated|mac_out14~DATAOUT9  & 
// (!\Mult0|auto_generated|add41_result[26]~53 )))) # (!\Mult0|auto_generated|mac_out8~DATAOUT27  & ((\Mult0|auto_generated|mac_out14~DATAOUT9  & (!\Mult0|auto_generated|add41_result[26]~53 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT9  & 
// ((\Mult0|auto_generated|add41_result[26]~53 ) # (GND)))))
// \Mult0|auto_generated|add41_result[27]~55  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT27  & (!\Mult0|auto_generated|mac_out14~DATAOUT9  & !\Mult0|auto_generated|add41_result[26]~53 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT27  & 
// ((!\Mult0|auto_generated|add41_result[26]~53 ) # (!\Mult0|auto_generated|mac_out14~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[26]~53 ),
	.combout(\Mult0|auto_generated|add41_result[27]~54_combout ),
	.cout(\Mult0|auto_generated|add41_result[27]~55 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[27]~54 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[45]~90 (
// Equation(s):
// \Mult0|auto_generated|add33_result[45]~90_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT9  & ((\Mult0|auto_generated|mac_out10~DATAOUT27  & (\Mult0|auto_generated|add33_result[44]~89  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT27  & 
// (!\Mult0|auto_generated|add33_result[44]~89 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT9  & ((\Mult0|auto_generated|mac_out10~DATAOUT27  & (!\Mult0|auto_generated|add33_result[44]~89 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT27  & 
// ((\Mult0|auto_generated|add33_result[44]~89 ) # (GND)))))
// \Mult0|auto_generated|add33_result[45]~91  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT9  & (!\Mult0|auto_generated|mac_out10~DATAOUT27  & !\Mult0|auto_generated|add33_result[44]~89 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT9  & 
// ((!\Mult0|auto_generated|add33_result[44]~89 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT27 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[44]~89 ),
	.combout(\Mult0|auto_generated|add33_result[45]~90_combout ),
	.cout(\Mult0|auto_generated|add33_result[45]~91 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[45]~90 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
fiftyfivenm_lcell_comb \reg_sum[63]~233 (
// Equation(s):
// \reg_sum[63]~233_combout  = (\Mult0|auto_generated|add41_result[27]~54_combout  & ((\Mult0|auto_generated|add33_result[45]~90_combout  & (\reg_sum[62]~232  & VCC)) # (!\Mult0|auto_generated|add33_result[45]~90_combout  & (!\reg_sum[62]~232 )))) # 
// (!\Mult0|auto_generated|add41_result[27]~54_combout  & ((\Mult0|auto_generated|add33_result[45]~90_combout  & (!\reg_sum[62]~232 )) # (!\Mult0|auto_generated|add33_result[45]~90_combout  & ((\reg_sum[62]~232 ) # (GND)))))
// \reg_sum[63]~234  = CARRY((\Mult0|auto_generated|add41_result[27]~54_combout  & (!\Mult0|auto_generated|add33_result[45]~90_combout  & !\reg_sum[62]~232 )) # (!\Mult0|auto_generated|add41_result[27]~54_combout  & ((!\reg_sum[62]~232 ) # 
// (!\Mult0|auto_generated|add33_result[45]~90_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[27]~54_combout ),
	.datab(\Mult0|auto_generated|add33_result[45]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[62]~232 ),
	.combout(\reg_sum[63]~233_combout ),
	.cout(\reg_sum[63]~234 ));
// synopsys translate_off
defparam \reg_sum[63]~233 .lut_mask = 16'h9617;
defparam \reg_sum[63]~233 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N29
dffeas \reg_sum[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[63]~233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[63] .is_wysiwyg = "true";
defparam \reg_sum[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[28]~56 (
// Equation(s):
// \Mult0|auto_generated|add41_result[28]~56_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT28  $ (\Mult0|auto_generated|mac_out14~DATAOUT10  $ (!\Mult0|auto_generated|add41_result[27]~55 )))) # (GND)
// \Mult0|auto_generated|add41_result[28]~57  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT28  & ((\Mult0|auto_generated|mac_out14~DATAOUT10 ) # (!\Mult0|auto_generated|add41_result[27]~55 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT28  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT10  & !\Mult0|auto_generated|add41_result[27]~55 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT28 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[27]~55 ),
	.combout(\Mult0|auto_generated|add41_result[28]~56_combout ),
	.cout(\Mult0|auto_generated|add41_result[28]~57 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[28]~56 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[46]~92 (
// Equation(s):
// \Mult0|auto_generated|add33_result[46]~92_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT28  $ (\Mult0|auto_generated|mac_out12~DATAOUT10  $ (!\Mult0|auto_generated|add33_result[45]~91 )))) # (GND)
// \Mult0|auto_generated|add33_result[46]~93  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT28  & ((\Mult0|auto_generated|mac_out12~DATAOUT10 ) # (!\Mult0|auto_generated|add33_result[45]~91 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT28  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT10  & !\Mult0|auto_generated|add33_result[45]~91 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT28 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[45]~91 ),
	.combout(\Mult0|auto_generated|add33_result[46]~92_combout ),
	.cout(\Mult0|auto_generated|add33_result[46]~93 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[46]~92 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
fiftyfivenm_lcell_comb \reg_sum[64]~235 (
// Equation(s):
// \reg_sum[64]~235_combout  = ((\Mult0|auto_generated|add41_result[28]~56_combout  $ (\Mult0|auto_generated|add33_result[46]~92_combout  $ (!\reg_sum[63]~234 )))) # (GND)
// \reg_sum[64]~236  = CARRY((\Mult0|auto_generated|add41_result[28]~56_combout  & ((\Mult0|auto_generated|add33_result[46]~92_combout ) # (!\reg_sum[63]~234 ))) # (!\Mult0|auto_generated|add41_result[28]~56_combout  & 
// (\Mult0|auto_generated|add33_result[46]~92_combout  & !\reg_sum[63]~234 )))

	.dataa(\Mult0|auto_generated|add41_result[28]~56_combout ),
	.datab(\Mult0|auto_generated|add33_result[46]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[63]~234 ),
	.combout(\reg_sum[64]~235_combout ),
	.cout(\reg_sum[64]~236 ));
// synopsys translate_off
defparam \reg_sum[64]~235 .lut_mask = 16'h698E;
defparam \reg_sum[64]~235 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y28_N31
dffeas \reg_sum[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[64]~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[64] .is_wysiwyg = "true";
defparam \reg_sum[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[29]~58 (
// Equation(s):
// \Mult0|auto_generated|add41_result[29]~58_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT11  & ((\Mult0|auto_generated|mac_out8~DATAOUT29  & (\Mult0|auto_generated|add41_result[28]~57  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT29  & 
// (!\Mult0|auto_generated|add41_result[28]~57 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT11  & ((\Mult0|auto_generated|mac_out8~DATAOUT29  & (!\Mult0|auto_generated|add41_result[28]~57 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT29  & 
// ((\Mult0|auto_generated|add41_result[28]~57 ) # (GND)))))
// \Mult0|auto_generated|add41_result[29]~59  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT11  & (!\Mult0|auto_generated|mac_out8~DATAOUT29  & !\Mult0|auto_generated|add41_result[28]~57 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT11  & 
// ((!\Mult0|auto_generated|add41_result[28]~57 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[28]~57 ),
	.combout(\Mult0|auto_generated|add41_result[29]~58_combout ),
	.cout(\Mult0|auto_generated|add41_result[29]~59 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[29]~58 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[47]~94 (
// Equation(s):
// \Mult0|auto_generated|add33_result[47]~94_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT29  & ((\Mult0|auto_generated|mac_out12~DATAOUT11  & (\Mult0|auto_generated|add33_result[46]~93  & VCC)) # (!\Mult0|auto_generated|mac_out12~DATAOUT11  & 
// (!\Mult0|auto_generated|add33_result[46]~93 )))) # (!\Mult0|auto_generated|mac_out10~DATAOUT29  & ((\Mult0|auto_generated|mac_out12~DATAOUT11  & (!\Mult0|auto_generated|add33_result[46]~93 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT11  & 
// ((\Mult0|auto_generated|add33_result[46]~93 ) # (GND)))))
// \Mult0|auto_generated|add33_result[47]~95  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT29  & (!\Mult0|auto_generated|mac_out12~DATAOUT11  & !\Mult0|auto_generated|add33_result[46]~93 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT29  & 
// ((!\Mult0|auto_generated|add33_result[46]~93 ) # (!\Mult0|auto_generated|mac_out12~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[46]~93 ),
	.combout(\Mult0|auto_generated|add33_result[47]~94_combout ),
	.cout(\Mult0|auto_generated|add33_result[47]~95 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[47]~94 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[47]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
fiftyfivenm_lcell_comb \reg_sum[65]~237 (
// Equation(s):
// \reg_sum[65]~237_combout  = (\Mult0|auto_generated|add41_result[29]~58_combout  & ((\Mult0|auto_generated|add33_result[47]~94_combout  & (\reg_sum[64]~236  & VCC)) # (!\Mult0|auto_generated|add33_result[47]~94_combout  & (!\reg_sum[64]~236 )))) # 
// (!\Mult0|auto_generated|add41_result[29]~58_combout  & ((\Mult0|auto_generated|add33_result[47]~94_combout  & (!\reg_sum[64]~236 )) # (!\Mult0|auto_generated|add33_result[47]~94_combout  & ((\reg_sum[64]~236 ) # (GND)))))
// \reg_sum[65]~238  = CARRY((\Mult0|auto_generated|add41_result[29]~58_combout  & (!\Mult0|auto_generated|add33_result[47]~94_combout  & !\reg_sum[64]~236 )) # (!\Mult0|auto_generated|add41_result[29]~58_combout  & ((!\reg_sum[64]~236 ) # 
// (!\Mult0|auto_generated|add33_result[47]~94_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[29]~58_combout ),
	.datab(\Mult0|auto_generated|add33_result[47]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[64]~236 ),
	.combout(\reg_sum[65]~237_combout ),
	.cout(\reg_sum[65]~238 ));
// synopsys translate_off
defparam \reg_sum[65]~237 .lut_mask = 16'h9617;
defparam \reg_sum[65]~237 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N1
dffeas \reg_sum[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[65]~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[65] .is_wysiwyg = "true";
defparam \reg_sum[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[30]~60 (
// Equation(s):
// \Mult0|auto_generated|add41_result[30]~60_combout  = ((\Mult0|auto_generated|mac_out8~DATAOUT30  $ (\Mult0|auto_generated|mac_out14~DATAOUT12  $ (!\Mult0|auto_generated|add41_result[29]~59 )))) # (GND)
// \Mult0|auto_generated|add41_result[30]~61  = CARRY((\Mult0|auto_generated|mac_out8~DATAOUT30  & ((\Mult0|auto_generated|mac_out14~DATAOUT12 ) # (!\Mult0|auto_generated|add41_result[29]~59 ))) # (!\Mult0|auto_generated|mac_out8~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT12  & !\Mult0|auto_generated|add41_result[29]~59 )))

	.dataa(\Mult0|auto_generated|mac_out8~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[29]~59 ),
	.combout(\Mult0|auto_generated|add41_result[30]~60_combout ),
	.cout(\Mult0|auto_generated|add41_result[30]~61 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[30]~60 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[48]~96 (
// Equation(s):
// \Mult0|auto_generated|add33_result[48]~96_combout  = ((\Mult0|auto_generated|mac_out10~DATAOUT30  $ (\Mult0|auto_generated|mac_out12~DATAOUT12  $ (!\Mult0|auto_generated|add33_result[47]~95 )))) # (GND)
// \Mult0|auto_generated|add33_result[48]~97  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT30  & ((\Mult0|auto_generated|mac_out12~DATAOUT12 ) # (!\Mult0|auto_generated|add33_result[47]~95 ))) # (!\Mult0|auto_generated|mac_out10~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT12  & !\Mult0|auto_generated|add33_result[47]~95 )))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[47]~95 ),
	.combout(\Mult0|auto_generated|add33_result[48]~96_combout ),
	.cout(\Mult0|auto_generated|add33_result[48]~97 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[48]~96 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[48]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
fiftyfivenm_lcell_comb \reg_sum[66]~239 (
// Equation(s):
// \reg_sum[66]~239_combout  = ((\Mult0|auto_generated|add41_result[30]~60_combout  $ (\Mult0|auto_generated|add33_result[48]~96_combout  $ (!\reg_sum[65]~238 )))) # (GND)
// \reg_sum[66]~240  = CARRY((\Mult0|auto_generated|add41_result[30]~60_combout  & ((\Mult0|auto_generated|add33_result[48]~96_combout ) # (!\reg_sum[65]~238 ))) # (!\Mult0|auto_generated|add41_result[30]~60_combout  & 
// (\Mult0|auto_generated|add33_result[48]~96_combout  & !\reg_sum[65]~238 )))

	.dataa(\Mult0|auto_generated|add41_result[30]~60_combout ),
	.datab(\Mult0|auto_generated|add33_result[48]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[65]~238 ),
	.combout(\reg_sum[66]~239_combout ),
	.cout(\reg_sum[66]~240 ));
// synopsys translate_off
defparam \reg_sum[66]~239 .lut_mask = 16'h698E;
defparam \reg_sum[66]~239 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N3
dffeas \reg_sum[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[66]~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[66] .is_wysiwyg = "true";
defparam \reg_sum[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[31]~62 (
// Equation(s):
// \Mult0|auto_generated|add41_result[31]~62_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT13  & ((\Mult0|auto_generated|mac_out8~DATAOUT31  & (\Mult0|auto_generated|add41_result[30]~61  & VCC)) # (!\Mult0|auto_generated|mac_out8~DATAOUT31  & 
// (!\Mult0|auto_generated|add41_result[30]~61 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT13  & ((\Mult0|auto_generated|mac_out8~DATAOUT31  & (!\Mult0|auto_generated|add41_result[30]~61 )) # (!\Mult0|auto_generated|mac_out8~DATAOUT31  & 
// ((\Mult0|auto_generated|add41_result[30]~61 ) # (GND)))))
// \Mult0|auto_generated|add41_result[31]~63  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT13  & (!\Mult0|auto_generated|mac_out8~DATAOUT31  & !\Mult0|auto_generated|add41_result[30]~61 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT13  & 
// ((!\Mult0|auto_generated|add41_result[30]~61 ) # (!\Mult0|auto_generated|mac_out8~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out8~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[30]~61 ),
	.combout(\Mult0|auto_generated|add41_result[31]~62_combout ),
	.cout(\Mult0|auto_generated|add41_result[31]~63 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[31]~62 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[49]~98 (
// Equation(s):
// \Mult0|auto_generated|add33_result[49]~98_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT13  & ((\Mult0|auto_generated|mac_out10~DATAOUT31  & (\Mult0|auto_generated|add33_result[48]~97  & VCC)) # (!\Mult0|auto_generated|mac_out10~DATAOUT31  & 
// (!\Mult0|auto_generated|add33_result[48]~97 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT13  & ((\Mult0|auto_generated|mac_out10~DATAOUT31  & (!\Mult0|auto_generated|add33_result[48]~97 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT31  & 
// ((\Mult0|auto_generated|add33_result[48]~97 ) # (GND)))))
// \Mult0|auto_generated|add33_result[49]~99  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT13  & (!\Mult0|auto_generated|mac_out10~DATAOUT31  & !\Mult0|auto_generated|add33_result[48]~97 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT13  & 
// ((!\Mult0|auto_generated|add33_result[48]~97 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[48]~97 ),
	.combout(\Mult0|auto_generated|add33_result[49]~98_combout ),
	.cout(\Mult0|auto_generated|add33_result[49]~99 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[49]~98 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[49]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
fiftyfivenm_lcell_comb \reg_sum[67]~241 (
// Equation(s):
// \reg_sum[67]~241_combout  = (\Mult0|auto_generated|add41_result[31]~62_combout  & ((\Mult0|auto_generated|add33_result[49]~98_combout  & (\reg_sum[66]~240  & VCC)) # (!\Mult0|auto_generated|add33_result[49]~98_combout  & (!\reg_sum[66]~240 )))) # 
// (!\Mult0|auto_generated|add41_result[31]~62_combout  & ((\Mult0|auto_generated|add33_result[49]~98_combout  & (!\reg_sum[66]~240 )) # (!\Mult0|auto_generated|add33_result[49]~98_combout  & ((\reg_sum[66]~240 ) # (GND)))))
// \reg_sum[67]~242  = CARRY((\Mult0|auto_generated|add41_result[31]~62_combout  & (!\Mult0|auto_generated|add33_result[49]~98_combout  & !\reg_sum[66]~240 )) # (!\Mult0|auto_generated|add41_result[31]~62_combout  & ((!\reg_sum[66]~240 ) # 
// (!\Mult0|auto_generated|add33_result[49]~98_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[31]~62_combout ),
	.datab(\Mult0|auto_generated|add33_result[49]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[66]~240 ),
	.combout(\reg_sum[67]~241_combout ),
	.cout(\reg_sum[67]~242 ));
// synopsys translate_off
defparam \reg_sum[67]~241 .lut_mask = 16'h9617;
defparam \reg_sum[67]~241 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \reg_sum[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[67]~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[67] .is_wysiwyg = "true";
defparam \reg_sum[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[32]~64 (
// Equation(s):
// \Mult0|auto_generated|add41_result[32]~64_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT32  & (\Mult0|auto_generated|add41_result[31]~63  $ (GND))) # (!\Mult0|auto_generated|mac_out10~DATAOUT32  & (!\Mult0|auto_generated|add41_result[31]~63  & VCC))
// \Mult0|auto_generated|add41_result[32]~65  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT32  & !\Mult0|auto_generated|add41_result[31]~63 ))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[31]~63 ),
	.combout(\Mult0|auto_generated|add41_result[32]~64_combout ),
	.cout(\Mult0|auto_generated|add41_result[32]~65 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[32]~64 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[50]~100 (
// Equation(s):
// \Mult0|auto_generated|add33_result[50]~100_combout  = ((\Mult0|auto_generated|mac_out14~DATAOUT14  $ (\Mult0|auto_generated|mac_out12~DATAOUT14  $ (!\Mult0|auto_generated|add33_result[49]~99 )))) # (GND)
// \Mult0|auto_generated|add33_result[50]~101  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT14  & ((\Mult0|auto_generated|mac_out12~DATAOUT14 ) # (!\Mult0|auto_generated|add33_result[49]~99 ))) # (!\Mult0|auto_generated|mac_out14~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT14  & !\Mult0|auto_generated|add33_result[49]~99 )))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[49]~99 ),
	.combout(\Mult0|auto_generated|add33_result[50]~100_combout ),
	.cout(\Mult0|auto_generated|add33_result[50]~101 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[50]~100 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[50]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
fiftyfivenm_lcell_comb \reg_sum[68]~243 (
// Equation(s):
// \reg_sum[68]~243_combout  = ((\Mult0|auto_generated|add41_result[32]~64_combout  $ (\Mult0|auto_generated|add33_result[50]~100_combout  $ (!\reg_sum[67]~242 )))) # (GND)
// \reg_sum[68]~244  = CARRY((\Mult0|auto_generated|add41_result[32]~64_combout  & ((\Mult0|auto_generated|add33_result[50]~100_combout ) # (!\reg_sum[67]~242 ))) # (!\Mult0|auto_generated|add41_result[32]~64_combout  & 
// (\Mult0|auto_generated|add33_result[50]~100_combout  & !\reg_sum[67]~242 )))

	.dataa(\Mult0|auto_generated|add41_result[32]~64_combout ),
	.datab(\Mult0|auto_generated|add33_result[50]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[67]~242 ),
	.combout(\reg_sum[68]~243_combout ),
	.cout(\reg_sum[68]~244 ));
// synopsys translate_off
defparam \reg_sum[68]~243 .lut_mask = 16'h698E;
defparam \reg_sum[68]~243 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N7
dffeas \reg_sum[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[68]~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[68] .is_wysiwyg = "true";
defparam \reg_sum[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[33]~66 (
// Equation(s):
// \Mult0|auto_generated|add41_result[33]~66_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT33  & (!\Mult0|auto_generated|add41_result[32]~65 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT33  & ((\Mult0|auto_generated|add41_result[32]~65 ) # (GND)))
// \Mult0|auto_generated|add41_result[33]~67  = CARRY((!\Mult0|auto_generated|add41_result[32]~65 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT33 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[32]~65 ),
	.combout(\Mult0|auto_generated|add41_result[33]~66_combout ),
	.cout(\Mult0|auto_generated|add41_result[33]~67 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[33]~66 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|add41_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[51]~102 (
// Equation(s):
// \Mult0|auto_generated|add33_result[51]~102_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT15  & ((\Mult0|auto_generated|mac_out14~DATAOUT15  & (\Mult0|auto_generated|add33_result[50]~101  & VCC)) # (!\Mult0|auto_generated|mac_out14~DATAOUT15  & 
// (!\Mult0|auto_generated|add33_result[50]~101 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT15  & ((\Mult0|auto_generated|mac_out14~DATAOUT15  & (!\Mult0|auto_generated|add33_result[50]~101 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT15  & 
// ((\Mult0|auto_generated|add33_result[50]~101 ) # (GND)))))
// \Mult0|auto_generated|add33_result[51]~103  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT15  & (!\Mult0|auto_generated|mac_out14~DATAOUT15  & !\Mult0|auto_generated|add33_result[50]~101 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT15  & 
// ((!\Mult0|auto_generated|add33_result[50]~101 ) # (!\Mult0|auto_generated|mac_out14~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[50]~101 ),
	.combout(\Mult0|auto_generated|add33_result[51]~102_combout ),
	.cout(\Mult0|auto_generated|add33_result[51]~103 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[51]~102 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[51]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
fiftyfivenm_lcell_comb \reg_sum[69]~245 (
// Equation(s):
// \reg_sum[69]~245_combout  = (\Mult0|auto_generated|add41_result[33]~66_combout  & ((\Mult0|auto_generated|add33_result[51]~102_combout  & (\reg_sum[68]~244  & VCC)) # (!\Mult0|auto_generated|add33_result[51]~102_combout  & (!\reg_sum[68]~244 )))) # 
// (!\Mult0|auto_generated|add41_result[33]~66_combout  & ((\Mult0|auto_generated|add33_result[51]~102_combout  & (!\reg_sum[68]~244 )) # (!\Mult0|auto_generated|add33_result[51]~102_combout  & ((\reg_sum[68]~244 ) # (GND)))))
// \reg_sum[69]~246  = CARRY((\Mult0|auto_generated|add41_result[33]~66_combout  & (!\Mult0|auto_generated|add33_result[51]~102_combout  & !\reg_sum[68]~244 )) # (!\Mult0|auto_generated|add41_result[33]~66_combout  & ((!\reg_sum[68]~244 ) # 
// (!\Mult0|auto_generated|add33_result[51]~102_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[33]~66_combout ),
	.datab(\Mult0|auto_generated|add33_result[51]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[68]~244 ),
	.combout(\reg_sum[69]~245_combout ),
	.cout(\reg_sum[69]~246 ));
// synopsys translate_off
defparam \reg_sum[69]~245 .lut_mask = 16'h9617;
defparam \reg_sum[69]~245 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N9
dffeas \reg_sum[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[69]~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[69] .is_wysiwyg = "true";
defparam \reg_sum[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[34]~68 (
// Equation(s):
// \Mult0|auto_generated|add41_result[34]~68_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT34  & (\Mult0|auto_generated|add41_result[33]~67  $ (GND))) # (!\Mult0|auto_generated|mac_out10~DATAOUT34  & (!\Mult0|auto_generated|add41_result[33]~67  & VCC))
// \Mult0|auto_generated|add41_result[34]~69  = CARRY((\Mult0|auto_generated|mac_out10~DATAOUT34  & !\Mult0|auto_generated|add41_result[33]~67 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out10~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[33]~67 ),
	.combout(\Mult0|auto_generated|add41_result[34]~68_combout ),
	.cout(\Mult0|auto_generated|add41_result[34]~69 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[34]~68 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add41_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[52]~104 (
// Equation(s):
// \Mult0|auto_generated|add33_result[52]~104_combout  = ((\Mult0|auto_generated|mac_out12~DATAOUT16  $ (\Mult0|auto_generated|mac_out14~DATAOUT16  $ (!\Mult0|auto_generated|add33_result[51]~103 )))) # (GND)
// \Mult0|auto_generated|add33_result[52]~105  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT16  & ((\Mult0|auto_generated|mac_out14~DATAOUT16 ) # (!\Mult0|auto_generated|add33_result[51]~103 ))) # (!\Mult0|auto_generated|mac_out12~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT16  & !\Mult0|auto_generated|add33_result[51]~103 )))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[51]~103 ),
	.combout(\Mult0|auto_generated|add33_result[52]~104_combout ),
	.cout(\Mult0|auto_generated|add33_result[52]~105 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[52]~104 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[52]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
fiftyfivenm_lcell_comb \reg_sum[70]~247 (
// Equation(s):
// \reg_sum[70]~247_combout  = ((\Mult0|auto_generated|add41_result[34]~68_combout  $ (\Mult0|auto_generated|add33_result[52]~104_combout  $ (!\reg_sum[69]~246 )))) # (GND)
// \reg_sum[70]~248  = CARRY((\Mult0|auto_generated|add41_result[34]~68_combout  & ((\Mult0|auto_generated|add33_result[52]~104_combout ) # (!\reg_sum[69]~246 ))) # (!\Mult0|auto_generated|add41_result[34]~68_combout  & 
// (\Mult0|auto_generated|add33_result[52]~104_combout  & !\reg_sum[69]~246 )))

	.dataa(\Mult0|auto_generated|add41_result[34]~68_combout ),
	.datab(\Mult0|auto_generated|add33_result[52]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[69]~246 ),
	.combout(\reg_sum[70]~247_combout ),
	.cout(\reg_sum[70]~248 ));
// synopsys translate_off
defparam \reg_sum[70]~247 .lut_mask = 16'h698E;
defparam \reg_sum[70]~247 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N11
dffeas \reg_sum[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[70]~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[70] .is_wysiwyg = "true";
defparam \reg_sum[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[35]~70 (
// Equation(s):
// \Mult0|auto_generated|add41_result[35]~70_combout  = (\Mult0|auto_generated|mac_out10~DATAOUT35  & (!\Mult0|auto_generated|add41_result[34]~69 )) # (!\Mult0|auto_generated|mac_out10~DATAOUT35  & ((\Mult0|auto_generated|add41_result[34]~69 ) # (GND)))
// \Mult0|auto_generated|add41_result[35]~71  = CARRY((!\Mult0|auto_generated|add41_result[34]~69 ) # (!\Mult0|auto_generated|mac_out10~DATAOUT35 ))

	.dataa(\Mult0|auto_generated|mac_out10~DATAOUT35 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[34]~69 ),
	.combout(\Mult0|auto_generated|add41_result[35]~70_combout ),
	.cout(\Mult0|auto_generated|add41_result[35]~71 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[35]~70 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[53]~106 (
// Equation(s):
// \Mult0|auto_generated|add33_result[53]~106_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT17  & ((\Mult0|auto_generated|mac_out12~DATAOUT17  & (\Mult0|auto_generated|add33_result[52]~105  & VCC)) # (!\Mult0|auto_generated|mac_out12~DATAOUT17  & 
// (!\Mult0|auto_generated|add33_result[52]~105 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT17  & ((\Mult0|auto_generated|mac_out12~DATAOUT17  & (!\Mult0|auto_generated|add33_result[52]~105 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT17  & 
// ((\Mult0|auto_generated|add33_result[52]~105 ) # (GND)))))
// \Mult0|auto_generated|add33_result[53]~107  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT17  & (!\Mult0|auto_generated|mac_out12~DATAOUT17  & !\Mult0|auto_generated|add33_result[52]~105 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT17  & 
// ((!\Mult0|auto_generated|add33_result[52]~105 ) # (!\Mult0|auto_generated|mac_out12~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[52]~105 ),
	.combout(\Mult0|auto_generated|add33_result[53]~106_combout ),
	.cout(\Mult0|auto_generated|add33_result[53]~107 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[53]~106 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[53]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
fiftyfivenm_lcell_comb \reg_sum[71]~249 (
// Equation(s):
// \reg_sum[71]~249_combout  = (\Mult0|auto_generated|add41_result[35]~70_combout  & ((\Mult0|auto_generated|add33_result[53]~106_combout  & (\reg_sum[70]~248  & VCC)) # (!\Mult0|auto_generated|add33_result[53]~106_combout  & (!\reg_sum[70]~248 )))) # 
// (!\Mult0|auto_generated|add41_result[35]~70_combout  & ((\Mult0|auto_generated|add33_result[53]~106_combout  & (!\reg_sum[70]~248 )) # (!\Mult0|auto_generated|add33_result[53]~106_combout  & ((\reg_sum[70]~248 ) # (GND)))))
// \reg_sum[71]~250  = CARRY((\Mult0|auto_generated|add41_result[35]~70_combout  & (!\Mult0|auto_generated|add33_result[53]~106_combout  & !\reg_sum[70]~248 )) # (!\Mult0|auto_generated|add41_result[35]~70_combout  & ((!\reg_sum[70]~248 ) # 
// (!\Mult0|auto_generated|add33_result[53]~106_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[35]~70_combout ),
	.datab(\Mult0|auto_generated|add33_result[53]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[70]~248 ),
	.combout(\reg_sum[71]~249_combout ),
	.cout(\reg_sum[71]~250 ));
// synopsys translate_off
defparam \reg_sum[71]~249 .lut_mask = 16'h9617;
defparam \reg_sum[71]~249 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N13
dffeas \reg_sum[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[71]~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[71] .is_wysiwyg = "true";
defparam \reg_sum[71] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X68_Y26_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult15 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~142_combout ,\Add0~140_combout ,\Add0~138_combout ,\Add0~136_combout ,\Add0~134_combout ,\Add0~132_combout ,\Add0~130_combout ,\Add0~128_combout ,\Add0~126_combout ,\Add0~124_combout ,\Add0~122_combout ,\Add0~120_combout ,\Add0~118_combout ,\Add0~116_combout ,
\Add0~114_combout ,\Add0~112_combout ,\Add0~110_combout ,\Add0~108_combout }),
	.datab({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult15_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult15 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult15 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult15 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult15 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult15 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult15 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y26_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out16 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult15~DATAOUT31 ,\Mult0|auto_generated|mac_mult15~DATAOUT30 ,\Mult0|auto_generated|mac_mult15~DATAOUT29 ,\Mult0|auto_generated|mac_mult15~DATAOUT28 ,\Mult0|auto_generated|mac_mult15~DATAOUT27 ,
\Mult0|auto_generated|mac_mult15~DATAOUT26 ,\Mult0|auto_generated|mac_mult15~DATAOUT25 ,\Mult0|auto_generated|mac_mult15~DATAOUT24 ,\Mult0|auto_generated|mac_mult15~DATAOUT23 ,\Mult0|auto_generated|mac_mult15~DATAOUT22 ,
\Mult0|auto_generated|mac_mult15~DATAOUT21 ,\Mult0|auto_generated|mac_mult15~DATAOUT20 ,\Mult0|auto_generated|mac_mult15~DATAOUT19 ,\Mult0|auto_generated|mac_mult15~DATAOUT18 ,\Mult0|auto_generated|mac_mult15~DATAOUT17 ,
\Mult0|auto_generated|mac_mult15~DATAOUT16 ,\Mult0|auto_generated|mac_mult15~DATAOUT15 ,\Mult0|auto_generated|mac_mult15~DATAOUT14 ,\Mult0|auto_generated|mac_mult15~DATAOUT13 ,\Mult0|auto_generated|mac_mult15~DATAOUT12 ,
\Mult0|auto_generated|mac_mult15~DATAOUT11 ,\Mult0|auto_generated|mac_mult15~DATAOUT10 ,\Mult0|auto_generated|mac_mult15~DATAOUT9 ,\Mult0|auto_generated|mac_mult15~DATAOUT8 ,\Mult0|auto_generated|mac_mult15~DATAOUT7 ,\Mult0|auto_generated|mac_mult15~DATAOUT6 ,
\Mult0|auto_generated|mac_mult15~DATAOUT5 ,\Mult0|auto_generated|mac_mult15~DATAOUT4 ,\Mult0|auto_generated|mac_mult15~DATAOUT3 ,\Mult0|auto_generated|mac_mult15~DATAOUT2 ,\Mult0|auto_generated|mac_mult15~DATAOUT1 ,\Mult0|auto_generated|mac_mult15~dataout ,
\Mult0|auto_generated|mac_mult15~3 ,\Mult0|auto_generated|mac_mult15~2 ,\Mult0|auto_generated|mac_mult15~1 ,\Mult0|auto_generated|mac_mult15~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out16_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out16 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out16 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[54]~108 (
// Equation(s):
// \Mult0|auto_generated|add33_result[54]~108_combout  = ((\Mult0|auto_generated|mac_out14~DATAOUT18  $ (\Mult0|auto_generated|mac_out16~dataout  $ (!\Mult0|auto_generated|add33_result[53]~107 )))) # (GND)
// \Mult0|auto_generated|add33_result[54]~109  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT18  & ((\Mult0|auto_generated|mac_out16~dataout ) # (!\Mult0|auto_generated|add33_result[53]~107 ))) # (!\Mult0|auto_generated|mac_out14~DATAOUT18  & 
// (\Mult0|auto_generated|mac_out16~dataout  & !\Mult0|auto_generated|add33_result[53]~107 )))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out16~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[53]~107 ),
	.combout(\Mult0|auto_generated|add33_result[54]~108_combout ),
	.cout(\Mult0|auto_generated|add33_result[54]~109 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[54]~108 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[54]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
fiftyfivenm_io_ibuf \A[72]~input (
	.i(A[72]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[72]~input0 ));
// synopsys translate_off
defparam \A[72]~input .bus_hold = "false";
defparam \A[72]~input .listen_to_nsleep_signal = "false";
defparam \A[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N31
dffeas \reg_A[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[72]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[72] .is_wysiwyg = "true";
defparam \reg_A[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
fiftyfivenm_io_ibuf \B[72]~input (
	.i(B[72]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[72]~input0 ));
// synopsys translate_off
defparam \B[72]~input .bus_hold = "false";
defparam \B[72]~input .listen_to_nsleep_signal = "false";
defparam \B[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
fiftyfivenm_lcell_comb \reg_B[72]~feeder (
// Equation(s):
// \reg_B[72]~feeder_combout  = \B[72]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[72]~input0 ),
	.cin(gnd),
	.combout(\reg_B[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[72]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N29
dffeas \reg_B[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[72] .is_wysiwyg = "true";
defparam \reg_B[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N0
fiftyfivenm_lcell_comb \Add0~144 (
// Equation(s):
// \Add0~144_combout  = ((reg_A[72] $ (reg_B[72] $ (!\Add0~143 )))) # (GND)
// \Add0~145  = CARRY((reg_A[72] & ((reg_B[72]) # (!\Add0~143 ))) # (!reg_A[72] & (reg_B[72] & !\Add0~143 )))

	.dataa(reg_A[72]),
	.datab(reg_B[72]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~143 ),
	.combout(\Add0~144_combout ),
	.cout(\Add0~145 ));
// synopsys translate_off
defparam \Add0~144 .lut_mask = 16'h698E;
defparam \Add0~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N4
fiftyfivenm_io_ibuf \B[73]~input (
	.i(B[73]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[73]~input0 ));
// synopsys translate_off
defparam \B[73]~input .bus_hold = "false";
defparam \B[73]~input .listen_to_nsleep_signal = "false";
defparam \B[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
fiftyfivenm_lcell_comb \reg_B[73]~feeder (
// Equation(s):
// \reg_B[73]~feeder_combout  = \B[73]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[73]~input0 ),
	.cin(gnd),
	.combout(\reg_B[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[73]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N13
dffeas \reg_B[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[73] .is_wysiwyg = "true";
defparam \reg_B[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N0
fiftyfivenm_io_ibuf \A[73]~input (
	.i(A[73]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[73]~input0 ));
// synopsys translate_off
defparam \A[73]~input .bus_hold = "false";
defparam \A[73]~input .listen_to_nsleep_signal = "false";
defparam \A[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
fiftyfivenm_lcell_comb \reg_A[73]~feeder (
// Equation(s):
// \reg_A[73]~feeder_combout  = \A[73]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[73]~input0 ),
	.cin(gnd),
	.combout(\reg_A[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[73]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N7
dffeas \reg_A[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[73] .is_wysiwyg = "true";
defparam \reg_A[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
fiftyfivenm_lcell_comb \Add0~146 (
// Equation(s):
// \Add0~146_combout  = (reg_B[73] & ((reg_A[73] & (\Add0~145  & VCC)) # (!reg_A[73] & (!\Add0~145 )))) # (!reg_B[73] & ((reg_A[73] & (!\Add0~145 )) # (!reg_A[73] & ((\Add0~145 ) # (GND)))))
// \Add0~147  = CARRY((reg_B[73] & (!reg_A[73] & !\Add0~145 )) # (!reg_B[73] & ((!\Add0~145 ) # (!reg_A[73]))))

	.dataa(reg_B[73]),
	.datab(reg_A[73]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~145 ),
	.combout(\Add0~146_combout ),
	.cout(\Add0~147 ));
// synopsys translate_off
defparam \Add0~146 .lut_mask = 16'h9617;
defparam \Add0~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N0
fiftyfivenm_io_ibuf \A[74]~input (
	.i(A[74]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[74]~input0 ));
// synopsys translate_off
defparam \A[74]~input .bus_hold = "false";
defparam \A[74]~input .listen_to_nsleep_signal = "false";
defparam \A[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N26
fiftyfivenm_lcell_comb \reg_A[74]~feeder (
// Equation(s):
// \reg_A[74]~feeder_combout  = \A[74]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[74]~input0 ),
	.cin(gnd),
	.combout(\reg_A[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[74]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N27
dffeas \reg_A[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[74] .is_wysiwyg = "true";
defparam \reg_A[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N18
fiftyfivenm_io_ibuf \B[74]~input (
	.i(B[74]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[74]~input0 ));
// synopsys translate_off
defparam \B[74]~input .bus_hold = "false";
defparam \B[74]~input .listen_to_nsleep_signal = "false";
defparam \B[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N20
fiftyfivenm_lcell_comb \reg_B[74]~feeder (
// Equation(s):
// \reg_B[74]~feeder_combout  = \B[74]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[74]~input0 ),
	.cin(gnd),
	.combout(\reg_B[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[74]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N21
dffeas \reg_B[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[74] .is_wysiwyg = "true";
defparam \reg_B[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
fiftyfivenm_lcell_comb \Add0~148 (
// Equation(s):
// \Add0~148_combout  = ((reg_A[74] $ (reg_B[74] $ (!\Add0~147 )))) # (GND)
// \Add0~149  = CARRY((reg_A[74] & ((reg_B[74]) # (!\Add0~147 ))) # (!reg_A[74] & (reg_B[74] & !\Add0~147 )))

	.dataa(reg_A[74]),
	.datab(reg_B[74]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~147 ),
	.combout(\Add0~148_combout ),
	.cout(\Add0~149 ));
// synopsys translate_off
defparam \Add0~148 .lut_mask = 16'h698E;
defparam \Add0~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N0
fiftyfivenm_io_ibuf \A[75]~input (
	.i(A[75]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[75]~input0 ));
// synopsys translate_off
defparam \A[75]~input .bus_hold = "false";
defparam \A[75]~input .listen_to_nsleep_signal = "false";
defparam \A[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N3
dffeas \reg_A[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[75]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[75] .is_wysiwyg = "true";
defparam \reg_A[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N14
fiftyfivenm_io_ibuf \B[75]~input (
	.i(B[75]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[75]~input0 ));
// synopsys translate_off
defparam \B[75]~input .bus_hold = "false";
defparam \B[75]~input .listen_to_nsleep_signal = "false";
defparam \B[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N19
dffeas \reg_B[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[75]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[75] .is_wysiwyg = "true";
defparam \reg_B[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
fiftyfivenm_lcell_comb \Add0~150 (
// Equation(s):
// \Add0~150_combout  = (reg_A[75] & ((reg_B[75] & (\Add0~149  & VCC)) # (!reg_B[75] & (!\Add0~149 )))) # (!reg_A[75] & ((reg_B[75] & (!\Add0~149 )) # (!reg_B[75] & ((\Add0~149 ) # (GND)))))
// \Add0~151  = CARRY((reg_A[75] & (!reg_B[75] & !\Add0~149 )) # (!reg_A[75] & ((!\Add0~149 ) # (!reg_B[75]))))

	.dataa(reg_A[75]),
	.datab(reg_B[75]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~149 ),
	.combout(\Add0~150_combout ),
	.cout(\Add0~151 ));
// synopsys translate_off
defparam \Add0~150 .lut_mask = 16'h9617;
defparam \Add0~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N12
fiftyfivenm_io_ibuf \B[76]~input (
	.i(B[76]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[76]~input0 ));
// synopsys translate_off
defparam \B[76]~input .bus_hold = "false";
defparam \B[76]~input .listen_to_nsleep_signal = "false";
defparam \B[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
fiftyfivenm_lcell_comb \reg_B[76]~feeder (
// Equation(s):
// \reg_B[76]~feeder_combout  = \B[76]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[76]~input0 ),
	.cin(gnd),
	.combout(\reg_B[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[76]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N15
dffeas \reg_B[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[76] .is_wysiwyg = "true";
defparam \reg_B[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N2
fiftyfivenm_io_ibuf \A[76]~input (
	.i(A[76]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[76]~input0 ));
// synopsys translate_off
defparam \A[76]~input .bus_hold = "false";
defparam \A[76]~input .listen_to_nsleep_signal = "false";
defparam \A[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N9
dffeas \reg_A[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[76]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[76] .is_wysiwyg = "true";
defparam \reg_A[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
fiftyfivenm_lcell_comb \Add0~152 (
// Equation(s):
// \Add0~152_combout  = ((reg_B[76] $ (reg_A[76] $ (!\Add0~151 )))) # (GND)
// \Add0~153  = CARRY((reg_B[76] & ((reg_A[76]) # (!\Add0~151 ))) # (!reg_B[76] & (reg_A[76] & !\Add0~151 )))

	.dataa(reg_B[76]),
	.datab(reg_A[76]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~151 ),
	.combout(\Add0~152_combout ),
	.cout(\Add0~153 ));
// synopsys translate_off
defparam \Add0~152 .lut_mask = 16'h698E;
defparam \Add0~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N6
fiftyfivenm_io_ibuf \A[77]~input (
	.i(A[77]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[77]~input0 ));
// synopsys translate_off
defparam \A[77]~input .bus_hold = "false";
defparam \A[77]~input .listen_to_nsleep_signal = "false";
defparam \A[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y24_N3
dffeas \reg_A[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[77]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[77] .is_wysiwyg = "true";
defparam \reg_A[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N28
fiftyfivenm_io_ibuf \B[77]~input (
	.i(B[77]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[77]~input0 ));
// synopsys translate_off
defparam \B[77]~input .bus_hold = "false";
defparam \B[77]~input .listen_to_nsleep_signal = "false";
defparam \B[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N11
dffeas \reg_B[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[77]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[77] .is_wysiwyg = "true";
defparam \reg_B[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
fiftyfivenm_lcell_comb \Add0~154 (
// Equation(s):
// \Add0~154_combout  = (reg_A[77] & ((reg_B[77] & (\Add0~153  & VCC)) # (!reg_B[77] & (!\Add0~153 )))) # (!reg_A[77] & ((reg_B[77] & (!\Add0~153 )) # (!reg_B[77] & ((\Add0~153 ) # (GND)))))
// \Add0~155  = CARRY((reg_A[77] & (!reg_B[77] & !\Add0~153 )) # (!reg_A[77] & ((!\Add0~153 ) # (!reg_B[77]))))

	.dataa(reg_A[77]),
	.datab(reg_B[77]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~153 ),
	.combout(\Add0~154_combout ),
	.cout(\Add0~155 ));
// synopsys translate_off
defparam \Add0~154 .lut_mask = 16'h9617;
defparam \Add0~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N26
fiftyfivenm_io_ibuf \B[78]~input (
	.i(B[78]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[78]~input0 ));
// synopsys translate_off
defparam \B[78]~input .bus_hold = "false";
defparam \B[78]~input .listen_to_nsleep_signal = "false";
defparam \B[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y24_N5
dffeas \reg_B[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[78]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[78] .is_wysiwyg = "true";
defparam \reg_B[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N28
fiftyfivenm_io_ibuf \A[78]~input (
	.i(A[78]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[78]~input0 ));
// synopsys translate_off
defparam \A[78]~input .bus_hold = "false";
defparam \A[78]~input .listen_to_nsleep_signal = "false";
defparam \A[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
fiftyfivenm_lcell_comb \reg_A[78]~feeder (
// Equation(s):
// \reg_A[78]~feeder_combout  = \A[78]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[78]~input0 ),
	.cin(gnd),
	.combout(\reg_A[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[78]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N25
dffeas \reg_A[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[78] .is_wysiwyg = "true";
defparam \reg_A[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
fiftyfivenm_lcell_comb \Add0~156 (
// Equation(s):
// \Add0~156_combout  = ((reg_B[78] $ (reg_A[78] $ (!\Add0~155 )))) # (GND)
// \Add0~157  = CARRY((reg_B[78] & ((reg_A[78]) # (!\Add0~155 ))) # (!reg_B[78] & (reg_A[78] & !\Add0~155 )))

	.dataa(reg_B[78]),
	.datab(reg_A[78]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~155 ),
	.combout(\Add0~156_combout ),
	.cout(\Add0~157 ));
// synopsys translate_off
defparam \Add0~156 .lut_mask = 16'h698E;
defparam \Add0~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N2
fiftyfivenm_io_ibuf \B[79]~input (
	.i(B[79]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[79]~input0 ));
// synopsys translate_off
defparam \B[79]~input .bus_hold = "false";
defparam \B[79]~input .listen_to_nsleep_signal = "false";
defparam \B[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
fiftyfivenm_lcell_comb \reg_B[79]~feeder (
// Equation(s):
// \reg_B[79]~feeder_combout  = \B[79]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[79]~input0 ),
	.cin(gnd),
	.combout(\reg_B[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[79]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N17
dffeas \reg_B[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[79] .is_wysiwyg = "true";
defparam \reg_B[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N12
fiftyfivenm_io_ibuf \A[79]~input (
	.i(A[79]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[79]~input0 ));
// synopsys translate_off
defparam \A[79]~input .bus_hold = "false";
defparam \A[79]~input .listen_to_nsleep_signal = "false";
defparam \A[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N22
fiftyfivenm_lcell_comb \reg_A[79]~feeder (
// Equation(s):
// \reg_A[79]~feeder_combout  = \A[79]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[79]~input0 ),
	.cin(gnd),
	.combout(\reg_A[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[79]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N23
dffeas \reg_A[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[79] .is_wysiwyg = "true";
defparam \reg_A[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
fiftyfivenm_lcell_comb \Add0~158 (
// Equation(s):
// \Add0~158_combout  = (reg_B[79] & ((reg_A[79] & (\Add0~157  & VCC)) # (!reg_A[79] & (!\Add0~157 )))) # (!reg_B[79] & ((reg_A[79] & (!\Add0~157 )) # (!reg_A[79] & ((\Add0~157 ) # (GND)))))
// \Add0~159  = CARRY((reg_B[79] & (!reg_A[79] & !\Add0~157 )) # (!reg_B[79] & ((!\Add0~157 ) # (!reg_A[79]))))

	.dataa(reg_B[79]),
	.datab(reg_A[79]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~157 ),
	.combout(\Add0~158_combout ),
	.cout(\Add0~159 ));
// synopsys translate_off
defparam \Add0~158 .lut_mask = 16'h9617;
defparam \Add0~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N30
fiftyfivenm_io_ibuf \A[80]~input (
	.i(A[80]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[80]~input0 ));
// synopsys translate_off
defparam \A[80]~input .bus_hold = "false";
defparam \A[80]~input .listen_to_nsleep_signal = "false";
defparam \A[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y24_N29
dffeas \reg_A[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[80]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[80] .is_wysiwyg = "true";
defparam \reg_A[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N10
fiftyfivenm_io_ibuf \B[80]~input (
	.i(B[80]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[80]~input0 ));
// synopsys translate_off
defparam \B[80]~input .bus_hold = "false";
defparam \B[80]~input .listen_to_nsleep_signal = "false";
defparam \B[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N17
dffeas \reg_B[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[80]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[80] .is_wysiwyg = "true";
defparam \reg_B[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
fiftyfivenm_lcell_comb \Add0~160 (
// Equation(s):
// \Add0~160_combout  = ((reg_A[80] $ (reg_B[80] $ (!\Add0~159 )))) # (GND)
// \Add0~161  = CARRY((reg_A[80] & ((reg_B[80]) # (!\Add0~159 ))) # (!reg_A[80] & (reg_B[80] & !\Add0~159 )))

	.dataa(reg_A[80]),
	.datab(reg_B[80]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~159 ),
	.combout(\Add0~160_combout ),
	.cout(\Add0~161 ));
// synopsys translate_off
defparam \Add0~160 .lut_mask = 16'h698E;
defparam \Add0~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
fiftyfivenm_io_ibuf \A[81]~input (
	.i(A[81]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[81]~input0 ));
// synopsys translate_off
defparam \A[81]~input .bus_hold = "false";
defparam \A[81]~input .listen_to_nsleep_signal = "false";
defparam \A[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y24_N17
dffeas \reg_A[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[81]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[81] .is_wysiwyg = "true";
defparam \reg_A[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N20
fiftyfivenm_io_ibuf \B[81]~input (
	.i(B[81]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[81]~input0 ));
// synopsys translate_off
defparam \B[81]~input .bus_hold = "false";
defparam \B[81]~input .listen_to_nsleep_signal = "false";
defparam \B[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
fiftyfivenm_lcell_comb \reg_B[81]~feeder (
// Equation(s):
// \reg_B[81]~feeder_combout  = \B[81]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[81]~input0 ),
	.cin(gnd),
	.combout(\reg_B[81]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[81]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[81]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N31
dffeas \reg_B[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[81] .is_wysiwyg = "true";
defparam \reg_B[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
fiftyfivenm_lcell_comb \Add0~162 (
// Equation(s):
// \Add0~162_combout  = (reg_A[81] & ((reg_B[81] & (\Add0~161  & VCC)) # (!reg_B[81] & (!\Add0~161 )))) # (!reg_A[81] & ((reg_B[81] & (!\Add0~161 )) # (!reg_B[81] & ((\Add0~161 ) # (GND)))))
// \Add0~163  = CARRY((reg_A[81] & (!reg_B[81] & !\Add0~161 )) # (!reg_A[81] & ((!\Add0~161 ) # (!reg_B[81]))))

	.dataa(reg_A[81]),
	.datab(reg_B[81]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~161 ),
	.combout(\Add0~162_combout ),
	.cout(\Add0~163 ));
// synopsys translate_off
defparam \Add0~162 .lut_mask = 16'h9617;
defparam \Add0~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
fiftyfivenm_io_ibuf \B[82]~input (
	.i(B[82]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[82]~input0 ));
// synopsys translate_off
defparam \B[82]~input .bus_hold = "false";
defparam \B[82]~input .listen_to_nsleep_signal = "false";
defparam \B[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N0
fiftyfivenm_lcell_comb \reg_B[82]~feeder (
// Equation(s):
// \reg_B[82]~feeder_combout  = \B[82]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[82]~input0 ),
	.cin(gnd),
	.combout(\reg_B[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[82]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y24_N1
dffeas \reg_B[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[82] .is_wysiwyg = "true";
defparam \reg_B[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N14
fiftyfivenm_io_ibuf \A[82]~input (
	.i(A[82]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[82]~input0 ));
// synopsys translate_off
defparam \A[82]~input .bus_hold = "false";
defparam \A[82]~input .listen_to_nsleep_signal = "false";
defparam \A[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N21
dffeas \reg_A[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[82]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[82] .is_wysiwyg = "true";
defparam \reg_A[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
fiftyfivenm_lcell_comb \Add0~164 (
// Equation(s):
// \Add0~164_combout  = ((reg_B[82] $ (reg_A[82] $ (!\Add0~163 )))) # (GND)
// \Add0~165  = CARRY((reg_B[82] & ((reg_A[82]) # (!\Add0~163 ))) # (!reg_B[82] & (reg_A[82] & !\Add0~163 )))

	.dataa(reg_B[82]),
	.datab(reg_A[82]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~163 ),
	.combout(\Add0~164_combout ),
	.cout(\Add0~165 ));
// synopsys translate_off
defparam \Add0~164 .lut_mask = 16'h698E;
defparam \Add0~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
fiftyfivenm_io_ibuf \A[83]~input (
	.i(A[83]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[83]~input0 ));
// synopsys translate_off
defparam \A[83]~input .bus_hold = "false";
defparam \A[83]~input .listen_to_nsleep_signal = "false";
defparam \A[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y24_N31
dffeas \reg_A[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[83]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[83] .is_wysiwyg = "true";
defparam \reg_A[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N10
fiftyfivenm_io_ibuf \B[83]~input (
	.i(B[83]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[83]~input0 ));
// synopsys translate_off
defparam \B[83]~input .bus_hold = "false";
defparam \B[83]~input .listen_to_nsleep_signal = "false";
defparam \B[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y24_N5
dffeas \reg_B[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[83]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[83] .is_wysiwyg = "true";
defparam \reg_B[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
fiftyfivenm_lcell_comb \Add0~166 (
// Equation(s):
// \Add0~166_combout  = (reg_A[83] & ((reg_B[83] & (\Add0~165  & VCC)) # (!reg_B[83] & (!\Add0~165 )))) # (!reg_A[83] & ((reg_B[83] & (!\Add0~165 )) # (!reg_B[83] & ((\Add0~165 ) # (GND)))))
// \Add0~167  = CARRY((reg_A[83] & (!reg_B[83] & !\Add0~165 )) # (!reg_A[83] & ((!\Add0~165 ) # (!reg_B[83]))))

	.dataa(reg_A[83]),
	.datab(reg_B[83]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~165 ),
	.combout(\Add0~166_combout ),
	.cout(\Add0~167 ));
// synopsys translate_off
defparam \Add0~166 .lut_mask = 16'h9617;
defparam \Add0~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N24
fiftyfivenm_io_ibuf \B[84]~input (
	.i(B[84]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[84]~input0 ));
// synopsys translate_off
defparam \B[84]~input .bus_hold = "false";
defparam \B[84]~input .listen_to_nsleep_signal = "false";
defparam \B[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y24_N3
dffeas \reg_B[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[84]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[84] .is_wysiwyg = "true";
defparam \reg_B[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N8
fiftyfivenm_io_ibuf \A[84]~input (
	.i(A[84]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[84]~input0 ));
// synopsys translate_off
defparam \A[84]~input .bus_hold = "false";
defparam \A[84]~input .listen_to_nsleep_signal = "false";
defparam \A[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N25
dffeas \reg_A[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[84]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[84] .is_wysiwyg = "true";
defparam \reg_A[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
fiftyfivenm_lcell_comb \Add0~168 (
// Equation(s):
// \Add0~168_combout  = ((reg_B[84] $ (reg_A[84] $ (!\Add0~167 )))) # (GND)
// \Add0~169  = CARRY((reg_B[84] & ((reg_A[84]) # (!\Add0~167 ))) # (!reg_B[84] & (reg_A[84] & !\Add0~167 )))

	.dataa(reg_B[84]),
	.datab(reg_A[84]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~167 ),
	.combout(\Add0~168_combout ),
	.cout(\Add0~169 ));
// synopsys translate_off
defparam \Add0~168 .lut_mask = 16'h698E;
defparam \Add0~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N0
fiftyfivenm_io_ibuf \B[85]~input (
	.i(B[85]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[85]~input0 ));
// synopsys translate_off
defparam \B[85]~input .bus_hold = "false";
defparam \B[85]~input .listen_to_nsleep_signal = "false";
defparam \B[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y24_N27
dffeas \reg_B[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[85]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[85] .is_wysiwyg = "true";
defparam \reg_B[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
fiftyfivenm_io_ibuf \A[85]~input (
	.i(A[85]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[85]~input0 ));
// synopsys translate_off
defparam \A[85]~input .bus_hold = "false";
defparam \A[85]~input .listen_to_nsleep_signal = "false";
defparam \A[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y24_N1
dffeas \reg_A[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[85]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[85] .is_wysiwyg = "true";
defparam \reg_A[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
fiftyfivenm_lcell_comb \Add0~170 (
// Equation(s):
// \Add0~170_combout  = (reg_B[85] & ((reg_A[85] & (\Add0~169  & VCC)) # (!reg_A[85] & (!\Add0~169 )))) # (!reg_B[85] & ((reg_A[85] & (!\Add0~169 )) # (!reg_A[85] & ((\Add0~169 ) # (GND)))))
// \Add0~171  = CARRY((reg_B[85] & (!reg_A[85] & !\Add0~169 )) # (!reg_B[85] & ((!\Add0~169 ) # (!reg_A[85]))))

	.dataa(reg_B[85]),
	.datab(reg_A[85]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~169 ),
	.combout(\Add0~170_combout ),
	.cout(\Add0~171 ));
// synopsys translate_off
defparam \Add0~170 .lut_mask = 16'h9617;
defparam \Add0~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
fiftyfivenm_io_ibuf \B[86]~input (
	.i(B[86]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[86]~input0 ));
// synopsys translate_off
defparam \B[86]~input .bus_hold = "false";
defparam \B[86]~input .listen_to_nsleep_signal = "false";
defparam \B[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y24_N9
dffeas \reg_B[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[86]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[86] .is_wysiwyg = "true";
defparam \reg_B[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N10
fiftyfivenm_io_ibuf \A[86]~input (
	.i(A[86]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[86]~input0 ));
// synopsys translate_off
defparam \A[86]~input .bus_hold = "false";
defparam \A[86]~input .listen_to_nsleep_signal = "false";
defparam \A[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
fiftyfivenm_lcell_comb \reg_A[86]~feeder (
// Equation(s):
// \reg_A[86]~feeder_combout  = \A[86]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[86]~input0 ),
	.cin(gnd),
	.combout(\reg_A[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[86]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y24_N19
dffeas \reg_A[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[86] .is_wysiwyg = "true";
defparam \reg_A[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N28
fiftyfivenm_lcell_comb \Add0~172 (
// Equation(s):
// \Add0~172_combout  = ((reg_B[86] $ (reg_A[86] $ (!\Add0~171 )))) # (GND)
// \Add0~173  = CARRY((reg_B[86] & ((reg_A[86]) # (!\Add0~171 ))) # (!reg_B[86] & (reg_A[86] & !\Add0~171 )))

	.dataa(reg_B[86]),
	.datab(reg_A[86]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~171 ),
	.combout(\Add0~172_combout ),
	.cout(\Add0~173 ));
// synopsys translate_off
defparam \Add0~172 .lut_mask = 16'h698E;
defparam \Add0~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N12
fiftyfivenm_io_ibuf \A[87]~input (
	.i(A[87]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[87]~input0 ));
// synopsys translate_off
defparam \A[87]~input .bus_hold = "false";
defparam \A[87]~input .listen_to_nsleep_signal = "false";
defparam \A[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y24_N11
dffeas \reg_A[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[87]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[87] .is_wysiwyg = "true";
defparam \reg_A[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N26
fiftyfivenm_io_ibuf \B[87]~input (
	.i(B[87]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[87]~input0 ));
// synopsys translate_off
defparam \B[87]~input .bus_hold = "false";
defparam \B[87]~input .listen_to_nsleep_signal = "false";
defparam \B[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y24_N5
dffeas \reg_B[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[87]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[87] .is_wysiwyg = "true";
defparam \reg_B[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
fiftyfivenm_lcell_comb \Add0~174 (
// Equation(s):
// \Add0~174_combout  = (reg_A[87] & ((reg_B[87] & (\Add0~173  & VCC)) # (!reg_B[87] & (!\Add0~173 )))) # (!reg_A[87] & ((reg_B[87] & (!\Add0~173 )) # (!reg_B[87] & ((\Add0~173 ) # (GND)))))
// \Add0~175  = CARRY((reg_A[87] & (!reg_B[87] & !\Add0~173 )) # (!reg_A[87] & ((!\Add0~173 ) # (!reg_B[87]))))

	.dataa(reg_A[87]),
	.datab(reg_B[87]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~173 ),
	.combout(\Add0~174_combout ),
	.cout(\Add0~175 ));
// synopsys translate_off
defparam \Add0~174 .lut_mask = 16'h9617;
defparam \Add0~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N22
fiftyfivenm_io_ibuf \A[88]~input (
	.i(A[88]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[88]~input0 ));
// synopsys translate_off
defparam \A[88]~input .bus_hold = "false";
defparam \A[88]~input .listen_to_nsleep_signal = "false";
defparam \A[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N0
fiftyfivenm_lcell_comb \reg_A[88]~feeder (
// Equation(s):
// \reg_A[88]~feeder_combout  = \A[88]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[88]~input0 ),
	.cin(gnd),
	.combout(\reg_A[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[88]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N1
dffeas \reg_A[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[88] .is_wysiwyg = "true";
defparam \reg_A[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N4
fiftyfivenm_io_ibuf \B[88]~input (
	.i(B[88]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[88]~input0 ));
// synopsys translate_off
defparam \B[88]~input .bus_hold = "false";
defparam \B[88]~input .listen_to_nsleep_signal = "false";
defparam \B[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N29
dffeas \reg_B[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[88]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[88] .is_wysiwyg = "true";
defparam \reg_B[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N0
fiftyfivenm_lcell_comb \Add0~176 (
// Equation(s):
// \Add0~176_combout  = ((reg_A[88] $ (reg_B[88] $ (!\Add0~175 )))) # (GND)
// \Add0~177  = CARRY((reg_A[88] & ((reg_B[88]) # (!\Add0~175 ))) # (!reg_A[88] & (reg_B[88] & !\Add0~175 )))

	.dataa(reg_A[88]),
	.datab(reg_B[88]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~175 ),
	.combout(\Add0~176_combout ),
	.cout(\Add0~177 ));
// synopsys translate_off
defparam \Add0~176 .lut_mask = 16'h698E;
defparam \Add0~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
fiftyfivenm_io_ibuf \A[89]~input (
	.i(A[89]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[89]~input0 ));
// synopsys translate_off
defparam \A[89]~input .bus_hold = "false";
defparam \A[89]~input .listen_to_nsleep_signal = "false";
defparam \A[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N9
dffeas \reg_A[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[89]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[89] .is_wysiwyg = "true";
defparam \reg_A[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N20
fiftyfivenm_io_ibuf \B[89]~input (
	.i(B[89]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[89]~input0 ));
// synopsys translate_off
defparam \B[89]~input .bus_hold = "false";
defparam \B[89]~input .listen_to_nsleep_signal = "false";
defparam \B[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N19
dffeas \reg_B[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[89]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[89] .is_wysiwyg = "true";
defparam \reg_B[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N2
fiftyfivenm_lcell_comb \Add0~178 (
// Equation(s):
// \Add0~178_combout  = (reg_A[89] & ((reg_B[89] & (\Add0~177  & VCC)) # (!reg_B[89] & (!\Add0~177 )))) # (!reg_A[89] & ((reg_B[89] & (!\Add0~177 )) # (!reg_B[89] & ((\Add0~177 ) # (GND)))))
// \Add0~179  = CARRY((reg_A[89] & (!reg_B[89] & !\Add0~177 )) # (!reg_A[89] & ((!\Add0~177 ) # (!reg_B[89]))))

	.dataa(reg_A[89]),
	.datab(reg_B[89]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~177 ),
	.combout(\Add0~178_combout ),
	.cout(\Add0~179 ));
// synopsys translate_off
defparam \Add0~178 .lut_mask = 16'h9617;
defparam \Add0~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y27_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult17 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~178_combout ,\Add0~176_combout ,\Add0~174_combout ,\Add0~172_combout ,\Add0~170_combout ,\Add0~168_combout ,\Add0~166_combout ,\Add0~164_combout ,\Add0~162_combout ,\Add0~160_combout ,\Add0~158_combout ,\Add0~156_combout ,\Add0~154_combout ,\Add0~152_combout ,
\Add0~150_combout ,\Add0~148_combout ,\Add0~146_combout ,\Add0~144_combout }),
	.datab({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult17_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult17 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult17 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult17 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult17 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult17 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult17 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y27_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out18 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult17~DATAOUT35 ,\Mult0|auto_generated|mac_mult17~DATAOUT34 ,\Mult0|auto_generated|mac_mult17~DATAOUT33 ,\Mult0|auto_generated|mac_mult17~DATAOUT32 ,\Mult0|auto_generated|mac_mult17~DATAOUT31 ,
\Mult0|auto_generated|mac_mult17~DATAOUT30 ,\Mult0|auto_generated|mac_mult17~DATAOUT29 ,\Mult0|auto_generated|mac_mult17~DATAOUT28 ,\Mult0|auto_generated|mac_mult17~DATAOUT27 ,\Mult0|auto_generated|mac_mult17~DATAOUT26 ,
\Mult0|auto_generated|mac_mult17~DATAOUT25 ,\Mult0|auto_generated|mac_mult17~DATAOUT24 ,\Mult0|auto_generated|mac_mult17~DATAOUT23 ,\Mult0|auto_generated|mac_mult17~DATAOUT22 ,\Mult0|auto_generated|mac_mult17~DATAOUT21 ,
\Mult0|auto_generated|mac_mult17~DATAOUT20 ,\Mult0|auto_generated|mac_mult17~DATAOUT19 ,\Mult0|auto_generated|mac_mult17~DATAOUT18 ,\Mult0|auto_generated|mac_mult17~DATAOUT17 ,\Mult0|auto_generated|mac_mult17~DATAOUT16 ,
\Mult0|auto_generated|mac_mult17~DATAOUT15 ,\Mult0|auto_generated|mac_mult17~DATAOUT14 ,\Mult0|auto_generated|mac_mult17~DATAOUT13 ,\Mult0|auto_generated|mac_mult17~DATAOUT12 ,\Mult0|auto_generated|mac_mult17~DATAOUT11 ,
\Mult0|auto_generated|mac_mult17~DATAOUT10 ,\Mult0|auto_generated|mac_mult17~DATAOUT9 ,\Mult0|auto_generated|mac_mult17~DATAOUT8 ,\Mult0|auto_generated|mac_mult17~DATAOUT7 ,\Mult0|auto_generated|mac_mult17~DATAOUT6 ,\Mult0|auto_generated|mac_mult17~DATAOUT5 ,
\Mult0|auto_generated|mac_mult17~DATAOUT4 ,\Mult0|auto_generated|mac_mult17~DATAOUT3 ,\Mult0|auto_generated|mac_mult17~DATAOUT2 ,\Mult0|auto_generated|mac_mult17~DATAOUT1 ,\Mult0|auto_generated|mac_mult17~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out18_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out18 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out18 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[36]~72 (
// Equation(s):
// \Mult0|auto_generated|add41_result[36]~72_combout  = ((\Mult0|auto_generated|mac_out18~dataout  $ (\Mult0|auto_generated|mac_out12~DATAOUT18  $ (!\Mult0|auto_generated|add41_result[35]~71 )))) # (GND)
// \Mult0|auto_generated|add41_result[36]~73  = CARRY((\Mult0|auto_generated|mac_out18~dataout  & ((\Mult0|auto_generated|mac_out12~DATAOUT18 ) # (!\Mult0|auto_generated|add41_result[35]~71 ))) # (!\Mult0|auto_generated|mac_out18~dataout  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT18  & !\Mult0|auto_generated|add41_result[35]~71 )))

	.dataa(\Mult0|auto_generated|mac_out18~dataout ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[35]~71 ),
	.combout(\Mult0|auto_generated|add41_result[36]~72_combout ),
	.cout(\Mult0|auto_generated|add41_result[36]~73 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[36]~72 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
fiftyfivenm_lcell_comb \reg_sum[72]~251 (
// Equation(s):
// \reg_sum[72]~251_combout  = ((\Mult0|auto_generated|add33_result[54]~108_combout  $ (\Mult0|auto_generated|add41_result[36]~72_combout  $ (!\reg_sum[71]~250 )))) # (GND)
// \reg_sum[72]~252  = CARRY((\Mult0|auto_generated|add33_result[54]~108_combout  & ((\Mult0|auto_generated|add41_result[36]~72_combout ) # (!\reg_sum[71]~250 ))) # (!\Mult0|auto_generated|add33_result[54]~108_combout  & 
// (\Mult0|auto_generated|add41_result[36]~72_combout  & !\reg_sum[71]~250 )))

	.dataa(\Mult0|auto_generated|add33_result[54]~108_combout ),
	.datab(\Mult0|auto_generated|add41_result[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[71]~250 ),
	.combout(\reg_sum[72]~251_combout ),
	.cout(\reg_sum[72]~252 ));
// synopsys translate_off
defparam \reg_sum[72]~251 .lut_mask = 16'h698E;
defparam \reg_sum[72]~251 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N15
dffeas \reg_sum[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[72]~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[72] .is_wysiwyg = "true";
defparam \reg_sum[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[37]~74 (
// Equation(s):
// \Mult0|auto_generated|add41_result[37]~74_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT1  & ((\Mult0|auto_generated|mac_out12~DATAOUT19  & (\Mult0|auto_generated|add41_result[36]~73  & VCC)) # (!\Mult0|auto_generated|mac_out12~DATAOUT19  & 
// (!\Mult0|auto_generated|add41_result[36]~73 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT1  & ((\Mult0|auto_generated|mac_out12~DATAOUT19  & (!\Mult0|auto_generated|add41_result[36]~73 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT19  & 
// ((\Mult0|auto_generated|add41_result[36]~73 ) # (GND)))))
// \Mult0|auto_generated|add41_result[37]~75  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT1  & (!\Mult0|auto_generated|mac_out12~DATAOUT19  & !\Mult0|auto_generated|add41_result[36]~73 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT1  & 
// ((!\Mult0|auto_generated|add41_result[36]~73 ) # (!\Mult0|auto_generated|mac_out12~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[36]~73 ),
	.combout(\Mult0|auto_generated|add41_result[37]~74_combout ),
	.cout(\Mult0|auto_generated|add41_result[37]~75 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[37]~74 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[55]~110 (
// Equation(s):
// \Mult0|auto_generated|add33_result[55]~110_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT19  & ((\Mult0|auto_generated|mac_out16~DATAOUT1  & (\Mult0|auto_generated|add33_result[54]~109  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT1  & 
// (!\Mult0|auto_generated|add33_result[54]~109 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT19  & ((\Mult0|auto_generated|mac_out16~DATAOUT1  & (!\Mult0|auto_generated|add33_result[54]~109 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT1  & 
// ((\Mult0|auto_generated|add33_result[54]~109 ) # (GND)))))
// \Mult0|auto_generated|add33_result[55]~111  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT19  & (!\Mult0|auto_generated|mac_out16~DATAOUT1  & !\Mult0|auto_generated|add33_result[54]~109 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT19  & 
// ((!\Mult0|auto_generated|add33_result[54]~109 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[54]~109 ),
	.combout(\Mult0|auto_generated|add33_result[55]~110_combout ),
	.cout(\Mult0|auto_generated|add33_result[55]~111 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[55]~110 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[55]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
fiftyfivenm_lcell_comb \reg_sum[73]~253 (
// Equation(s):
// \reg_sum[73]~253_combout  = (\Mult0|auto_generated|add41_result[37]~74_combout  & ((\Mult0|auto_generated|add33_result[55]~110_combout  & (\reg_sum[72]~252  & VCC)) # (!\Mult0|auto_generated|add33_result[55]~110_combout  & (!\reg_sum[72]~252 )))) # 
// (!\Mult0|auto_generated|add41_result[37]~74_combout  & ((\Mult0|auto_generated|add33_result[55]~110_combout  & (!\reg_sum[72]~252 )) # (!\Mult0|auto_generated|add33_result[55]~110_combout  & ((\reg_sum[72]~252 ) # (GND)))))
// \reg_sum[73]~254  = CARRY((\Mult0|auto_generated|add41_result[37]~74_combout  & (!\Mult0|auto_generated|add33_result[55]~110_combout  & !\reg_sum[72]~252 )) # (!\Mult0|auto_generated|add41_result[37]~74_combout  & ((!\reg_sum[72]~252 ) # 
// (!\Mult0|auto_generated|add33_result[55]~110_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[37]~74_combout ),
	.datab(\Mult0|auto_generated|add33_result[55]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[72]~252 ),
	.combout(\reg_sum[73]~253_combout ),
	.cout(\reg_sum[73]~254 ));
// synopsys translate_off
defparam \reg_sum[73]~253 .lut_mask = 16'h9617;
defparam \reg_sum[73]~253 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N17
dffeas \reg_sum[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[73]~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[73] .is_wysiwyg = "true";
defparam \reg_sum[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[56]~112 (
// Equation(s):
// \Mult0|auto_generated|add33_result[56]~112_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT2  $ (\Mult0|auto_generated|mac_out14~DATAOUT20  $ (!\Mult0|auto_generated|add33_result[55]~111 )))) # (GND)
// \Mult0|auto_generated|add33_result[56]~113  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT2  & ((\Mult0|auto_generated|mac_out14~DATAOUT20 ) # (!\Mult0|auto_generated|add33_result[55]~111 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT20  & !\Mult0|auto_generated|add33_result[55]~111 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[55]~111 ),
	.combout(\Mult0|auto_generated|add33_result[56]~112_combout ),
	.cout(\Mult0|auto_generated|add33_result[56]~113 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[56]~112 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[56]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[38]~76 (
// Equation(s):
// \Mult0|auto_generated|add41_result[38]~76_combout  = ((\Mult0|auto_generated|mac_out12~DATAOUT20  $ (\Mult0|auto_generated|mac_out18~DATAOUT2  $ (!\Mult0|auto_generated|add41_result[37]~75 )))) # (GND)
// \Mult0|auto_generated|add41_result[38]~77  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT20  & ((\Mult0|auto_generated|mac_out18~DATAOUT2 ) # (!\Mult0|auto_generated|add41_result[37]~75 ))) # (!\Mult0|auto_generated|mac_out12~DATAOUT20  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT2  & !\Mult0|auto_generated|add41_result[37]~75 )))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT20 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[37]~75 ),
	.combout(\Mult0|auto_generated|add41_result[38]~76_combout ),
	.cout(\Mult0|auto_generated|add41_result[38]~77 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[38]~76 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
fiftyfivenm_lcell_comb \reg_sum[74]~255 (
// Equation(s):
// \reg_sum[74]~255_combout  = ((\Mult0|auto_generated|add33_result[56]~112_combout  $ (\Mult0|auto_generated|add41_result[38]~76_combout  $ (!\reg_sum[73]~254 )))) # (GND)
// \reg_sum[74]~256  = CARRY((\Mult0|auto_generated|add33_result[56]~112_combout  & ((\Mult0|auto_generated|add41_result[38]~76_combout ) # (!\reg_sum[73]~254 ))) # (!\Mult0|auto_generated|add33_result[56]~112_combout  & 
// (\Mult0|auto_generated|add41_result[38]~76_combout  & !\reg_sum[73]~254 )))

	.dataa(\Mult0|auto_generated|add33_result[56]~112_combout ),
	.datab(\Mult0|auto_generated|add41_result[38]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[73]~254 ),
	.combout(\reg_sum[74]~255_combout ),
	.cout(\reg_sum[74]~256 ));
// synopsys translate_off
defparam \reg_sum[74]~255 .lut_mask = 16'h698E;
defparam \reg_sum[74]~255 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N19
dffeas \reg_sum[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[74]~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[74] .is_wysiwyg = "true";
defparam \reg_sum[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[39]~78 (
// Equation(s):
// \Mult0|auto_generated|add41_result[39]~78_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT3  & ((\Mult0|auto_generated|mac_out12~DATAOUT21  & (\Mult0|auto_generated|add41_result[38]~77  & VCC)) # (!\Mult0|auto_generated|mac_out12~DATAOUT21  & 
// (!\Mult0|auto_generated|add41_result[38]~77 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT3  & ((\Mult0|auto_generated|mac_out12~DATAOUT21  & (!\Mult0|auto_generated|add41_result[38]~77 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT21  & 
// ((\Mult0|auto_generated|add41_result[38]~77 ) # (GND)))))
// \Mult0|auto_generated|add41_result[39]~79  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT3  & (!\Mult0|auto_generated|mac_out12~DATAOUT21  & !\Mult0|auto_generated|add41_result[38]~77 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT3  & 
// ((!\Mult0|auto_generated|add41_result[38]~77 ) # (!\Mult0|auto_generated|mac_out12~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[38]~77 ),
	.combout(\Mult0|auto_generated|add41_result[39]~78_combout ),
	.cout(\Mult0|auto_generated|add41_result[39]~79 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[39]~78 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[57]~114 (
// Equation(s):
// \Mult0|auto_generated|add33_result[57]~114_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT21  & ((\Mult0|auto_generated|mac_out16~DATAOUT3  & (\Mult0|auto_generated|add33_result[56]~113  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT3  & 
// (!\Mult0|auto_generated|add33_result[56]~113 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT21  & ((\Mult0|auto_generated|mac_out16~DATAOUT3  & (!\Mult0|auto_generated|add33_result[56]~113 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT3  & 
// ((\Mult0|auto_generated|add33_result[56]~113 ) # (GND)))))
// \Mult0|auto_generated|add33_result[57]~115  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT21  & (!\Mult0|auto_generated|mac_out16~DATAOUT3  & !\Mult0|auto_generated|add33_result[56]~113 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT21  & 
// ((!\Mult0|auto_generated|add33_result[56]~113 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[56]~113 ),
	.combout(\Mult0|auto_generated|add33_result[57]~114_combout ),
	.cout(\Mult0|auto_generated|add33_result[57]~115 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[57]~114 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[57]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
fiftyfivenm_lcell_comb \reg_sum[75]~257 (
// Equation(s):
// \reg_sum[75]~257_combout  = (\Mult0|auto_generated|add41_result[39]~78_combout  & ((\Mult0|auto_generated|add33_result[57]~114_combout  & (\reg_sum[74]~256  & VCC)) # (!\Mult0|auto_generated|add33_result[57]~114_combout  & (!\reg_sum[74]~256 )))) # 
// (!\Mult0|auto_generated|add41_result[39]~78_combout  & ((\Mult0|auto_generated|add33_result[57]~114_combout  & (!\reg_sum[74]~256 )) # (!\Mult0|auto_generated|add33_result[57]~114_combout  & ((\reg_sum[74]~256 ) # (GND)))))
// \reg_sum[75]~258  = CARRY((\Mult0|auto_generated|add41_result[39]~78_combout  & (!\Mult0|auto_generated|add33_result[57]~114_combout  & !\reg_sum[74]~256 )) # (!\Mult0|auto_generated|add41_result[39]~78_combout  & ((!\reg_sum[74]~256 ) # 
// (!\Mult0|auto_generated|add33_result[57]~114_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[39]~78_combout ),
	.datab(\Mult0|auto_generated|add33_result[57]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[74]~256 ),
	.combout(\reg_sum[75]~257_combout ),
	.cout(\reg_sum[75]~258 ));
// synopsys translate_off
defparam \reg_sum[75]~257 .lut_mask = 16'h9617;
defparam \reg_sum[75]~257 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N21
dffeas \reg_sum[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[75]~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[75] .is_wysiwyg = "true";
defparam \reg_sum[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[40]~80 (
// Equation(s):
// \Mult0|auto_generated|add41_result[40]~80_combout  = ((\Mult0|auto_generated|mac_out12~DATAOUT22  $ (\Mult0|auto_generated|mac_out18~DATAOUT4  $ (!\Mult0|auto_generated|add41_result[39]~79 )))) # (GND)
// \Mult0|auto_generated|add41_result[40]~81  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT22  & ((\Mult0|auto_generated|mac_out18~DATAOUT4 ) # (!\Mult0|auto_generated|add41_result[39]~79 ))) # (!\Mult0|auto_generated|mac_out12~DATAOUT22  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT4  & !\Mult0|auto_generated|add41_result[39]~79 )))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[39]~79 ),
	.combout(\Mult0|auto_generated|add41_result[40]~80_combout ),
	.cout(\Mult0|auto_generated|add41_result[40]~81 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[40]~80 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[58]~116 (
// Equation(s):
// \Mult0|auto_generated|add33_result[58]~116_combout  = ((\Mult0|auto_generated|mac_out14~DATAOUT22  $ (\Mult0|auto_generated|mac_out16~DATAOUT4  $ (!\Mult0|auto_generated|add33_result[57]~115 )))) # (GND)
// \Mult0|auto_generated|add33_result[58]~117  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT22  & ((\Mult0|auto_generated|mac_out16~DATAOUT4 ) # (!\Mult0|auto_generated|add33_result[57]~115 ))) # (!\Mult0|auto_generated|mac_out14~DATAOUT22  & 
// (\Mult0|auto_generated|mac_out16~DATAOUT4  & !\Mult0|auto_generated|add33_result[57]~115 )))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[57]~115 ),
	.combout(\Mult0|auto_generated|add33_result[58]~116_combout ),
	.cout(\Mult0|auto_generated|add33_result[58]~117 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[58]~116 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[58]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
fiftyfivenm_lcell_comb \reg_sum[76]~259 (
// Equation(s):
// \reg_sum[76]~259_combout  = ((\Mult0|auto_generated|add41_result[40]~80_combout  $ (\Mult0|auto_generated|add33_result[58]~116_combout  $ (!\reg_sum[75]~258 )))) # (GND)
// \reg_sum[76]~260  = CARRY((\Mult0|auto_generated|add41_result[40]~80_combout  & ((\Mult0|auto_generated|add33_result[58]~116_combout ) # (!\reg_sum[75]~258 ))) # (!\Mult0|auto_generated|add41_result[40]~80_combout  & 
// (\Mult0|auto_generated|add33_result[58]~116_combout  & !\reg_sum[75]~258 )))

	.dataa(\Mult0|auto_generated|add41_result[40]~80_combout ),
	.datab(\Mult0|auto_generated|add33_result[58]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[75]~258 ),
	.combout(\reg_sum[76]~259_combout ),
	.cout(\reg_sum[76]~260 ));
// synopsys translate_off
defparam \reg_sum[76]~259 .lut_mask = 16'h698E;
defparam \reg_sum[76]~259 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N23
dffeas \reg_sum[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[76]~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[76] .is_wysiwyg = "true";
defparam \reg_sum[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[59]~118 (
// Equation(s):
// \Mult0|auto_generated|add33_result[59]~118_combout  = (\Mult0|auto_generated|mac_out16~DATAOUT5  & ((\Mult0|auto_generated|mac_out14~DATAOUT23  & (\Mult0|auto_generated|add33_result[58]~117  & VCC)) # (!\Mult0|auto_generated|mac_out14~DATAOUT23  & 
// (!\Mult0|auto_generated|add33_result[58]~117 )))) # (!\Mult0|auto_generated|mac_out16~DATAOUT5  & ((\Mult0|auto_generated|mac_out14~DATAOUT23  & (!\Mult0|auto_generated|add33_result[58]~117 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT23  & 
// ((\Mult0|auto_generated|add33_result[58]~117 ) # (GND)))))
// \Mult0|auto_generated|add33_result[59]~119  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT5  & (!\Mult0|auto_generated|mac_out14~DATAOUT23  & !\Mult0|auto_generated|add33_result[58]~117 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT5  & 
// ((!\Mult0|auto_generated|add33_result[58]~117 ) # (!\Mult0|auto_generated|mac_out14~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[58]~117 ),
	.combout(\Mult0|auto_generated|add33_result[59]~118_combout ),
	.cout(\Mult0|auto_generated|add33_result[59]~119 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[59]~118 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[59]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[41]~82 (
// Equation(s):
// \Mult0|auto_generated|add41_result[41]~82_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT5  & ((\Mult0|auto_generated|mac_out12~DATAOUT23  & (\Mult0|auto_generated|add41_result[40]~81  & VCC)) # (!\Mult0|auto_generated|mac_out12~DATAOUT23  & 
// (!\Mult0|auto_generated|add41_result[40]~81 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT5  & ((\Mult0|auto_generated|mac_out12~DATAOUT23  & (!\Mult0|auto_generated|add41_result[40]~81 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT23  & 
// ((\Mult0|auto_generated|add41_result[40]~81 ) # (GND)))))
// \Mult0|auto_generated|add41_result[41]~83  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT5  & (!\Mult0|auto_generated|mac_out12~DATAOUT23  & !\Mult0|auto_generated|add41_result[40]~81 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT5  & 
// ((!\Mult0|auto_generated|add41_result[40]~81 ) # (!\Mult0|auto_generated|mac_out12~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[40]~81 ),
	.combout(\Mult0|auto_generated|add41_result[41]~82_combout ),
	.cout(\Mult0|auto_generated|add41_result[41]~83 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[41]~82 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
fiftyfivenm_lcell_comb \reg_sum[77]~261 (
// Equation(s):
// \reg_sum[77]~261_combout  = (\Mult0|auto_generated|add33_result[59]~118_combout  & ((\Mult0|auto_generated|add41_result[41]~82_combout  & (\reg_sum[76]~260  & VCC)) # (!\Mult0|auto_generated|add41_result[41]~82_combout  & (!\reg_sum[76]~260 )))) # 
// (!\Mult0|auto_generated|add33_result[59]~118_combout  & ((\Mult0|auto_generated|add41_result[41]~82_combout  & (!\reg_sum[76]~260 )) # (!\Mult0|auto_generated|add41_result[41]~82_combout  & ((\reg_sum[76]~260 ) # (GND)))))
// \reg_sum[77]~262  = CARRY((\Mult0|auto_generated|add33_result[59]~118_combout  & (!\Mult0|auto_generated|add41_result[41]~82_combout  & !\reg_sum[76]~260 )) # (!\Mult0|auto_generated|add33_result[59]~118_combout  & ((!\reg_sum[76]~260 ) # 
// (!\Mult0|auto_generated|add41_result[41]~82_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[59]~118_combout ),
	.datab(\Mult0|auto_generated|add41_result[41]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[76]~260 ),
	.combout(\reg_sum[77]~261_combout ),
	.cout(\reg_sum[77]~262 ));
// synopsys translate_off
defparam \reg_sum[77]~261 .lut_mask = 16'h9617;
defparam \reg_sum[77]~261 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N25
dffeas \reg_sum[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[77]~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[77] .is_wysiwyg = "true";
defparam \reg_sum[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[42]~84 (
// Equation(s):
// \Mult0|auto_generated|add41_result[42]~84_combout  = ((\Mult0|auto_generated|mac_out18~DATAOUT6  $ (\Mult0|auto_generated|mac_out12~DATAOUT24  $ (!\Mult0|auto_generated|add41_result[41]~83 )))) # (GND)
// \Mult0|auto_generated|add41_result[42]~85  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT6  & ((\Mult0|auto_generated|mac_out12~DATAOUT24 ) # (!\Mult0|auto_generated|add41_result[41]~83 ))) # (!\Mult0|auto_generated|mac_out18~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT24  & !\Mult0|auto_generated|add41_result[41]~83 )))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[41]~83 ),
	.combout(\Mult0|auto_generated|add41_result[42]~84_combout ),
	.cout(\Mult0|auto_generated|add41_result[42]~85 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[42]~84 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[60]~120 (
// Equation(s):
// \Mult0|auto_generated|add33_result[60]~120_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT6  $ (\Mult0|auto_generated|mac_out14~DATAOUT24  $ (!\Mult0|auto_generated|add33_result[59]~119 )))) # (GND)
// \Mult0|auto_generated|add33_result[60]~121  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT6  & ((\Mult0|auto_generated|mac_out14~DATAOUT24 ) # (!\Mult0|auto_generated|add33_result[59]~119 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT24  & !\Mult0|auto_generated|add33_result[59]~119 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[59]~119 ),
	.combout(\Mult0|auto_generated|add33_result[60]~120_combout ),
	.cout(\Mult0|auto_generated|add33_result[60]~121 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[60]~120 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[60]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
fiftyfivenm_lcell_comb \reg_sum[78]~263 (
// Equation(s):
// \reg_sum[78]~263_combout  = ((\Mult0|auto_generated|add41_result[42]~84_combout  $ (\Mult0|auto_generated|add33_result[60]~120_combout  $ (!\reg_sum[77]~262 )))) # (GND)
// \reg_sum[78]~264  = CARRY((\Mult0|auto_generated|add41_result[42]~84_combout  & ((\Mult0|auto_generated|add33_result[60]~120_combout ) # (!\reg_sum[77]~262 ))) # (!\Mult0|auto_generated|add41_result[42]~84_combout  & 
// (\Mult0|auto_generated|add33_result[60]~120_combout  & !\reg_sum[77]~262 )))

	.dataa(\Mult0|auto_generated|add41_result[42]~84_combout ),
	.datab(\Mult0|auto_generated|add33_result[60]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[77]~262 ),
	.combout(\reg_sum[78]~263_combout ),
	.cout(\reg_sum[78]~264 ));
// synopsys translate_off
defparam \reg_sum[78]~263 .lut_mask = 16'h698E;
defparam \reg_sum[78]~263 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N27
dffeas \reg_sum[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[78]~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[78] .is_wysiwyg = "true";
defparam \reg_sum[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[61]~122 (
// Equation(s):
// \Mult0|auto_generated|add33_result[61]~122_combout  = (\Mult0|auto_generated|mac_out16~DATAOUT7  & ((\Mult0|auto_generated|mac_out14~DATAOUT25  & (\Mult0|auto_generated|add33_result[60]~121  & VCC)) # (!\Mult0|auto_generated|mac_out14~DATAOUT25  & 
// (!\Mult0|auto_generated|add33_result[60]~121 )))) # (!\Mult0|auto_generated|mac_out16~DATAOUT7  & ((\Mult0|auto_generated|mac_out14~DATAOUT25  & (!\Mult0|auto_generated|add33_result[60]~121 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT25  & 
// ((\Mult0|auto_generated|add33_result[60]~121 ) # (GND)))))
// \Mult0|auto_generated|add33_result[61]~123  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT7  & (!\Mult0|auto_generated|mac_out14~DATAOUT25  & !\Mult0|auto_generated|add33_result[60]~121 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT7  & 
// ((!\Mult0|auto_generated|add33_result[60]~121 ) # (!\Mult0|auto_generated|mac_out14~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[60]~121 ),
	.combout(\Mult0|auto_generated|add33_result[61]~122_combout ),
	.cout(\Mult0|auto_generated|add33_result[61]~123 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[61]~122 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[61]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[43]~86 (
// Equation(s):
// \Mult0|auto_generated|add41_result[43]~86_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT25  & ((\Mult0|auto_generated|mac_out18~DATAOUT7  & (\Mult0|auto_generated|add41_result[42]~85  & VCC)) # (!\Mult0|auto_generated|mac_out18~DATAOUT7  & 
// (!\Mult0|auto_generated|add41_result[42]~85 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT25  & ((\Mult0|auto_generated|mac_out18~DATAOUT7  & (!\Mult0|auto_generated|add41_result[42]~85 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT7  & 
// ((\Mult0|auto_generated|add41_result[42]~85 ) # (GND)))))
// \Mult0|auto_generated|add41_result[43]~87  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT25  & (!\Mult0|auto_generated|mac_out18~DATAOUT7  & !\Mult0|auto_generated|add41_result[42]~85 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT25  & 
// ((!\Mult0|auto_generated|add41_result[42]~85 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT25 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[42]~85 ),
	.combout(\Mult0|auto_generated|add41_result[43]~86_combout ),
	.cout(\Mult0|auto_generated|add41_result[43]~87 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[43]~86 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
fiftyfivenm_lcell_comb \reg_sum[79]~265 (
// Equation(s):
// \reg_sum[79]~265_combout  = (\Mult0|auto_generated|add33_result[61]~122_combout  & ((\Mult0|auto_generated|add41_result[43]~86_combout  & (\reg_sum[78]~264  & VCC)) # (!\Mult0|auto_generated|add41_result[43]~86_combout  & (!\reg_sum[78]~264 )))) # 
// (!\Mult0|auto_generated|add33_result[61]~122_combout  & ((\Mult0|auto_generated|add41_result[43]~86_combout  & (!\reg_sum[78]~264 )) # (!\Mult0|auto_generated|add41_result[43]~86_combout  & ((\reg_sum[78]~264 ) # (GND)))))
// \reg_sum[79]~266  = CARRY((\Mult0|auto_generated|add33_result[61]~122_combout  & (!\Mult0|auto_generated|add41_result[43]~86_combout  & !\reg_sum[78]~264 )) # (!\Mult0|auto_generated|add33_result[61]~122_combout  & ((!\reg_sum[78]~264 ) # 
// (!\Mult0|auto_generated|add41_result[43]~86_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[61]~122_combout ),
	.datab(\Mult0|auto_generated|add41_result[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[78]~264 ),
	.combout(\reg_sum[79]~265_combout ),
	.cout(\reg_sum[79]~266 ));
// synopsys translate_off
defparam \reg_sum[79]~265 .lut_mask = 16'h9617;
defparam \reg_sum[79]~265 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N29
dffeas \reg_sum[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[79]~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[79] .is_wysiwyg = "true";
defparam \reg_sum[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[62]~124 (
// Equation(s):
// \Mult0|auto_generated|add33_result[62]~124_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT8  $ (\Mult0|auto_generated|mac_out14~DATAOUT26  $ (!\Mult0|auto_generated|add33_result[61]~123 )))) # (GND)
// \Mult0|auto_generated|add33_result[62]~125  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT8  & ((\Mult0|auto_generated|mac_out14~DATAOUT26 ) # (!\Mult0|auto_generated|add33_result[61]~123 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT26  & !\Mult0|auto_generated|add33_result[61]~123 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[61]~123 ),
	.combout(\Mult0|auto_generated|add33_result[62]~124_combout ),
	.cout(\Mult0|auto_generated|add33_result[62]~125 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[62]~124 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[62]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[44]~88 (
// Equation(s):
// \Mult0|auto_generated|add41_result[44]~88_combout  = ((\Mult0|auto_generated|mac_out12~DATAOUT26  $ (\Mult0|auto_generated|mac_out18~DATAOUT8  $ (!\Mult0|auto_generated|add41_result[43]~87 )))) # (GND)
// \Mult0|auto_generated|add41_result[44]~89  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT26  & ((\Mult0|auto_generated|mac_out18~DATAOUT8 ) # (!\Mult0|auto_generated|add41_result[43]~87 ))) # (!\Mult0|auto_generated|mac_out12~DATAOUT26  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT8  & !\Mult0|auto_generated|add41_result[43]~87 )))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT26 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[43]~87 ),
	.combout(\Mult0|auto_generated|add41_result[44]~88_combout ),
	.cout(\Mult0|auto_generated|add41_result[44]~89 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[44]~88 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
fiftyfivenm_lcell_comb \reg_sum[80]~267 (
// Equation(s):
// \reg_sum[80]~267_combout  = ((\Mult0|auto_generated|add33_result[62]~124_combout  $ (\Mult0|auto_generated|add41_result[44]~88_combout  $ (!\reg_sum[79]~266 )))) # (GND)
// \reg_sum[80]~268  = CARRY((\Mult0|auto_generated|add33_result[62]~124_combout  & ((\Mult0|auto_generated|add41_result[44]~88_combout ) # (!\reg_sum[79]~266 ))) # (!\Mult0|auto_generated|add33_result[62]~124_combout  & 
// (\Mult0|auto_generated|add41_result[44]~88_combout  & !\reg_sum[79]~266 )))

	.dataa(\Mult0|auto_generated|add33_result[62]~124_combout ),
	.datab(\Mult0|auto_generated|add41_result[44]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[79]~266 ),
	.combout(\reg_sum[80]~267_combout ),
	.cout(\reg_sum[80]~268 ));
// synopsys translate_off
defparam \reg_sum[80]~267 .lut_mask = 16'h698E;
defparam \reg_sum[80]~267 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y27_N31
dffeas \reg_sum[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[80]~267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[80] .is_wysiwyg = "true";
defparam \reg_sum[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[63]~126 (
// Equation(s):
// \Mult0|auto_generated|add33_result[63]~126_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT27  & ((\Mult0|auto_generated|mac_out16~DATAOUT9  & (\Mult0|auto_generated|add33_result[62]~125  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT9  & 
// (!\Mult0|auto_generated|add33_result[62]~125 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT27  & ((\Mult0|auto_generated|mac_out16~DATAOUT9  & (!\Mult0|auto_generated|add33_result[62]~125 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT9  & 
// ((\Mult0|auto_generated|add33_result[62]~125 ) # (GND)))))
// \Mult0|auto_generated|add33_result[63]~127  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT27  & (!\Mult0|auto_generated|mac_out16~DATAOUT9  & !\Mult0|auto_generated|add33_result[62]~125 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT27  & 
// ((!\Mult0|auto_generated|add33_result[62]~125 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[62]~125 ),
	.combout(\Mult0|auto_generated|add33_result[63]~126_combout ),
	.cout(\Mult0|auto_generated|add33_result[63]~127 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[63]~126 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[63]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[45]~90 (
// Equation(s):
// \Mult0|auto_generated|add41_result[45]~90_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT9  & ((\Mult0|auto_generated|mac_out12~DATAOUT27  & (\Mult0|auto_generated|add41_result[44]~89  & VCC)) # (!\Mult0|auto_generated|mac_out12~DATAOUT27  & 
// (!\Mult0|auto_generated|add41_result[44]~89 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT9  & ((\Mult0|auto_generated|mac_out12~DATAOUT27  & (!\Mult0|auto_generated|add41_result[44]~89 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT27  & 
// ((\Mult0|auto_generated|add41_result[44]~89 ) # (GND)))))
// \Mult0|auto_generated|add41_result[45]~91  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT9  & (!\Mult0|auto_generated|mac_out12~DATAOUT27  & !\Mult0|auto_generated|add41_result[44]~89 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT9  & 
// ((!\Mult0|auto_generated|add41_result[44]~89 ) # (!\Mult0|auto_generated|mac_out12~DATAOUT27 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[44]~89 ),
	.combout(\Mult0|auto_generated|add41_result[45]~90_combout ),
	.cout(\Mult0|auto_generated|add41_result[45]~91 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[45]~90 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
fiftyfivenm_lcell_comb \reg_sum[81]~269 (
// Equation(s):
// \reg_sum[81]~269_combout  = (\Mult0|auto_generated|add33_result[63]~126_combout  & ((\Mult0|auto_generated|add41_result[45]~90_combout  & (\reg_sum[80]~268  & VCC)) # (!\Mult0|auto_generated|add41_result[45]~90_combout  & (!\reg_sum[80]~268 )))) # 
// (!\Mult0|auto_generated|add33_result[63]~126_combout  & ((\Mult0|auto_generated|add41_result[45]~90_combout  & (!\reg_sum[80]~268 )) # (!\Mult0|auto_generated|add41_result[45]~90_combout  & ((\reg_sum[80]~268 ) # (GND)))))
// \reg_sum[81]~270  = CARRY((\Mult0|auto_generated|add33_result[63]~126_combout  & (!\Mult0|auto_generated|add41_result[45]~90_combout  & !\reg_sum[80]~268 )) # (!\Mult0|auto_generated|add33_result[63]~126_combout  & ((!\reg_sum[80]~268 ) # 
// (!\Mult0|auto_generated|add41_result[45]~90_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[63]~126_combout ),
	.datab(\Mult0|auto_generated|add41_result[45]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[80]~268 ),
	.combout(\reg_sum[81]~269_combout ),
	.cout(\reg_sum[81]~270 ));
// synopsys translate_off
defparam \reg_sum[81]~269 .lut_mask = 16'h9617;
defparam \reg_sum[81]~269 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N1
dffeas \reg_sum[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[81]~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[81] .is_wysiwyg = "true";
defparam \reg_sum[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[46]~92 (
// Equation(s):
// \Mult0|auto_generated|add41_result[46]~92_combout  = ((\Mult0|auto_generated|mac_out12~DATAOUT28  $ (\Mult0|auto_generated|mac_out18~DATAOUT10  $ (!\Mult0|auto_generated|add41_result[45]~91 )))) # (GND)
// \Mult0|auto_generated|add41_result[46]~93  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT28  & ((\Mult0|auto_generated|mac_out18~DATAOUT10 ) # (!\Mult0|auto_generated|add41_result[45]~91 ))) # (!\Mult0|auto_generated|mac_out12~DATAOUT28  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT10  & !\Mult0|auto_generated|add41_result[45]~91 )))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT28 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[45]~91 ),
	.combout(\Mult0|auto_generated|add41_result[46]~92_combout ),
	.cout(\Mult0|auto_generated|add41_result[46]~93 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[46]~92 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[64]~128 (
// Equation(s):
// \Mult0|auto_generated|add33_result[64]~128_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT10  $ (\Mult0|auto_generated|mac_out14~DATAOUT28  $ (!\Mult0|auto_generated|add33_result[63]~127 )))) # (GND)
// \Mult0|auto_generated|add33_result[64]~129  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT10  & ((\Mult0|auto_generated|mac_out14~DATAOUT28 ) # (!\Mult0|auto_generated|add33_result[63]~127 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out14~DATAOUT28  & !\Mult0|auto_generated|add33_result[63]~127 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[63]~127 ),
	.combout(\Mult0|auto_generated|add33_result[64]~128_combout ),
	.cout(\Mult0|auto_generated|add33_result[64]~129 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[64]~128 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[64]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N2
fiftyfivenm_lcell_comb \reg_sum[82]~271 (
// Equation(s):
// \reg_sum[82]~271_combout  = ((\Mult0|auto_generated|add41_result[46]~92_combout  $ (\Mult0|auto_generated|add33_result[64]~128_combout  $ (!\reg_sum[81]~270 )))) # (GND)
// \reg_sum[82]~272  = CARRY((\Mult0|auto_generated|add41_result[46]~92_combout  & ((\Mult0|auto_generated|add33_result[64]~128_combout ) # (!\reg_sum[81]~270 ))) # (!\Mult0|auto_generated|add41_result[46]~92_combout  & 
// (\Mult0|auto_generated|add33_result[64]~128_combout  & !\reg_sum[81]~270 )))

	.dataa(\Mult0|auto_generated|add41_result[46]~92_combout ),
	.datab(\Mult0|auto_generated|add33_result[64]~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[81]~270 ),
	.combout(\reg_sum[82]~271_combout ),
	.cout(\reg_sum[82]~272 ));
// synopsys translate_off
defparam \reg_sum[82]~271 .lut_mask = 16'h698E;
defparam \reg_sum[82]~271 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N3
dffeas \reg_sum[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[82]~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[82] .is_wysiwyg = "true";
defparam \reg_sum[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[47]~94 (
// Equation(s):
// \Mult0|auto_generated|add41_result[47]~94_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT29  & ((\Mult0|auto_generated|mac_out18~DATAOUT11  & (\Mult0|auto_generated|add41_result[46]~93  & VCC)) # (!\Mult0|auto_generated|mac_out18~DATAOUT11  & 
// (!\Mult0|auto_generated|add41_result[46]~93 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT29  & ((\Mult0|auto_generated|mac_out18~DATAOUT11  & (!\Mult0|auto_generated|add41_result[46]~93 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT11  & 
// ((\Mult0|auto_generated|add41_result[46]~93 ) # (GND)))))
// \Mult0|auto_generated|add41_result[47]~95  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT29  & (!\Mult0|auto_generated|mac_out18~DATAOUT11  & !\Mult0|auto_generated|add41_result[46]~93 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT29  & 
// ((!\Mult0|auto_generated|add41_result[46]~93 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[46]~93 ),
	.combout(\Mult0|auto_generated|add41_result[47]~94_combout ),
	.cout(\Mult0|auto_generated|add41_result[47]~95 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[47]~94 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[47]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[65]~130 (
// Equation(s):
// \Mult0|auto_generated|add33_result[65]~130_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT29  & ((\Mult0|auto_generated|mac_out16~DATAOUT11  & (\Mult0|auto_generated|add33_result[64]~129  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT11  & 
// (!\Mult0|auto_generated|add33_result[64]~129 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT29  & ((\Mult0|auto_generated|mac_out16~DATAOUT11  & (!\Mult0|auto_generated|add33_result[64]~129 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT11  & 
// ((\Mult0|auto_generated|add33_result[64]~129 ) # (GND)))))
// \Mult0|auto_generated|add33_result[65]~131  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT29  & (!\Mult0|auto_generated|mac_out16~DATAOUT11  & !\Mult0|auto_generated|add33_result[64]~129 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT29  & 
// ((!\Mult0|auto_generated|add33_result[64]~129 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[64]~129 ),
	.combout(\Mult0|auto_generated|add33_result[65]~130_combout ),
	.cout(\Mult0|auto_generated|add33_result[65]~131 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[65]~130 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[65]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
fiftyfivenm_lcell_comb \reg_sum[83]~273 (
// Equation(s):
// \reg_sum[83]~273_combout  = (\Mult0|auto_generated|add41_result[47]~94_combout  & ((\Mult0|auto_generated|add33_result[65]~130_combout  & (\reg_sum[82]~272  & VCC)) # (!\Mult0|auto_generated|add33_result[65]~130_combout  & (!\reg_sum[82]~272 )))) # 
// (!\Mult0|auto_generated|add41_result[47]~94_combout  & ((\Mult0|auto_generated|add33_result[65]~130_combout  & (!\reg_sum[82]~272 )) # (!\Mult0|auto_generated|add33_result[65]~130_combout  & ((\reg_sum[82]~272 ) # (GND)))))
// \reg_sum[83]~274  = CARRY((\Mult0|auto_generated|add41_result[47]~94_combout  & (!\Mult0|auto_generated|add33_result[65]~130_combout  & !\reg_sum[82]~272 )) # (!\Mult0|auto_generated|add41_result[47]~94_combout  & ((!\reg_sum[82]~272 ) # 
// (!\Mult0|auto_generated|add33_result[65]~130_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[47]~94_combout ),
	.datab(\Mult0|auto_generated|add33_result[65]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[82]~272 ),
	.combout(\reg_sum[83]~273_combout ),
	.cout(\reg_sum[83]~274 ));
// synopsys translate_off
defparam \reg_sum[83]~273 .lut_mask = 16'h9617;
defparam \reg_sum[83]~273 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N5
dffeas \reg_sum[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[83]~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[83] .is_wysiwyg = "true";
defparam \reg_sum[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[66]~132 (
// Equation(s):
// \Mult0|auto_generated|add33_result[66]~132_combout  = ((\Mult0|auto_generated|mac_out14~DATAOUT30  $ (\Mult0|auto_generated|mac_out16~DATAOUT12  $ (!\Mult0|auto_generated|add33_result[65]~131 )))) # (GND)
// \Mult0|auto_generated|add33_result[66]~133  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT30  & ((\Mult0|auto_generated|mac_out16~DATAOUT12 ) # (!\Mult0|auto_generated|add33_result[65]~131 ))) # (!\Mult0|auto_generated|mac_out14~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out16~DATAOUT12  & !\Mult0|auto_generated|add33_result[65]~131 )))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[65]~131 ),
	.combout(\Mult0|auto_generated|add33_result[66]~132_combout ),
	.cout(\Mult0|auto_generated|add33_result[66]~133 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[66]~132 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[66]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[48]~96 (
// Equation(s):
// \Mult0|auto_generated|add41_result[48]~96_combout  = ((\Mult0|auto_generated|mac_out18~DATAOUT12  $ (\Mult0|auto_generated|mac_out12~DATAOUT30  $ (!\Mult0|auto_generated|add41_result[47]~95 )))) # (GND)
// \Mult0|auto_generated|add41_result[48]~97  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT12  & ((\Mult0|auto_generated|mac_out12~DATAOUT30 ) # (!\Mult0|auto_generated|add41_result[47]~95 ))) # (!\Mult0|auto_generated|mac_out18~DATAOUT12  & 
// (\Mult0|auto_generated|mac_out12~DATAOUT30  & !\Mult0|auto_generated|add41_result[47]~95 )))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT12 ),
	.datab(\Mult0|auto_generated|mac_out12~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[47]~95 ),
	.combout(\Mult0|auto_generated|add41_result[48]~96_combout ),
	.cout(\Mult0|auto_generated|add41_result[48]~97 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[48]~96 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[48]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
fiftyfivenm_lcell_comb \reg_sum[84]~275 (
// Equation(s):
// \reg_sum[84]~275_combout  = ((\Mult0|auto_generated|add33_result[66]~132_combout  $ (\Mult0|auto_generated|add41_result[48]~96_combout  $ (!\reg_sum[83]~274 )))) # (GND)
// \reg_sum[84]~276  = CARRY((\Mult0|auto_generated|add33_result[66]~132_combout  & ((\Mult0|auto_generated|add41_result[48]~96_combout ) # (!\reg_sum[83]~274 ))) # (!\Mult0|auto_generated|add33_result[66]~132_combout  & 
// (\Mult0|auto_generated|add41_result[48]~96_combout  & !\reg_sum[83]~274 )))

	.dataa(\Mult0|auto_generated|add33_result[66]~132_combout ),
	.datab(\Mult0|auto_generated|add41_result[48]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[83]~274 ),
	.combout(\reg_sum[84]~275_combout ),
	.cout(\reg_sum[84]~276 ));
// synopsys translate_off
defparam \reg_sum[84]~275 .lut_mask = 16'h698E;
defparam \reg_sum[84]~275 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N7
dffeas \reg_sum[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[84]~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[84] .is_wysiwyg = "true";
defparam \reg_sum[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[49]~98 (
// Equation(s):
// \Mult0|auto_generated|add41_result[49]~98_combout  = (\Mult0|auto_generated|mac_out12~DATAOUT31  & ((\Mult0|auto_generated|mac_out18~DATAOUT13  & (\Mult0|auto_generated|add41_result[48]~97  & VCC)) # (!\Mult0|auto_generated|mac_out18~DATAOUT13  & 
// (!\Mult0|auto_generated|add41_result[48]~97 )))) # (!\Mult0|auto_generated|mac_out12~DATAOUT31  & ((\Mult0|auto_generated|mac_out18~DATAOUT13  & (!\Mult0|auto_generated|add41_result[48]~97 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT13  & 
// ((\Mult0|auto_generated|add41_result[48]~97 ) # (GND)))))
// \Mult0|auto_generated|add41_result[49]~99  = CARRY((\Mult0|auto_generated|mac_out12~DATAOUT31  & (!\Mult0|auto_generated|mac_out18~DATAOUT13  & !\Mult0|auto_generated|add41_result[48]~97 )) # (!\Mult0|auto_generated|mac_out12~DATAOUT31  & 
// ((!\Mult0|auto_generated|add41_result[48]~97 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out12~DATAOUT31 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[48]~97 ),
	.combout(\Mult0|auto_generated|add41_result[49]~98_combout ),
	.cout(\Mult0|auto_generated|add41_result[49]~99 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[49]~98 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[49]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[67]~134 (
// Equation(s):
// \Mult0|auto_generated|add33_result[67]~134_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT31  & ((\Mult0|auto_generated|mac_out16~DATAOUT13  & (\Mult0|auto_generated|add33_result[66]~133  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT13  & 
// (!\Mult0|auto_generated|add33_result[66]~133 )))) # (!\Mult0|auto_generated|mac_out14~DATAOUT31  & ((\Mult0|auto_generated|mac_out16~DATAOUT13  & (!\Mult0|auto_generated|add33_result[66]~133 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT13  & 
// ((\Mult0|auto_generated|add33_result[66]~133 ) # (GND)))))
// \Mult0|auto_generated|add33_result[67]~135  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT31  & (!\Mult0|auto_generated|mac_out16~DATAOUT13  & !\Mult0|auto_generated|add33_result[66]~133 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT31  & 
// ((!\Mult0|auto_generated|add33_result[66]~133 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT31 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[66]~133 ),
	.combout(\Mult0|auto_generated|add33_result[67]~134_combout ),
	.cout(\Mult0|auto_generated|add33_result[67]~135 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[67]~134 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[67]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
fiftyfivenm_lcell_comb \reg_sum[85]~277 (
// Equation(s):
// \reg_sum[85]~277_combout  = (\Mult0|auto_generated|add41_result[49]~98_combout  & ((\Mult0|auto_generated|add33_result[67]~134_combout  & (\reg_sum[84]~276  & VCC)) # (!\Mult0|auto_generated|add33_result[67]~134_combout  & (!\reg_sum[84]~276 )))) # 
// (!\Mult0|auto_generated|add41_result[49]~98_combout  & ((\Mult0|auto_generated|add33_result[67]~134_combout  & (!\reg_sum[84]~276 )) # (!\Mult0|auto_generated|add33_result[67]~134_combout  & ((\reg_sum[84]~276 ) # (GND)))))
// \reg_sum[85]~278  = CARRY((\Mult0|auto_generated|add41_result[49]~98_combout  & (!\Mult0|auto_generated|add33_result[67]~134_combout  & !\reg_sum[84]~276 )) # (!\Mult0|auto_generated|add41_result[49]~98_combout  & ((!\reg_sum[84]~276 ) # 
// (!\Mult0|auto_generated|add33_result[67]~134_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[49]~98_combout ),
	.datab(\Mult0|auto_generated|add33_result[67]~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[84]~276 ),
	.combout(\reg_sum[85]~277_combout ),
	.cout(\reg_sum[85]~278 ));
// synopsys translate_off
defparam \reg_sum[85]~277 .lut_mask = 16'h9617;
defparam \reg_sum[85]~277 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N9
dffeas \reg_sum[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[85]~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[85] .is_wysiwyg = "true";
defparam \reg_sum[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[68]~136 (
// Equation(s):
// \Mult0|auto_generated|add33_result[68]~136_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT14  $ (\Mult0|auto_generated|mac_out18~DATAOUT14  $ (!\Mult0|auto_generated|add33_result[67]~135 )))) # (GND)
// \Mult0|auto_generated|add33_result[68]~137  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT14  & ((\Mult0|auto_generated|mac_out18~DATAOUT14 ) # (!\Mult0|auto_generated|add33_result[67]~135 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT14  & !\Mult0|auto_generated|add33_result[67]~135 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[67]~135 ),
	.combout(\Mult0|auto_generated|add33_result[68]~136_combout ),
	.cout(\Mult0|auto_generated|add33_result[68]~137 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[68]~136 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[68]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[50]~100 (
// Equation(s):
// \Mult0|auto_generated|add41_result[50]~100_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT32  & (\Mult0|auto_generated|add41_result[49]~99  $ (GND))) # (!\Mult0|auto_generated|mac_out14~DATAOUT32  & (!\Mult0|auto_generated|add41_result[49]~99  & VCC))
// \Mult0|auto_generated|add41_result[50]~101  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT32  & !\Mult0|auto_generated|add41_result[49]~99 ))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[49]~99 ),
	.combout(\Mult0|auto_generated|add41_result[50]~100_combout ),
	.cout(\Mult0|auto_generated|add41_result[50]~101 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[50]~100 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[50]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
fiftyfivenm_lcell_comb \reg_sum[86]~279 (
// Equation(s):
// \reg_sum[86]~279_combout  = ((\Mult0|auto_generated|add33_result[68]~136_combout  $ (\Mult0|auto_generated|add41_result[50]~100_combout  $ (!\reg_sum[85]~278 )))) # (GND)
// \reg_sum[86]~280  = CARRY((\Mult0|auto_generated|add33_result[68]~136_combout  & ((\Mult0|auto_generated|add41_result[50]~100_combout ) # (!\reg_sum[85]~278 ))) # (!\Mult0|auto_generated|add33_result[68]~136_combout  & 
// (\Mult0|auto_generated|add41_result[50]~100_combout  & !\reg_sum[85]~278 )))

	.dataa(\Mult0|auto_generated|add33_result[68]~136_combout ),
	.datab(\Mult0|auto_generated|add41_result[50]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[85]~278 ),
	.combout(\reg_sum[86]~279_combout ),
	.cout(\reg_sum[86]~280 ));
// synopsys translate_off
defparam \reg_sum[86]~279 .lut_mask = 16'h698E;
defparam \reg_sum[86]~279 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N11
dffeas \reg_sum[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[86]~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[86] .is_wysiwyg = "true";
defparam \reg_sum[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[51]~102 (
// Equation(s):
// \Mult0|auto_generated|add41_result[51]~102_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT33  & (!\Mult0|auto_generated|add41_result[50]~101 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT33  & ((\Mult0|auto_generated|add41_result[50]~101 ) # (GND)))
// \Mult0|auto_generated|add41_result[51]~103  = CARRY((!\Mult0|auto_generated|add41_result[50]~101 ) # (!\Mult0|auto_generated|mac_out14~DATAOUT33 ))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT33 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[50]~101 ),
	.combout(\Mult0|auto_generated|add41_result[51]~102_combout ),
	.cout(\Mult0|auto_generated|add41_result[51]~103 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[51]~102 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[51]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[69]~138 (
// Equation(s):
// \Mult0|auto_generated|add33_result[69]~138_combout  = (\Mult0|auto_generated|mac_out16~DATAOUT15  & ((\Mult0|auto_generated|mac_out18~DATAOUT15  & (\Mult0|auto_generated|add33_result[68]~137  & VCC)) # (!\Mult0|auto_generated|mac_out18~DATAOUT15  & 
// (!\Mult0|auto_generated|add33_result[68]~137 )))) # (!\Mult0|auto_generated|mac_out16~DATAOUT15  & ((\Mult0|auto_generated|mac_out18~DATAOUT15  & (!\Mult0|auto_generated|add33_result[68]~137 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT15  & 
// ((\Mult0|auto_generated|add33_result[68]~137 ) # (GND)))))
// \Mult0|auto_generated|add33_result[69]~139  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT15  & (!\Mult0|auto_generated|mac_out18~DATAOUT15  & !\Mult0|auto_generated|add33_result[68]~137 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT15  & 
// ((!\Mult0|auto_generated|add33_result[68]~137 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[68]~137 ),
	.combout(\Mult0|auto_generated|add33_result[69]~138_combout ),
	.cout(\Mult0|auto_generated|add33_result[69]~139 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[69]~138 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[69]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
fiftyfivenm_lcell_comb \reg_sum[87]~281 (
// Equation(s):
// \reg_sum[87]~281_combout  = (\Mult0|auto_generated|add41_result[51]~102_combout  & ((\Mult0|auto_generated|add33_result[69]~138_combout  & (\reg_sum[86]~280  & VCC)) # (!\Mult0|auto_generated|add33_result[69]~138_combout  & (!\reg_sum[86]~280 )))) # 
// (!\Mult0|auto_generated|add41_result[51]~102_combout  & ((\Mult0|auto_generated|add33_result[69]~138_combout  & (!\reg_sum[86]~280 )) # (!\Mult0|auto_generated|add33_result[69]~138_combout  & ((\reg_sum[86]~280 ) # (GND)))))
// \reg_sum[87]~282  = CARRY((\Mult0|auto_generated|add41_result[51]~102_combout  & (!\Mult0|auto_generated|add33_result[69]~138_combout  & !\reg_sum[86]~280 )) # (!\Mult0|auto_generated|add41_result[51]~102_combout  & ((!\reg_sum[86]~280 ) # 
// (!\Mult0|auto_generated|add33_result[69]~138_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[51]~102_combout ),
	.datab(\Mult0|auto_generated|add33_result[69]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[86]~280 ),
	.combout(\reg_sum[87]~281_combout ),
	.cout(\reg_sum[87]~282 ));
// synopsys translate_off
defparam \reg_sum[87]~281 .lut_mask = 16'h9617;
defparam \reg_sum[87]~281 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N13
dffeas \reg_sum[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[87]~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[87] .is_wysiwyg = "true";
defparam \reg_sum[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[70]~140 (
// Equation(s):
// \Mult0|auto_generated|add33_result[70]~140_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT16  $ (\Mult0|auto_generated|mac_out18~DATAOUT16  $ (!\Mult0|auto_generated|add33_result[69]~139 )))) # (GND)
// \Mult0|auto_generated|add33_result[70]~141  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT16  & ((\Mult0|auto_generated|mac_out18~DATAOUT16 ) # (!\Mult0|auto_generated|add33_result[69]~139 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT16  & !\Mult0|auto_generated|add33_result[69]~139 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[69]~139 ),
	.combout(\Mult0|auto_generated|add33_result[70]~140_combout ),
	.cout(\Mult0|auto_generated|add33_result[70]~141 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[70]~140 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[70]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[52]~104 (
// Equation(s):
// \Mult0|auto_generated|add41_result[52]~104_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT34  & (\Mult0|auto_generated|add41_result[51]~103  $ (GND))) # (!\Mult0|auto_generated|mac_out14~DATAOUT34  & (!\Mult0|auto_generated|add41_result[51]~103  & 
// VCC))
// \Mult0|auto_generated|add41_result[52]~105  = CARRY((\Mult0|auto_generated|mac_out14~DATAOUT34  & !\Mult0|auto_generated|add41_result[51]~103 ))

	.dataa(\Mult0|auto_generated|mac_out14~DATAOUT34 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[51]~103 ),
	.combout(\Mult0|auto_generated|add41_result[52]~104_combout ),
	.cout(\Mult0|auto_generated|add41_result[52]~105 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[52]~104 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[52]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N14
fiftyfivenm_lcell_comb \reg_sum[88]~283 (
// Equation(s):
// \reg_sum[88]~283_combout  = ((\Mult0|auto_generated|add33_result[70]~140_combout  $ (\Mult0|auto_generated|add41_result[52]~104_combout  $ (!\reg_sum[87]~282 )))) # (GND)
// \reg_sum[88]~284  = CARRY((\Mult0|auto_generated|add33_result[70]~140_combout  & ((\Mult0|auto_generated|add41_result[52]~104_combout ) # (!\reg_sum[87]~282 ))) # (!\Mult0|auto_generated|add33_result[70]~140_combout  & 
// (\Mult0|auto_generated|add41_result[52]~104_combout  & !\reg_sum[87]~282 )))

	.dataa(\Mult0|auto_generated|add33_result[70]~140_combout ),
	.datab(\Mult0|auto_generated|add41_result[52]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[87]~282 ),
	.combout(\reg_sum[88]~283_combout ),
	.cout(\reg_sum[88]~284 ));
// synopsys translate_off
defparam \reg_sum[88]~283 .lut_mask = 16'h698E;
defparam \reg_sum[88]~283 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N15
dffeas \reg_sum[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[88]~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[88] .is_wysiwyg = "true";
defparam \reg_sum[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[71]~142 (
// Equation(s):
// \Mult0|auto_generated|add33_result[71]~142_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT17  & ((\Mult0|auto_generated|mac_out16~DATAOUT17  & (\Mult0|auto_generated|add33_result[70]~141  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT17  & 
// (!\Mult0|auto_generated|add33_result[70]~141 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT17  & ((\Mult0|auto_generated|mac_out16~DATAOUT17  & (!\Mult0|auto_generated|add33_result[70]~141 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT17  & 
// ((\Mult0|auto_generated|add33_result[70]~141 ) # (GND)))))
// \Mult0|auto_generated|add33_result[71]~143  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT17  & (!\Mult0|auto_generated|mac_out16~DATAOUT17  & !\Mult0|auto_generated|add33_result[70]~141 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT17  & 
// ((!\Mult0|auto_generated|add33_result[70]~141 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[70]~141 ),
	.combout(\Mult0|auto_generated|add33_result[71]~142_combout ),
	.cout(\Mult0|auto_generated|add33_result[71]~143 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[71]~142 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[71]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[53]~106 (
// Equation(s):
// \Mult0|auto_generated|add41_result[53]~106_combout  = (\Mult0|auto_generated|mac_out14~DATAOUT35  & (!\Mult0|auto_generated|add41_result[52]~105 )) # (!\Mult0|auto_generated|mac_out14~DATAOUT35  & ((\Mult0|auto_generated|add41_result[52]~105 ) # (GND)))
// \Mult0|auto_generated|add41_result[53]~107  = CARRY((!\Mult0|auto_generated|add41_result[52]~105 ) # (!\Mult0|auto_generated|mac_out14~DATAOUT35 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out14~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[52]~105 ),
	.combout(\Mult0|auto_generated|add41_result[53]~106_combout ),
	.cout(\Mult0|auto_generated|add41_result[53]~107 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[53]~106 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|add41_result[53]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
fiftyfivenm_lcell_comb \reg_sum[89]~285 (
// Equation(s):
// \reg_sum[89]~285_combout  = (\Mult0|auto_generated|add33_result[71]~142_combout  & ((\Mult0|auto_generated|add41_result[53]~106_combout  & (\reg_sum[88]~284  & VCC)) # (!\Mult0|auto_generated|add41_result[53]~106_combout  & (!\reg_sum[88]~284 )))) # 
// (!\Mult0|auto_generated|add33_result[71]~142_combout  & ((\Mult0|auto_generated|add41_result[53]~106_combout  & (!\reg_sum[88]~284 )) # (!\Mult0|auto_generated|add41_result[53]~106_combout  & ((\reg_sum[88]~284 ) # (GND)))))
// \reg_sum[89]~286  = CARRY((\Mult0|auto_generated|add33_result[71]~142_combout  & (!\Mult0|auto_generated|add41_result[53]~106_combout  & !\reg_sum[88]~284 )) # (!\Mult0|auto_generated|add33_result[71]~142_combout  & ((!\reg_sum[88]~284 ) # 
// (!\Mult0|auto_generated|add41_result[53]~106_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[71]~142_combout ),
	.datab(\Mult0|auto_generated|add41_result[53]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[88]~284 ),
	.combout(\reg_sum[89]~285_combout ),
	.cout(\reg_sum[89]~286 ));
// synopsys translate_off
defparam \reg_sum[89]~285 .lut_mask = 16'h9617;
defparam \reg_sum[89]~285 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N17
dffeas \reg_sum[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[89]~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[89] .is_wysiwyg = "true";
defparam \reg_sum[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
fiftyfivenm_io_ibuf \A[90]~input (
	.i(A[90]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[90]~input0 ));
// synopsys translate_off
defparam \A[90]~input .bus_hold = "false";
defparam \A[90]~input .listen_to_nsleep_signal = "false";
defparam \A[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
fiftyfivenm_lcell_comb \reg_A[90]~feeder (
// Equation(s):
// \reg_A[90]~feeder_combout  = \A[90]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[90]~input0 ),
	.cin(gnd),
	.combout(\reg_A[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[90]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N17
dffeas \reg_A[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[90] .is_wysiwyg = "true";
defparam \reg_A[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
fiftyfivenm_io_ibuf \B[90]~input (
	.i(B[90]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[90]~input0 ));
// synopsys translate_off
defparam \B[90]~input .bus_hold = "false";
defparam \B[90]~input .listen_to_nsleep_signal = "false";
defparam \B[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N3
dffeas \reg_B[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[90]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[90] .is_wysiwyg = "true";
defparam \reg_B[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N4
fiftyfivenm_lcell_comb \Add0~180 (
// Equation(s):
// \Add0~180_combout  = ((reg_A[90] $ (reg_B[90] $ (!\Add0~179 )))) # (GND)
// \Add0~181  = CARRY((reg_A[90] & ((reg_B[90]) # (!\Add0~179 ))) # (!reg_A[90] & (reg_B[90] & !\Add0~179 )))

	.dataa(reg_A[90]),
	.datab(reg_B[90]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~179 ),
	.combout(\Add0~180_combout ),
	.cout(\Add0~181 ));
// synopsys translate_off
defparam \Add0~180 .lut_mask = 16'h698E;
defparam \Add0~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
fiftyfivenm_io_ibuf \B[91]~input (
	.i(B[91]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[91]~input0 ));
// synopsys translate_off
defparam \B[91]~input .bus_hold = "false";
defparam \B[91]~input .listen_to_nsleep_signal = "false";
defparam \B[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y23_N17
dffeas \reg_B[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[91]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[91] .is_wysiwyg = "true";
defparam \reg_B[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N16
fiftyfivenm_io_ibuf \A[91]~input (
	.i(A[91]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[91]~input0 ));
// synopsys translate_off
defparam \A[91]~input .bus_hold = "false";
defparam \A[91]~input .listen_to_nsleep_signal = "false";
defparam \A[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N1
dffeas \reg_A[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[91]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[91] .is_wysiwyg = "true";
defparam \reg_A[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N6
fiftyfivenm_lcell_comb \Add0~182 (
// Equation(s):
// \Add0~182_combout  = (reg_B[91] & ((reg_A[91] & (\Add0~181  & VCC)) # (!reg_A[91] & (!\Add0~181 )))) # (!reg_B[91] & ((reg_A[91] & (!\Add0~181 )) # (!reg_A[91] & ((\Add0~181 ) # (GND)))))
// \Add0~183  = CARRY((reg_B[91] & (!reg_A[91] & !\Add0~181 )) # (!reg_B[91] & ((!\Add0~181 ) # (!reg_A[91]))))

	.dataa(reg_B[91]),
	.datab(reg_A[91]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~181 ),
	.combout(\Add0~182_combout ),
	.cout(\Add0~183 ));
// synopsys translate_off
defparam \Add0~182 .lut_mask = 16'h9617;
defparam \Add0~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N24
fiftyfivenm_io_ibuf \A[92]~input (
	.i(A[92]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[92]~input0 ));
// synopsys translate_off
defparam \A[92]~input .bus_hold = "false";
defparam \A[92]~input .listen_to_nsleep_signal = "false";
defparam \A[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N31
dffeas \reg_A[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[92]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[92] .is_wysiwyg = "true";
defparam \reg_A[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
fiftyfivenm_io_ibuf \B[92]~input (
	.i(B[92]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[92]~input0 ));
// synopsys translate_off
defparam \B[92]~input .bus_hold = "false";
defparam \B[92]~input .listen_to_nsleep_signal = "false";
defparam \B[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y23_N15
dffeas \reg_B[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[92]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[92] .is_wysiwyg = "true";
defparam \reg_B[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N8
fiftyfivenm_lcell_comb \Add0~184 (
// Equation(s):
// \Add0~184_combout  = ((reg_A[92] $ (reg_B[92] $ (!\Add0~183 )))) # (GND)
// \Add0~185  = CARRY((reg_A[92] & ((reg_B[92]) # (!\Add0~183 ))) # (!reg_A[92] & (reg_B[92] & !\Add0~183 )))

	.dataa(reg_A[92]),
	.datab(reg_B[92]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~183 ),
	.combout(\Add0~184_combout ),
	.cout(\Add0~185 ));
// synopsys translate_off
defparam \Add0~184 .lut_mask = 16'h698E;
defparam \Add0~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N10
fiftyfivenm_io_ibuf \A[93]~input (
	.i(A[93]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[93]~input0 ));
// synopsys translate_off
defparam \A[93]~input .bus_hold = "false";
defparam \A[93]~input .listen_to_nsleep_signal = "false";
defparam \A[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N11
dffeas \reg_A[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[93]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[93] .is_wysiwyg = "true";
defparam \reg_A[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
fiftyfivenm_io_ibuf \B[93]~input (
	.i(B[93]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[93]~input0 ));
// synopsys translate_off
defparam \B[93]~input .bus_hold = "false";
defparam \B[93]~input .listen_to_nsleep_signal = "false";
defparam \B[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N20
fiftyfivenm_lcell_comb \reg_B[93]~feeder (
// Equation(s):
// \reg_B[93]~feeder_combout  = \B[93]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[93]~input0 ),
	.cin(gnd),
	.combout(\reg_B[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[93]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N21
dffeas \reg_B[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[93] .is_wysiwyg = "true";
defparam \reg_B[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N10
fiftyfivenm_lcell_comb \Add0~186 (
// Equation(s):
// \Add0~186_combout  = (reg_A[93] & ((reg_B[93] & (\Add0~185  & VCC)) # (!reg_B[93] & (!\Add0~185 )))) # (!reg_A[93] & ((reg_B[93] & (!\Add0~185 )) # (!reg_B[93] & ((\Add0~185 ) # (GND)))))
// \Add0~187  = CARRY((reg_A[93] & (!reg_B[93] & !\Add0~185 )) # (!reg_A[93] & ((!\Add0~185 ) # (!reg_B[93]))))

	.dataa(reg_A[93]),
	.datab(reg_B[93]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~185 ),
	.combout(\Add0~186_combout ),
	.cout(\Add0~187 ));
// synopsys translate_off
defparam \Add0~186 .lut_mask = 16'h9617;
defparam \Add0~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N18
fiftyfivenm_io_ibuf \B[94]~input (
	.i(B[94]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[94]~input0 ));
// synopsys translate_off
defparam \B[94]~input .bus_hold = "false";
defparam \B[94]~input .listen_to_nsleep_signal = "false";
defparam \B[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N8
fiftyfivenm_lcell_comb \reg_B[94]~feeder (
// Equation(s):
// \reg_B[94]~feeder_combout  = \B[94]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[94]~input0 ),
	.cin(gnd),
	.combout(\reg_B[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[94]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N9
dffeas \reg_B[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[94] .is_wysiwyg = "true";
defparam \reg_B[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N22
fiftyfivenm_io_ibuf \A[94]~input (
	.i(A[94]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[94]~input0 ));
// synopsys translate_off
defparam \A[94]~input .bus_hold = "false";
defparam \A[94]~input .listen_to_nsleep_signal = "false";
defparam \A[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N22
fiftyfivenm_lcell_comb \reg_A[94]~feeder (
// Equation(s):
// \reg_A[94]~feeder_combout  = \A[94]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[94]~input0 ),
	.cin(gnd),
	.combout(\reg_A[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[94]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N23
dffeas \reg_A[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[94] .is_wysiwyg = "true";
defparam \reg_A[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N12
fiftyfivenm_lcell_comb \Add0~188 (
// Equation(s):
// \Add0~188_combout  = ((reg_B[94] $ (reg_A[94] $ (!\Add0~187 )))) # (GND)
// \Add0~189  = CARRY((reg_B[94] & ((reg_A[94]) # (!\Add0~187 ))) # (!reg_B[94] & (reg_A[94] & !\Add0~187 )))

	.dataa(reg_B[94]),
	.datab(reg_A[94]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~187 ),
	.combout(\Add0~188_combout ),
	.cout(\Add0~189 ));
// synopsys translate_off
defparam \Add0~188 .lut_mask = 16'h698E;
defparam \Add0~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
fiftyfivenm_io_ibuf \A[95]~input (
	.i(A[95]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[95]~input0 ));
// synopsys translate_off
defparam \A[95]~input .bus_hold = "false";
defparam \A[95]~input .listen_to_nsleep_signal = "false";
defparam \A[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y23_N19
dffeas \reg_A[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[95]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[95] .is_wysiwyg = "true";
defparam \reg_A[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
fiftyfivenm_io_ibuf \B[95]~input (
	.i(B[95]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[95]~input0 ));
// synopsys translate_off
defparam \B[95]~input .bus_hold = "false";
defparam \B[95]~input .listen_to_nsleep_signal = "false";
defparam \B[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N28
fiftyfivenm_lcell_comb \reg_B[95]~feeder (
// Equation(s):
// \reg_B[95]~feeder_combout  = \B[95]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[95]~input0 ),
	.cin(gnd),
	.combout(\reg_B[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[95]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N29
dffeas \reg_B[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[95] .is_wysiwyg = "true";
defparam \reg_B[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N14
fiftyfivenm_lcell_comb \Add0~190 (
// Equation(s):
// \Add0~190_combout  = (reg_A[95] & ((reg_B[95] & (\Add0~189  & VCC)) # (!reg_B[95] & (!\Add0~189 )))) # (!reg_A[95] & ((reg_B[95] & (!\Add0~189 )) # (!reg_B[95] & ((\Add0~189 ) # (GND)))))
// \Add0~191  = CARRY((reg_A[95] & (!reg_B[95] & !\Add0~189 )) # (!reg_A[95] & ((!\Add0~189 ) # (!reg_B[95]))))

	.dataa(reg_A[95]),
	.datab(reg_B[95]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~189 ),
	.combout(\Add0~190_combout ),
	.cout(\Add0~191 ));
// synopsys translate_off
defparam \Add0~190 .lut_mask = 16'h9617;
defparam \Add0~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
fiftyfivenm_io_ibuf \A[96]~input (
	.i(A[96]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[96]~input0 ));
// synopsys translate_off
defparam \A[96]~input .bus_hold = "false";
defparam \A[96]~input .listen_to_nsleep_signal = "false";
defparam \A[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N2
fiftyfivenm_lcell_comb \reg_A[96]~feeder (
// Equation(s):
// \reg_A[96]~feeder_combout  = \A[96]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[96]~input0 ),
	.cin(gnd),
	.combout(\reg_A[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[96]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N3
dffeas \reg_A[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[96] .is_wysiwyg = "true";
defparam \reg_A[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
fiftyfivenm_io_ibuf \B[96]~input (
	.i(B[96]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[96]~input0 ));
// synopsys translate_off
defparam \B[96]~input .bus_hold = "false";
defparam \B[96]~input .listen_to_nsleep_signal = "false";
defparam \B[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y23_N13
dffeas \reg_B[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[96]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[96] .is_wysiwyg = "true";
defparam \reg_B[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N16
fiftyfivenm_lcell_comb \Add0~192 (
// Equation(s):
// \Add0~192_combout  = ((reg_A[96] $ (reg_B[96] $ (!\Add0~191 )))) # (GND)
// \Add0~193  = CARRY((reg_A[96] & ((reg_B[96]) # (!\Add0~191 ))) # (!reg_A[96] & (reg_B[96] & !\Add0~191 )))

	.dataa(reg_A[96]),
	.datab(reg_B[96]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~191 ),
	.combout(\Add0~192_combout ),
	.cout(\Add0~193 ));
// synopsys translate_off
defparam \Add0~192 .lut_mask = 16'h698E;
defparam \Add0~192 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N12
fiftyfivenm_io_ibuf \B[97]~input (
	.i(B[97]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[97]~input0 ));
// synopsys translate_off
defparam \B[97]~input .bus_hold = "false";
defparam \B[97]~input .listen_to_nsleep_signal = "false";
defparam \B[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N13
dffeas \reg_B[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[97]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[97] .is_wysiwyg = "true";
defparam \reg_B[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N12
fiftyfivenm_io_ibuf \A[97]~input (
	.i(A[97]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[97]~input0 ));
// synopsys translate_off
defparam \A[97]~input .bus_hold = "false";
defparam \A[97]~input .listen_to_nsleep_signal = "false";
defparam \A[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N24
fiftyfivenm_lcell_comb \reg_A[97]~feeder (
// Equation(s):
// \reg_A[97]~feeder_combout  = \A[97]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[97]~input0 ),
	.cin(gnd),
	.combout(\reg_A[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[97]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N25
dffeas \reg_A[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[97] .is_wysiwyg = "true";
defparam \reg_A[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N18
fiftyfivenm_lcell_comb \Add0~194 (
// Equation(s):
// \Add0~194_combout  = (reg_B[97] & ((reg_A[97] & (\Add0~193  & VCC)) # (!reg_A[97] & (!\Add0~193 )))) # (!reg_B[97] & ((reg_A[97] & (!\Add0~193 )) # (!reg_A[97] & ((\Add0~193 ) # (GND)))))
// \Add0~195  = CARRY((reg_B[97] & (!reg_A[97] & !\Add0~193 )) # (!reg_B[97] & ((!\Add0~193 ) # (!reg_A[97]))))

	.dataa(reg_B[97]),
	.datab(reg_A[97]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~193 ),
	.combout(\Add0~194_combout ),
	.cout(\Add0~195 ));
// synopsys translate_off
defparam \Add0~194 .lut_mask = 16'h9617;
defparam \Add0~194 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N16
fiftyfivenm_io_ibuf \B[98]~input (
	.i(B[98]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[98]~input0 ));
// synopsys translate_off
defparam \B[98]~input .bus_hold = "false";
defparam \B[98]~input .listen_to_nsleep_signal = "false";
defparam \B[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y23_N27
dffeas \reg_B[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[98]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[98] .is_wysiwyg = "true";
defparam \reg_B[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N14
fiftyfivenm_io_ibuf \A[98]~input (
	.i(A[98]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[98]~input0 ));
// synopsys translate_off
defparam \A[98]~input .bus_hold = "false";
defparam \A[98]~input .listen_to_nsleep_signal = "false";
defparam \A[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y23_N21
dffeas \reg_A[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[98]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[98] .is_wysiwyg = "true";
defparam \reg_A[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N20
fiftyfivenm_lcell_comb \Add0~196 (
// Equation(s):
// \Add0~196_combout  = ((reg_B[98] $ (reg_A[98] $ (!\Add0~195 )))) # (GND)
// \Add0~197  = CARRY((reg_B[98] & ((reg_A[98]) # (!\Add0~195 ))) # (!reg_B[98] & (reg_A[98] & !\Add0~195 )))

	.dataa(reg_B[98]),
	.datab(reg_A[98]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~195 ),
	.combout(\Add0~196_combout ),
	.cout(\Add0~197 ));
// synopsys translate_off
defparam \Add0~196 .lut_mask = 16'h698E;
defparam \Add0~196 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N26
fiftyfivenm_io_ibuf \B[99]~input (
	.i(B[99]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[99]~input0 ));
// synopsys translate_off
defparam \B[99]~input .bus_hold = "false";
defparam \B[99]~input .listen_to_nsleep_signal = "false";
defparam \B[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y23_N17
dffeas \reg_B[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[99]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[99] .is_wysiwyg = "true";
defparam \reg_B[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N28
fiftyfivenm_io_ibuf \A[99]~input (
	.i(A[99]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[99]~input0 ));
// synopsys translate_off
defparam \A[99]~input .bus_hold = "false";
defparam \A[99]~input .listen_to_nsleep_signal = "false";
defparam \A[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y23_N9
dffeas \reg_A[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[99]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[99] .is_wysiwyg = "true";
defparam \reg_A[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N22
fiftyfivenm_lcell_comb \Add0~198 (
// Equation(s):
// \Add0~198_combout  = (reg_B[99] & ((reg_A[99] & (\Add0~197  & VCC)) # (!reg_A[99] & (!\Add0~197 )))) # (!reg_B[99] & ((reg_A[99] & (!\Add0~197 )) # (!reg_A[99] & ((\Add0~197 ) # (GND)))))
// \Add0~199  = CARRY((reg_B[99] & (!reg_A[99] & !\Add0~197 )) # (!reg_B[99] & ((!\Add0~197 ) # (!reg_A[99]))))

	.dataa(reg_B[99]),
	.datab(reg_A[99]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~197 ),
	.combout(\Add0~198_combout ),
	.cout(\Add0~199 ));
// synopsys translate_off
defparam \Add0~198 .lut_mask = 16'h9617;
defparam \Add0~198 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N10
fiftyfivenm_io_ibuf \B[100]~input (
	.i(B[100]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[100]~input0 ));
// synopsys translate_off
defparam \B[100]~input .bus_hold = "false";
defparam \B[100]~input .listen_to_nsleep_signal = "false";
defparam \B[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N12
fiftyfivenm_lcell_comb \reg_B[100]~feeder (
// Equation(s):
// \reg_B[100]~feeder_combout  = \B[100]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[100]~input0 ),
	.cin(gnd),
	.combout(\reg_B[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[100]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N13
dffeas \reg_B[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[100] .is_wysiwyg = "true";
defparam \reg_B[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N28
fiftyfivenm_io_ibuf \A[100]~input (
	.i(A[100]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[100]~input0 ));
// synopsys translate_off
defparam \A[100]~input .bus_hold = "false";
defparam \A[100]~input .listen_to_nsleep_signal = "false";
defparam \A[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N6
fiftyfivenm_lcell_comb \reg_A[100]~feeder (
// Equation(s):
// \reg_A[100]~feeder_combout  = \A[100]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[100]~input0 ),
	.cin(gnd),
	.combout(\reg_A[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[100]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N7
dffeas \reg_A[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[100] .is_wysiwyg = "true";
defparam \reg_A[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N24
fiftyfivenm_lcell_comb \Add0~200 (
// Equation(s):
// \Add0~200_combout  = ((reg_B[100] $ (reg_A[100] $ (!\Add0~199 )))) # (GND)
// \Add0~201  = CARRY((reg_B[100] & ((reg_A[100]) # (!\Add0~199 ))) # (!reg_B[100] & (reg_A[100] & !\Add0~199 )))

	.dataa(reg_B[100]),
	.datab(reg_A[100]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~199 ),
	.combout(\Add0~200_combout ),
	.cout(\Add0~201 ));
// synopsys translate_off
defparam \Add0~200 .lut_mask = 16'h698E;
defparam \Add0~200 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N18
fiftyfivenm_io_ibuf \B[101]~input (
	.i(B[101]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[101]~input0 ));
// synopsys translate_off
defparam \B[101]~input .bus_hold = "false";
defparam \B[101]~input .listen_to_nsleep_signal = "false";
defparam \B[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N10
fiftyfivenm_lcell_comb \reg_B[101]~feeder (
// Equation(s):
// \reg_B[101]~feeder_combout  = \B[101]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[101]~input0 ),
	.cin(gnd),
	.combout(\reg_B[101]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[101]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[101]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N11
dffeas \reg_B[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[101] .is_wysiwyg = "true";
defparam \reg_B[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N0
fiftyfivenm_io_ibuf \A[101]~input (
	.i(A[101]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[101]~input0 ));
// synopsys translate_off
defparam \A[101]~input .bus_hold = "false";
defparam \A[101]~input .listen_to_nsleep_signal = "false";
defparam \A[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y23_N23
dffeas \reg_A[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[101]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[101] .is_wysiwyg = "true";
defparam \reg_A[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N26
fiftyfivenm_lcell_comb \Add0~202 (
// Equation(s):
// \Add0~202_combout  = (reg_B[101] & ((reg_A[101] & (\Add0~201  & VCC)) # (!reg_A[101] & (!\Add0~201 )))) # (!reg_B[101] & ((reg_A[101] & (!\Add0~201 )) # (!reg_A[101] & ((\Add0~201 ) # (GND)))))
// \Add0~203  = CARRY((reg_B[101] & (!reg_A[101] & !\Add0~201 )) # (!reg_B[101] & ((!\Add0~201 ) # (!reg_A[101]))))

	.dataa(reg_B[101]),
	.datab(reg_A[101]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~201 ),
	.combout(\Add0~202_combout ),
	.cout(\Add0~203 ));
// synopsys translate_off
defparam \Add0~202 .lut_mask = 16'h9617;
defparam \Add0~202 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N4
fiftyfivenm_io_ibuf \A[102]~input (
	.i(A[102]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[102]~input0 ));
// synopsys translate_off
defparam \A[102]~input .bus_hold = "false";
defparam \A[102]~input .listen_to_nsleep_signal = "false";
defparam \A[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N8
fiftyfivenm_lcell_comb \reg_A[102]~feeder (
// Equation(s):
// \reg_A[102]~feeder_combout  = \A[102]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[102]~input0 ),
	.cin(gnd),
	.combout(\reg_A[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[102]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N9
dffeas \reg_A[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[102] .is_wysiwyg = "true";
defparam \reg_A[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N2
fiftyfivenm_io_ibuf \B[102]~input (
	.i(B[102]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[102]~input0 ));
// synopsys translate_off
defparam \B[102]~input .bus_hold = "false";
defparam \B[102]~input .listen_to_nsleep_signal = "false";
defparam \B[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N4
fiftyfivenm_lcell_comb \reg_B[102]~feeder (
// Equation(s):
// \reg_B[102]~feeder_combout  = \B[102]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[102]~input0 ),
	.cin(gnd),
	.combout(\reg_B[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[102]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N5
dffeas \reg_B[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[102] .is_wysiwyg = "true";
defparam \reg_B[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N28
fiftyfivenm_lcell_comb \Add0~204 (
// Equation(s):
// \Add0~204_combout  = ((reg_A[102] $ (reg_B[102] $ (!\Add0~203 )))) # (GND)
// \Add0~205  = CARRY((reg_A[102] & ((reg_B[102]) # (!\Add0~203 ))) # (!reg_A[102] & (reg_B[102] & !\Add0~203 )))

	.dataa(reg_A[102]),
	.datab(reg_B[102]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~203 ),
	.combout(\Add0~204_combout ),
	.cout(\Add0~205 ));
// synopsys translate_off
defparam \Add0~204 .lut_mask = 16'h698E;
defparam \Add0~204 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N2
fiftyfivenm_io_ibuf \B[103]~input (
	.i(B[103]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[103]~input0 ));
// synopsys translate_off
defparam \B[103]~input .bus_hold = "false";
defparam \B[103]~input .listen_to_nsleep_signal = "false";
defparam \B[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N22
fiftyfivenm_lcell_comb \reg_B[103]~feeder (
// Equation(s):
// \reg_B[103]~feeder_combout  = \B[103]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[103]~input0 ),
	.cin(gnd),
	.combout(\reg_B[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[103]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N23
dffeas \reg_B[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[103] .is_wysiwyg = "true";
defparam \reg_B[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N24
fiftyfivenm_io_ibuf \A[103]~input (
	.i(A[103]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[103]~input0 ));
// synopsys translate_off
defparam \A[103]~input .bus_hold = "false";
defparam \A[103]~input .listen_to_nsleep_signal = "false";
defparam \A[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N30
fiftyfivenm_lcell_comb \reg_A[103]~feeder (
// Equation(s):
// \reg_A[103]~feeder_combout  = \A[103]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[103]~input0 ),
	.cin(gnd),
	.combout(\reg_A[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[103]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N31
dffeas \reg_A[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[103] .is_wysiwyg = "true";
defparam \reg_A[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N30
fiftyfivenm_lcell_comb \Add0~206 (
// Equation(s):
// \Add0~206_combout  = (reg_B[103] & ((reg_A[103] & (\Add0~205  & VCC)) # (!reg_A[103] & (!\Add0~205 )))) # (!reg_B[103] & ((reg_A[103] & (!\Add0~205 )) # (!reg_A[103] & ((\Add0~205 ) # (GND)))))
// \Add0~207  = CARRY((reg_B[103] & (!reg_A[103] & !\Add0~205 )) # (!reg_B[103] & ((!\Add0~205 ) # (!reg_A[103]))))

	.dataa(reg_B[103]),
	.datab(reg_A[103]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~205 ),
	.combout(\Add0~206_combout ),
	.cout(\Add0~207 ));
// synopsys translate_off
defparam \Add0~206 .lut_mask = 16'h9617;
defparam \Add0~206 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N14
fiftyfivenm_io_ibuf \B[104]~input (
	.i(B[104]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[104]~input0 ));
// synopsys translate_off
defparam \B[104]~input .bus_hold = "false";
defparam \B[104]~input .listen_to_nsleep_signal = "false";
defparam \B[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N7
dffeas \reg_B[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[104]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[104] .is_wysiwyg = "true";
defparam \reg_B[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
fiftyfivenm_io_ibuf \A[104]~input (
	.i(A[104]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[104]~input0 ));
// synopsys translate_off
defparam \A[104]~input .bus_hold = "false";
defparam \A[104]~input .listen_to_nsleep_signal = "false";
defparam \A[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N21
dffeas \reg_A[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[104]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[104] .is_wysiwyg = "true";
defparam \reg_A[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N0
fiftyfivenm_lcell_comb \Add0~208 (
// Equation(s):
// \Add0~208_combout  = ((reg_B[104] $ (reg_A[104] $ (!\Add0~207 )))) # (GND)
// \Add0~209  = CARRY((reg_B[104] & ((reg_A[104]) # (!\Add0~207 ))) # (!reg_B[104] & (reg_A[104] & !\Add0~207 )))

	.dataa(reg_B[104]),
	.datab(reg_A[104]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~207 ),
	.combout(\Add0~208_combout ),
	.cout(\Add0~209 ));
// synopsys translate_off
defparam \Add0~208 .lut_mask = 16'h698E;
defparam \Add0~208 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N6
fiftyfivenm_io_ibuf \B[105]~input (
	.i(B[105]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[105]~input0 ));
// synopsys translate_off
defparam \B[105]~input .bus_hold = "false";
defparam \B[105]~input .listen_to_nsleep_signal = "false";
defparam \B[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N25
dffeas \reg_B[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[105]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[105] .is_wysiwyg = "true";
defparam \reg_B[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N28
fiftyfivenm_io_ibuf \A[105]~input (
	.i(A[105]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[105]~input0 ));
// synopsys translate_off
defparam \A[105]~input .bus_hold = "false";
defparam \A[105]~input .listen_to_nsleep_signal = "false";
defparam \A[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N3
dffeas \reg_A[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[105]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[105] .is_wysiwyg = "true";
defparam \reg_A[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N2
fiftyfivenm_lcell_comb \Add0~210 (
// Equation(s):
// \Add0~210_combout  = (reg_B[105] & ((reg_A[105] & (\Add0~209  & VCC)) # (!reg_A[105] & (!\Add0~209 )))) # (!reg_B[105] & ((reg_A[105] & (!\Add0~209 )) # (!reg_A[105] & ((\Add0~209 ) # (GND)))))
// \Add0~211  = CARRY((reg_B[105] & (!reg_A[105] & !\Add0~209 )) # (!reg_B[105] & ((!\Add0~209 ) # (!reg_A[105]))))

	.dataa(reg_B[105]),
	.datab(reg_A[105]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~209 ),
	.combout(\Add0~210_combout ),
	.cout(\Add0~211 ));
// synopsys translate_off
defparam \Add0~210 .lut_mask = 16'h9617;
defparam \Add0~210 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N8
fiftyfivenm_io_ibuf \A[106]~input (
	.i(A[106]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[106]~input0 ));
// synopsys translate_off
defparam \A[106]~input .bus_hold = "false";
defparam \A[106]~input .listen_to_nsleep_signal = "false";
defparam \A[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N16
fiftyfivenm_lcell_comb \reg_A[106]~feeder (
// Equation(s):
// \reg_A[106]~feeder_combout  = \A[106]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[106]~input0 ),
	.cin(gnd),
	.combout(\reg_A[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[106]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N17
dffeas \reg_A[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[106] .is_wysiwyg = "true";
defparam \reg_A[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N30
fiftyfivenm_io_ibuf \B[106]~input (
	.i(B[106]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[106]~input0 ));
// synopsys translate_off
defparam \B[106]~input .bus_hold = "false";
defparam \B[106]~input .listen_to_nsleep_signal = "false";
defparam \B[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N5
dffeas \reg_B[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[106]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[106] .is_wysiwyg = "true";
defparam \reg_B[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
fiftyfivenm_lcell_comb \Add0~212 (
// Equation(s):
// \Add0~212_combout  = ((reg_A[106] $ (reg_B[106] $ (!\Add0~211 )))) # (GND)
// \Add0~213  = CARRY((reg_A[106] & ((reg_B[106]) # (!\Add0~211 ))) # (!reg_A[106] & (reg_B[106] & !\Add0~211 )))

	.dataa(reg_A[106]),
	.datab(reg_B[106]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~211 ),
	.combout(\Add0~212_combout ),
	.cout(\Add0~213 ));
// synopsys translate_off
defparam \Add0~212 .lut_mask = 16'h698E;
defparam \Add0~212 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N28
fiftyfivenm_io_ibuf \B[107]~input (
	.i(B[107]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[107]~input0 ));
// synopsys translate_off
defparam \B[107]~input .bus_hold = "false";
defparam \B[107]~input .listen_to_nsleep_signal = "false";
defparam \B[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N31
dffeas \reg_B[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[107]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[107] .is_wysiwyg = "true";
defparam \reg_B[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
fiftyfivenm_io_ibuf \A[107]~input (
	.i(A[107]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[107]~input0 ));
// synopsys translate_off
defparam \A[107]~input .bus_hold = "false";
defparam \A[107]~input .listen_to_nsleep_signal = "false";
defparam \A[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N6
fiftyfivenm_lcell_comb \reg_A[107]~feeder (
// Equation(s):
// \reg_A[107]~feeder_combout  = \A[107]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[107]~input0 ),
	.cin(gnd),
	.combout(\reg_A[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[107]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N7
dffeas \reg_A[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[107] .is_wysiwyg = "true";
defparam \reg_A[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
fiftyfivenm_lcell_comb \Add0~214 (
// Equation(s):
// \Add0~214_combout  = (reg_B[107] & ((reg_A[107] & (\Add0~213  & VCC)) # (!reg_A[107] & (!\Add0~213 )))) # (!reg_B[107] & ((reg_A[107] & (!\Add0~213 )) # (!reg_A[107] & ((\Add0~213 ) # (GND)))))
// \Add0~215  = CARRY((reg_B[107] & (!reg_A[107] & !\Add0~213 )) # (!reg_B[107] & ((!\Add0~213 ) # (!reg_A[107]))))

	.dataa(reg_B[107]),
	.datab(reg_A[107]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~213 ),
	.combout(\Add0~214_combout ),
	.cout(\Add0~215 ));
// synopsys translate_off
defparam \Add0~214 .lut_mask = 16'h9617;
defparam \Add0~214 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y23_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult21 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~214_combout ,\Add0~212_combout ,\Add0~210_combout ,\Add0~208_combout ,\Add0~206_combout ,\Add0~204_combout ,\Add0~202_combout ,\Add0~200_combout ,\Add0~198_combout ,\Add0~196_combout ,\Add0~194_combout ,\Add0~192_combout ,\Add0~190_combout ,\Add0~188_combout ,
\Add0~186_combout ,\Add0~184_combout ,\Add0~182_combout ,\Add0~180_combout }),
	.datab({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult21_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult21 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult21 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult21 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult21 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult21 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult21 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y23_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out22 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult21~DATAOUT35 ,\Mult0|auto_generated|mac_mult21~DATAOUT34 ,\Mult0|auto_generated|mac_mult21~DATAOUT33 ,\Mult0|auto_generated|mac_mult21~DATAOUT32 ,\Mult0|auto_generated|mac_mult21~DATAOUT31 ,
\Mult0|auto_generated|mac_mult21~DATAOUT30 ,\Mult0|auto_generated|mac_mult21~DATAOUT29 ,\Mult0|auto_generated|mac_mult21~DATAOUT28 ,\Mult0|auto_generated|mac_mult21~DATAOUT27 ,\Mult0|auto_generated|mac_mult21~DATAOUT26 ,
\Mult0|auto_generated|mac_mult21~DATAOUT25 ,\Mult0|auto_generated|mac_mult21~DATAOUT24 ,\Mult0|auto_generated|mac_mult21~DATAOUT23 ,\Mult0|auto_generated|mac_mult21~DATAOUT22 ,\Mult0|auto_generated|mac_mult21~DATAOUT21 ,
\Mult0|auto_generated|mac_mult21~DATAOUT20 ,\Mult0|auto_generated|mac_mult21~DATAOUT19 ,\Mult0|auto_generated|mac_mult21~DATAOUT18 ,\Mult0|auto_generated|mac_mult21~DATAOUT17 ,\Mult0|auto_generated|mac_mult21~DATAOUT16 ,
\Mult0|auto_generated|mac_mult21~DATAOUT15 ,\Mult0|auto_generated|mac_mult21~DATAOUT14 ,\Mult0|auto_generated|mac_mult21~DATAOUT13 ,\Mult0|auto_generated|mac_mult21~DATAOUT12 ,\Mult0|auto_generated|mac_mult21~DATAOUT11 ,
\Mult0|auto_generated|mac_mult21~DATAOUT10 ,\Mult0|auto_generated|mac_mult21~DATAOUT9 ,\Mult0|auto_generated|mac_mult21~DATAOUT8 ,\Mult0|auto_generated|mac_mult21~DATAOUT7 ,\Mult0|auto_generated|mac_mult21~DATAOUT6 ,\Mult0|auto_generated|mac_mult21~DATAOUT5 ,
\Mult0|auto_generated|mac_mult21~DATAOUT4 ,\Mult0|auto_generated|mac_mult21~DATAOUT3 ,\Mult0|auto_generated|mac_mult21~DATAOUT2 ,\Mult0|auto_generated|mac_mult21~DATAOUT1 ,\Mult0|auto_generated|mac_mult21~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out22_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out22 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out22 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[54]~108 (
// Equation(s):
// \Mult0|auto_generated|add41_result[54]~108_combout  = ((\Mult0|auto_generated|mac_out22~dataout  $ (\Mult0|auto_generated|mac_out16~DATAOUT18  $ (!\Mult0|auto_generated|add41_result[53]~107 )))) # (GND)
// \Mult0|auto_generated|add41_result[54]~109  = CARRY((\Mult0|auto_generated|mac_out22~dataout  & ((\Mult0|auto_generated|mac_out16~DATAOUT18 ) # (!\Mult0|auto_generated|add41_result[53]~107 ))) # (!\Mult0|auto_generated|mac_out22~dataout  & 
// (\Mult0|auto_generated|mac_out16~DATAOUT18  & !\Mult0|auto_generated|add41_result[53]~107 )))

	.dataa(\Mult0|auto_generated|mac_out22~dataout ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[53]~107 ),
	.combout(\Mult0|auto_generated|add41_result[54]~108_combout ),
	.cout(\Mult0|auto_generated|add41_result[54]~109 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[54]~108 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[54]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y24_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult19 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~178_combout ,\Add0~176_combout ,\Add0~174_combout ,\Add0~172_combout ,\Add0~170_combout ,\Add0~168_combout ,\Add0~166_combout ,\Add0~164_combout ,\Add0~162_combout ,\Add0~160_combout ,\Add0~158_combout ,\Add0~156_combout ,\Add0~154_combout ,\Add0~152_combout ,
\Add0~150_combout ,\Add0~148_combout ,\Add0~146_combout ,\Add0~144_combout }),
	.datab({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult19_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult19 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult19 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult19 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult19 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult19 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult19 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y24_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out20 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult19~DATAOUT31 ,\Mult0|auto_generated|mac_mult19~DATAOUT30 ,\Mult0|auto_generated|mac_mult19~DATAOUT29 ,\Mult0|auto_generated|mac_mult19~DATAOUT28 ,\Mult0|auto_generated|mac_mult19~DATAOUT27 ,
\Mult0|auto_generated|mac_mult19~DATAOUT26 ,\Mult0|auto_generated|mac_mult19~DATAOUT25 ,\Mult0|auto_generated|mac_mult19~DATAOUT24 ,\Mult0|auto_generated|mac_mult19~DATAOUT23 ,\Mult0|auto_generated|mac_mult19~DATAOUT22 ,
\Mult0|auto_generated|mac_mult19~DATAOUT21 ,\Mult0|auto_generated|mac_mult19~DATAOUT20 ,\Mult0|auto_generated|mac_mult19~DATAOUT19 ,\Mult0|auto_generated|mac_mult19~DATAOUT18 ,\Mult0|auto_generated|mac_mult19~DATAOUT17 ,
\Mult0|auto_generated|mac_mult19~DATAOUT16 ,\Mult0|auto_generated|mac_mult19~DATAOUT15 ,\Mult0|auto_generated|mac_mult19~DATAOUT14 ,\Mult0|auto_generated|mac_mult19~DATAOUT13 ,\Mult0|auto_generated|mac_mult19~DATAOUT12 ,
\Mult0|auto_generated|mac_mult19~DATAOUT11 ,\Mult0|auto_generated|mac_mult19~DATAOUT10 ,\Mult0|auto_generated|mac_mult19~DATAOUT9 ,\Mult0|auto_generated|mac_mult19~DATAOUT8 ,\Mult0|auto_generated|mac_mult19~DATAOUT7 ,\Mult0|auto_generated|mac_mult19~DATAOUT6 ,
\Mult0|auto_generated|mac_mult19~DATAOUT5 ,\Mult0|auto_generated|mac_mult19~DATAOUT4 ,\Mult0|auto_generated|mac_mult19~DATAOUT3 ,\Mult0|auto_generated|mac_mult19~DATAOUT2 ,\Mult0|auto_generated|mac_mult19~DATAOUT1 ,\Mult0|auto_generated|mac_mult19~dataout ,
\Mult0|auto_generated|mac_mult19~3 ,\Mult0|auto_generated|mac_mult19~2 ,\Mult0|auto_generated|mac_mult19~1 ,\Mult0|auto_generated|mac_mult19~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out20_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out20 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out20 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[72]~144 (
// Equation(s):
// \Mult0|auto_generated|add33_result[72]~144_combout  = ((\Mult0|auto_generated|mac_out20~dataout  $ (\Mult0|auto_generated|mac_out18~DATAOUT18  $ (!\Mult0|auto_generated|add33_result[71]~143 )))) # (GND)
// \Mult0|auto_generated|add33_result[72]~145  = CARRY((\Mult0|auto_generated|mac_out20~dataout  & ((\Mult0|auto_generated|mac_out18~DATAOUT18 ) # (!\Mult0|auto_generated|add33_result[71]~143 ))) # (!\Mult0|auto_generated|mac_out20~dataout  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT18  & !\Mult0|auto_generated|add33_result[71]~143 )))

	.dataa(\Mult0|auto_generated|mac_out20~dataout ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[71]~143 ),
	.combout(\Mult0|auto_generated|add33_result[72]~144_combout ),
	.cout(\Mult0|auto_generated|add33_result[72]~145 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[72]~144 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[72]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
fiftyfivenm_lcell_comb \reg_sum[90]~287 (
// Equation(s):
// \reg_sum[90]~287_combout  = ((\Mult0|auto_generated|add41_result[54]~108_combout  $ (\Mult0|auto_generated|add33_result[72]~144_combout  $ (!\reg_sum[89]~286 )))) # (GND)
// \reg_sum[90]~288  = CARRY((\Mult0|auto_generated|add41_result[54]~108_combout  & ((\Mult0|auto_generated|add33_result[72]~144_combout ) # (!\reg_sum[89]~286 ))) # (!\Mult0|auto_generated|add41_result[54]~108_combout  & 
// (\Mult0|auto_generated|add33_result[72]~144_combout  & !\reg_sum[89]~286 )))

	.dataa(\Mult0|auto_generated|add41_result[54]~108_combout ),
	.datab(\Mult0|auto_generated|add33_result[72]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[89]~286 ),
	.combout(\reg_sum[90]~287_combout ),
	.cout(\reg_sum[90]~288 ));
// synopsys translate_off
defparam \reg_sum[90]~287 .lut_mask = 16'h698E;
defparam \reg_sum[90]~287 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N19
dffeas \reg_sum[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[90]~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[90] .is_wysiwyg = "true";
defparam \reg_sum[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[55]~110 (
// Equation(s):
// \Mult0|auto_generated|add41_result[55]~110_combout  = (\Mult0|auto_generated|mac_out16~DATAOUT19  & ((\Mult0|auto_generated|mac_out22~DATAOUT1  & (\Mult0|auto_generated|add41_result[54]~109  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT1  & 
// (!\Mult0|auto_generated|add41_result[54]~109 )))) # (!\Mult0|auto_generated|mac_out16~DATAOUT19  & ((\Mult0|auto_generated|mac_out22~DATAOUT1  & (!\Mult0|auto_generated|add41_result[54]~109 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT1  & 
// ((\Mult0|auto_generated|add41_result[54]~109 ) # (GND)))))
// \Mult0|auto_generated|add41_result[55]~111  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT19  & (!\Mult0|auto_generated|mac_out22~DATAOUT1  & !\Mult0|auto_generated|add41_result[54]~109 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT19  & 
// ((!\Mult0|auto_generated|add41_result[54]~109 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[54]~109 ),
	.combout(\Mult0|auto_generated|add41_result[55]~110_combout ),
	.cout(\Mult0|auto_generated|add41_result[55]~111 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[55]~110 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[55]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[73]~146 (
// Equation(s):
// \Mult0|auto_generated|add33_result[73]~146_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT19  & ((\Mult0|auto_generated|mac_out20~DATAOUT1  & (\Mult0|auto_generated|add33_result[72]~145  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT1  & 
// (!\Mult0|auto_generated|add33_result[72]~145 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT19  & ((\Mult0|auto_generated|mac_out20~DATAOUT1  & (!\Mult0|auto_generated|add33_result[72]~145 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT1  & 
// ((\Mult0|auto_generated|add33_result[72]~145 ) # (GND)))))
// \Mult0|auto_generated|add33_result[73]~147  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT19  & (!\Mult0|auto_generated|mac_out20~DATAOUT1  & !\Mult0|auto_generated|add33_result[72]~145 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT19  & 
// ((!\Mult0|auto_generated|add33_result[72]~145 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[72]~145 ),
	.combout(\Mult0|auto_generated|add33_result[73]~146_combout ),
	.cout(\Mult0|auto_generated|add33_result[73]~147 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[73]~146 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[73]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
fiftyfivenm_lcell_comb \reg_sum[91]~289 (
// Equation(s):
// \reg_sum[91]~289_combout  = (\Mult0|auto_generated|add41_result[55]~110_combout  & ((\Mult0|auto_generated|add33_result[73]~146_combout  & (\reg_sum[90]~288  & VCC)) # (!\Mult0|auto_generated|add33_result[73]~146_combout  & (!\reg_sum[90]~288 )))) # 
// (!\Mult0|auto_generated|add41_result[55]~110_combout  & ((\Mult0|auto_generated|add33_result[73]~146_combout  & (!\reg_sum[90]~288 )) # (!\Mult0|auto_generated|add33_result[73]~146_combout  & ((\reg_sum[90]~288 ) # (GND)))))
// \reg_sum[91]~290  = CARRY((\Mult0|auto_generated|add41_result[55]~110_combout  & (!\Mult0|auto_generated|add33_result[73]~146_combout  & !\reg_sum[90]~288 )) # (!\Mult0|auto_generated|add41_result[55]~110_combout  & ((!\reg_sum[90]~288 ) # 
// (!\Mult0|auto_generated|add33_result[73]~146_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[55]~110_combout ),
	.datab(\Mult0|auto_generated|add33_result[73]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[90]~288 ),
	.combout(\reg_sum[91]~289_combout ),
	.cout(\reg_sum[91]~290 ));
// synopsys translate_off
defparam \reg_sum[91]~289 .lut_mask = 16'h9617;
defparam \reg_sum[91]~289 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N21
dffeas \reg_sum[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[91]~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[91] .is_wysiwyg = "true";
defparam \reg_sum[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[56]~112 (
// Equation(s):
// \Mult0|auto_generated|add41_result[56]~112_combout  = ((\Mult0|auto_generated|mac_out22~DATAOUT2  $ (\Mult0|auto_generated|mac_out16~DATAOUT20  $ (!\Mult0|auto_generated|add41_result[55]~111 )))) # (GND)
// \Mult0|auto_generated|add41_result[56]~113  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT2  & ((\Mult0|auto_generated|mac_out16~DATAOUT20 ) # (!\Mult0|auto_generated|add41_result[55]~111 ))) # (!\Mult0|auto_generated|mac_out22~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out16~DATAOUT20  & !\Mult0|auto_generated|add41_result[55]~111 )))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[55]~111 ),
	.combout(\Mult0|auto_generated|add41_result[56]~112_combout ),
	.cout(\Mult0|auto_generated|add41_result[56]~113 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[56]~112 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[56]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[74]~148 (
// Equation(s):
// \Mult0|auto_generated|add33_result[74]~148_combout  = ((\Mult0|auto_generated|mac_out18~DATAOUT20  $ (\Mult0|auto_generated|mac_out20~DATAOUT2  $ (!\Mult0|auto_generated|add33_result[73]~147 )))) # (GND)
// \Mult0|auto_generated|add33_result[74]~149  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT20  & ((\Mult0|auto_generated|mac_out20~DATAOUT2 ) # (!\Mult0|auto_generated|add33_result[73]~147 ))) # (!\Mult0|auto_generated|mac_out18~DATAOUT20  & 
// (\Mult0|auto_generated|mac_out20~DATAOUT2  & !\Mult0|auto_generated|add33_result[73]~147 )))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT20 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[73]~147 ),
	.combout(\Mult0|auto_generated|add33_result[74]~148_combout ),
	.cout(\Mult0|auto_generated|add33_result[74]~149 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[74]~148 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[74]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
fiftyfivenm_lcell_comb \reg_sum[92]~291 (
// Equation(s):
// \reg_sum[92]~291_combout  = ((\Mult0|auto_generated|add41_result[56]~112_combout  $ (\Mult0|auto_generated|add33_result[74]~148_combout  $ (!\reg_sum[91]~290 )))) # (GND)
// \reg_sum[92]~292  = CARRY((\Mult0|auto_generated|add41_result[56]~112_combout  & ((\Mult0|auto_generated|add33_result[74]~148_combout ) # (!\reg_sum[91]~290 ))) # (!\Mult0|auto_generated|add41_result[56]~112_combout  & 
// (\Mult0|auto_generated|add33_result[74]~148_combout  & !\reg_sum[91]~290 )))

	.dataa(\Mult0|auto_generated|add41_result[56]~112_combout ),
	.datab(\Mult0|auto_generated|add33_result[74]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[91]~290 ),
	.combout(\reg_sum[92]~291_combout ),
	.cout(\reg_sum[92]~292 ));
// synopsys translate_off
defparam \reg_sum[92]~291 .lut_mask = 16'h698E;
defparam \reg_sum[92]~291 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N23
dffeas \reg_sum[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[92]~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[92] .is_wysiwyg = "true";
defparam \reg_sum[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[75]~150 (
// Equation(s):
// \Mult0|auto_generated|add33_result[75]~150_combout  = (\Mult0|auto_generated|mac_out20~DATAOUT3  & ((\Mult0|auto_generated|mac_out18~DATAOUT21  & (\Mult0|auto_generated|add33_result[74]~149  & VCC)) # (!\Mult0|auto_generated|mac_out18~DATAOUT21  & 
// (!\Mult0|auto_generated|add33_result[74]~149 )))) # (!\Mult0|auto_generated|mac_out20~DATAOUT3  & ((\Mult0|auto_generated|mac_out18~DATAOUT21  & (!\Mult0|auto_generated|add33_result[74]~149 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT21  & 
// ((\Mult0|auto_generated|add33_result[74]~149 ) # (GND)))))
// \Mult0|auto_generated|add33_result[75]~151  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT3  & (!\Mult0|auto_generated|mac_out18~DATAOUT21  & !\Mult0|auto_generated|add33_result[74]~149 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT3  & 
// ((!\Mult0|auto_generated|add33_result[74]~149 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[74]~149 ),
	.combout(\Mult0|auto_generated|add33_result[75]~150_combout ),
	.cout(\Mult0|auto_generated|add33_result[75]~151 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[75]~150 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[75]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[57]~114 (
// Equation(s):
// \Mult0|auto_generated|add41_result[57]~114_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT3  & ((\Mult0|auto_generated|mac_out16~DATAOUT21  & (\Mult0|auto_generated|add41_result[56]~113  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT21  & 
// (!\Mult0|auto_generated|add41_result[56]~113 )))) # (!\Mult0|auto_generated|mac_out22~DATAOUT3  & ((\Mult0|auto_generated|mac_out16~DATAOUT21  & (!\Mult0|auto_generated|add41_result[56]~113 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT21  & 
// ((\Mult0|auto_generated|add41_result[56]~113 ) # (GND)))))
// \Mult0|auto_generated|add41_result[57]~115  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT3  & (!\Mult0|auto_generated|mac_out16~DATAOUT21  & !\Mult0|auto_generated|add41_result[56]~113 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT3  & 
// ((!\Mult0|auto_generated|add41_result[56]~113 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[56]~113 ),
	.combout(\Mult0|auto_generated|add41_result[57]~114_combout ),
	.cout(\Mult0|auto_generated|add41_result[57]~115 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[57]~114 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[57]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
fiftyfivenm_lcell_comb \reg_sum[93]~293 (
// Equation(s):
// \reg_sum[93]~293_combout  = (\Mult0|auto_generated|add33_result[75]~150_combout  & ((\Mult0|auto_generated|add41_result[57]~114_combout  & (\reg_sum[92]~292  & VCC)) # (!\Mult0|auto_generated|add41_result[57]~114_combout  & (!\reg_sum[92]~292 )))) # 
// (!\Mult0|auto_generated|add33_result[75]~150_combout  & ((\Mult0|auto_generated|add41_result[57]~114_combout  & (!\reg_sum[92]~292 )) # (!\Mult0|auto_generated|add41_result[57]~114_combout  & ((\reg_sum[92]~292 ) # (GND)))))
// \reg_sum[93]~294  = CARRY((\Mult0|auto_generated|add33_result[75]~150_combout  & (!\Mult0|auto_generated|add41_result[57]~114_combout  & !\reg_sum[92]~292 )) # (!\Mult0|auto_generated|add33_result[75]~150_combout  & ((!\reg_sum[92]~292 ) # 
// (!\Mult0|auto_generated|add41_result[57]~114_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[75]~150_combout ),
	.datab(\Mult0|auto_generated|add41_result[57]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[92]~292 ),
	.combout(\reg_sum[93]~293_combout ),
	.cout(\reg_sum[93]~294 ));
// synopsys translate_off
defparam \reg_sum[93]~293 .lut_mask = 16'h9617;
defparam \reg_sum[93]~293 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N25
dffeas \reg_sum[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[93]~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[93] .is_wysiwyg = "true";
defparam \reg_sum[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[58]~116 (
// Equation(s):
// \Mult0|auto_generated|add41_result[58]~116_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT22  $ (\Mult0|auto_generated|mac_out22~DATAOUT4  $ (!\Mult0|auto_generated|add41_result[57]~115 )))) # (GND)
// \Mult0|auto_generated|add41_result[58]~117  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT22  & ((\Mult0|auto_generated|mac_out22~DATAOUT4 ) # (!\Mult0|auto_generated|add41_result[57]~115 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT22  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT4  & !\Mult0|auto_generated|add41_result[57]~115 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[57]~115 ),
	.combout(\Mult0|auto_generated|add41_result[58]~116_combout ),
	.cout(\Mult0|auto_generated|add41_result[58]~117 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[58]~116 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[58]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[76]~152 (
// Equation(s):
// \Mult0|auto_generated|add33_result[76]~152_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT4  $ (\Mult0|auto_generated|mac_out18~DATAOUT22  $ (!\Mult0|auto_generated|add33_result[75]~151 )))) # (GND)
// \Mult0|auto_generated|add33_result[76]~153  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT4  & ((\Mult0|auto_generated|mac_out18~DATAOUT22 ) # (!\Mult0|auto_generated|add33_result[75]~151 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT22  & !\Mult0|auto_generated|add33_result[75]~151 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[75]~151 ),
	.combout(\Mult0|auto_generated|add33_result[76]~152_combout ),
	.cout(\Mult0|auto_generated|add33_result[76]~153 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[76]~152 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[76]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
fiftyfivenm_lcell_comb \reg_sum[94]~295 (
// Equation(s):
// \reg_sum[94]~295_combout  = ((\Mult0|auto_generated|add41_result[58]~116_combout  $ (\Mult0|auto_generated|add33_result[76]~152_combout  $ (!\reg_sum[93]~294 )))) # (GND)
// \reg_sum[94]~296  = CARRY((\Mult0|auto_generated|add41_result[58]~116_combout  & ((\Mult0|auto_generated|add33_result[76]~152_combout ) # (!\reg_sum[93]~294 ))) # (!\Mult0|auto_generated|add41_result[58]~116_combout  & 
// (\Mult0|auto_generated|add33_result[76]~152_combout  & !\reg_sum[93]~294 )))

	.dataa(\Mult0|auto_generated|add41_result[58]~116_combout ),
	.datab(\Mult0|auto_generated|add33_result[76]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[93]~294 ),
	.combout(\reg_sum[94]~295_combout ),
	.cout(\reg_sum[94]~296 ));
// synopsys translate_off
defparam \reg_sum[94]~295 .lut_mask = 16'h698E;
defparam \reg_sum[94]~295 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N27
dffeas \reg_sum[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[94]~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[94] .is_wysiwyg = "true";
defparam \reg_sum[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[59]~118 (
// Equation(s):
// \Mult0|auto_generated|add41_result[59]~118_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT5  & ((\Mult0|auto_generated|mac_out16~DATAOUT23  & (\Mult0|auto_generated|add41_result[58]~117  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT23  & 
// (!\Mult0|auto_generated|add41_result[58]~117 )))) # (!\Mult0|auto_generated|mac_out22~DATAOUT5  & ((\Mult0|auto_generated|mac_out16~DATAOUT23  & (!\Mult0|auto_generated|add41_result[58]~117 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT23  & 
// ((\Mult0|auto_generated|add41_result[58]~117 ) # (GND)))))
// \Mult0|auto_generated|add41_result[59]~119  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT5  & (!\Mult0|auto_generated|mac_out16~DATAOUT23  & !\Mult0|auto_generated|add41_result[58]~117 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT5  & 
// ((!\Mult0|auto_generated|add41_result[58]~117 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[58]~117 ),
	.combout(\Mult0|auto_generated|add41_result[59]~118_combout ),
	.cout(\Mult0|auto_generated|add41_result[59]~119 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[59]~118 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[59]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[77]~154 (
// Equation(s):
// \Mult0|auto_generated|add33_result[77]~154_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT23  & ((\Mult0|auto_generated|mac_out20~DATAOUT5  & (\Mult0|auto_generated|add33_result[76]~153  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT5  & 
// (!\Mult0|auto_generated|add33_result[76]~153 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT23  & ((\Mult0|auto_generated|mac_out20~DATAOUT5  & (!\Mult0|auto_generated|add33_result[76]~153 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT5  & 
// ((\Mult0|auto_generated|add33_result[76]~153 ) # (GND)))))
// \Mult0|auto_generated|add33_result[77]~155  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT23  & (!\Mult0|auto_generated|mac_out20~DATAOUT5  & !\Mult0|auto_generated|add33_result[76]~153 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT23  & 
// ((!\Mult0|auto_generated|add33_result[76]~153 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT23 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[76]~153 ),
	.combout(\Mult0|auto_generated|add33_result[77]~154_combout ),
	.cout(\Mult0|auto_generated|add33_result[77]~155 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[77]~154 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[77]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
fiftyfivenm_lcell_comb \reg_sum[95]~297 (
// Equation(s):
// \reg_sum[95]~297_combout  = (\Mult0|auto_generated|add41_result[59]~118_combout  & ((\Mult0|auto_generated|add33_result[77]~154_combout  & (\reg_sum[94]~296  & VCC)) # (!\Mult0|auto_generated|add33_result[77]~154_combout  & (!\reg_sum[94]~296 )))) # 
// (!\Mult0|auto_generated|add41_result[59]~118_combout  & ((\Mult0|auto_generated|add33_result[77]~154_combout  & (!\reg_sum[94]~296 )) # (!\Mult0|auto_generated|add33_result[77]~154_combout  & ((\reg_sum[94]~296 ) # (GND)))))
// \reg_sum[95]~298  = CARRY((\Mult0|auto_generated|add41_result[59]~118_combout  & (!\Mult0|auto_generated|add33_result[77]~154_combout  & !\reg_sum[94]~296 )) # (!\Mult0|auto_generated|add41_result[59]~118_combout  & ((!\reg_sum[94]~296 ) # 
// (!\Mult0|auto_generated|add33_result[77]~154_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[59]~118_combout ),
	.datab(\Mult0|auto_generated|add33_result[77]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[94]~296 ),
	.combout(\reg_sum[95]~297_combout ),
	.cout(\reg_sum[95]~298 ));
// synopsys translate_off
defparam \reg_sum[95]~297 .lut_mask = 16'h9617;
defparam \reg_sum[95]~297 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N29
dffeas \reg_sum[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[95]~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[95] .is_wysiwyg = "true";
defparam \reg_sum[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[60]~120 (
// Equation(s):
// \Mult0|auto_generated|add41_result[60]~120_combout  = ((\Mult0|auto_generated|mac_out22~DATAOUT6  $ (\Mult0|auto_generated|mac_out16~DATAOUT24  $ (!\Mult0|auto_generated|add41_result[59]~119 )))) # (GND)
// \Mult0|auto_generated|add41_result[60]~121  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT6  & ((\Mult0|auto_generated|mac_out16~DATAOUT24 ) # (!\Mult0|auto_generated|add41_result[59]~119 ))) # (!\Mult0|auto_generated|mac_out22~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out16~DATAOUT24  & !\Mult0|auto_generated|add41_result[59]~119 )))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[59]~119 ),
	.combout(\Mult0|auto_generated|add41_result[60]~120_combout ),
	.cout(\Mult0|auto_generated|add41_result[60]~121 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[60]~120 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[60]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[78]~156 (
// Equation(s):
// \Mult0|auto_generated|add33_result[78]~156_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT6  $ (\Mult0|auto_generated|mac_out18~DATAOUT24  $ (!\Mult0|auto_generated|add33_result[77]~155 )))) # (GND)
// \Mult0|auto_generated|add33_result[78]~157  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT6  & ((\Mult0|auto_generated|mac_out18~DATAOUT24 ) # (!\Mult0|auto_generated|add33_result[77]~155 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT24  & !\Mult0|auto_generated|add33_result[77]~155 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[77]~155 ),
	.combout(\Mult0|auto_generated|add33_result[78]~156_combout ),
	.cout(\Mult0|auto_generated|add33_result[78]~157 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[78]~156 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[78]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
fiftyfivenm_lcell_comb \reg_sum[96]~299 (
// Equation(s):
// \reg_sum[96]~299_combout  = ((\Mult0|auto_generated|add41_result[60]~120_combout  $ (\Mult0|auto_generated|add33_result[78]~156_combout  $ (!\reg_sum[95]~298 )))) # (GND)
// \reg_sum[96]~300  = CARRY((\Mult0|auto_generated|add41_result[60]~120_combout  & ((\Mult0|auto_generated|add33_result[78]~156_combout ) # (!\reg_sum[95]~298 ))) # (!\Mult0|auto_generated|add41_result[60]~120_combout  & 
// (\Mult0|auto_generated|add33_result[78]~156_combout  & !\reg_sum[95]~298 )))

	.dataa(\Mult0|auto_generated|add41_result[60]~120_combout ),
	.datab(\Mult0|auto_generated|add33_result[78]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[95]~298 ),
	.combout(\reg_sum[96]~299_combout ),
	.cout(\reg_sum[96]~300 ));
// synopsys translate_off
defparam \reg_sum[96]~299 .lut_mask = 16'h698E;
defparam \reg_sum[96]~299 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y26_N31
dffeas \reg_sum[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[96]~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[96] .is_wysiwyg = "true";
defparam \reg_sum[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[79]~158 (
// Equation(s):
// \Mult0|auto_generated|add33_result[79]~158_combout  = (\Mult0|auto_generated|mac_out20~DATAOUT7  & ((\Mult0|auto_generated|mac_out18~DATAOUT25  & (\Mult0|auto_generated|add33_result[78]~157  & VCC)) # (!\Mult0|auto_generated|mac_out18~DATAOUT25  & 
// (!\Mult0|auto_generated|add33_result[78]~157 )))) # (!\Mult0|auto_generated|mac_out20~DATAOUT7  & ((\Mult0|auto_generated|mac_out18~DATAOUT25  & (!\Mult0|auto_generated|add33_result[78]~157 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT25  & 
// ((\Mult0|auto_generated|add33_result[78]~157 ) # (GND)))))
// \Mult0|auto_generated|add33_result[79]~159  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT7  & (!\Mult0|auto_generated|mac_out18~DATAOUT25  & !\Mult0|auto_generated|add33_result[78]~157 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT7  & 
// ((!\Mult0|auto_generated|add33_result[78]~157 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[78]~157 ),
	.combout(\Mult0|auto_generated|add33_result[79]~158_combout ),
	.cout(\Mult0|auto_generated|add33_result[79]~159 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[79]~158 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[79]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[61]~122 (
// Equation(s):
// \Mult0|auto_generated|add41_result[61]~122_combout  = (\Mult0|auto_generated|mac_out16~DATAOUT25  & ((\Mult0|auto_generated|mac_out22~DATAOUT7  & (\Mult0|auto_generated|add41_result[60]~121  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT7  & 
// (!\Mult0|auto_generated|add41_result[60]~121 )))) # (!\Mult0|auto_generated|mac_out16~DATAOUT25  & ((\Mult0|auto_generated|mac_out22~DATAOUT7  & (!\Mult0|auto_generated|add41_result[60]~121 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT7  & 
// ((\Mult0|auto_generated|add41_result[60]~121 ) # (GND)))))
// \Mult0|auto_generated|add41_result[61]~123  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT25  & (!\Mult0|auto_generated|mac_out22~DATAOUT7  & !\Mult0|auto_generated|add41_result[60]~121 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT25  & 
// ((!\Mult0|auto_generated|add41_result[60]~121 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT25 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[60]~121 ),
	.combout(\Mult0|auto_generated|add41_result[61]~122_combout ),
	.cout(\Mult0|auto_generated|add41_result[61]~123 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[61]~122 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[61]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
fiftyfivenm_lcell_comb \reg_sum[97]~301 (
// Equation(s):
// \reg_sum[97]~301_combout  = (\Mult0|auto_generated|add33_result[79]~158_combout  & ((\Mult0|auto_generated|add41_result[61]~122_combout  & (\reg_sum[96]~300  & VCC)) # (!\Mult0|auto_generated|add41_result[61]~122_combout  & (!\reg_sum[96]~300 )))) # 
// (!\Mult0|auto_generated|add33_result[79]~158_combout  & ((\Mult0|auto_generated|add41_result[61]~122_combout  & (!\reg_sum[96]~300 )) # (!\Mult0|auto_generated|add41_result[61]~122_combout  & ((\reg_sum[96]~300 ) # (GND)))))
// \reg_sum[97]~302  = CARRY((\Mult0|auto_generated|add33_result[79]~158_combout  & (!\Mult0|auto_generated|add41_result[61]~122_combout  & !\reg_sum[96]~300 )) # (!\Mult0|auto_generated|add33_result[79]~158_combout  & ((!\reg_sum[96]~300 ) # 
// (!\Mult0|auto_generated|add41_result[61]~122_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[79]~158_combout ),
	.datab(\Mult0|auto_generated|add41_result[61]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[96]~300 ),
	.combout(\reg_sum[97]~301_combout ),
	.cout(\reg_sum[97]~302 ));
// synopsys translate_off
defparam \reg_sum[97]~301 .lut_mask = 16'h9617;
defparam \reg_sum[97]~301 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N1
dffeas \reg_sum[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[97]~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[97] .is_wysiwyg = "true";
defparam \reg_sum[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[62]~124 (
// Equation(s):
// \Mult0|auto_generated|add41_result[62]~124_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT26  $ (\Mult0|auto_generated|mac_out22~DATAOUT8  $ (!\Mult0|auto_generated|add41_result[61]~123 )))) # (GND)
// \Mult0|auto_generated|add41_result[62]~125  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT26  & ((\Mult0|auto_generated|mac_out22~DATAOUT8 ) # (!\Mult0|auto_generated|add41_result[61]~123 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT26  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT8  & !\Mult0|auto_generated|add41_result[61]~123 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT26 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[61]~123 ),
	.combout(\Mult0|auto_generated|add41_result[62]~124_combout ),
	.cout(\Mult0|auto_generated|add41_result[62]~125 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[62]~124 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[62]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[80]~160 (
// Equation(s):
// \Mult0|auto_generated|add33_result[80]~160_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT8  $ (\Mult0|auto_generated|mac_out18~DATAOUT26  $ (!\Mult0|auto_generated|add33_result[79]~159 )))) # (GND)
// \Mult0|auto_generated|add33_result[80]~161  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT8  & ((\Mult0|auto_generated|mac_out18~DATAOUT26 ) # (!\Mult0|auto_generated|add33_result[79]~159 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT26  & !\Mult0|auto_generated|add33_result[79]~159 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[79]~159 ),
	.combout(\Mult0|auto_generated|add33_result[80]~160_combout ),
	.cout(\Mult0|auto_generated|add33_result[80]~161 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[80]~160 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[80]~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N2
fiftyfivenm_lcell_comb \reg_sum[98]~303 (
// Equation(s):
// \reg_sum[98]~303_combout  = ((\Mult0|auto_generated|add41_result[62]~124_combout  $ (\Mult0|auto_generated|add33_result[80]~160_combout  $ (!\reg_sum[97]~302 )))) # (GND)
// \reg_sum[98]~304  = CARRY((\Mult0|auto_generated|add41_result[62]~124_combout  & ((\Mult0|auto_generated|add33_result[80]~160_combout ) # (!\reg_sum[97]~302 ))) # (!\Mult0|auto_generated|add41_result[62]~124_combout  & 
// (\Mult0|auto_generated|add33_result[80]~160_combout  & !\reg_sum[97]~302 )))

	.dataa(\Mult0|auto_generated|add41_result[62]~124_combout ),
	.datab(\Mult0|auto_generated|add33_result[80]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[97]~302 ),
	.combout(\reg_sum[98]~303_combout ),
	.cout(\reg_sum[98]~304 ));
// synopsys translate_off
defparam \reg_sum[98]~303 .lut_mask = 16'h698E;
defparam \reg_sum[98]~303 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N3
dffeas \reg_sum[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[98]~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[98] .is_wysiwyg = "true";
defparam \reg_sum[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[81]~162 (
// Equation(s):
// \Mult0|auto_generated|add33_result[81]~162_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT27  & ((\Mult0|auto_generated|mac_out20~DATAOUT9  & (\Mult0|auto_generated|add33_result[80]~161  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT9  & 
// (!\Mult0|auto_generated|add33_result[80]~161 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT27  & ((\Mult0|auto_generated|mac_out20~DATAOUT9  & (!\Mult0|auto_generated|add33_result[80]~161 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT9  & 
// ((\Mult0|auto_generated|add33_result[80]~161 ) # (GND)))))
// \Mult0|auto_generated|add33_result[81]~163  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT27  & (!\Mult0|auto_generated|mac_out20~DATAOUT9  & !\Mult0|auto_generated|add33_result[80]~161 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT27  & 
// ((!\Mult0|auto_generated|add33_result[80]~161 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[80]~161 ),
	.combout(\Mult0|auto_generated|add33_result[81]~162_combout ),
	.cout(\Mult0|auto_generated|add33_result[81]~163 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[81]~162 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[81]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[63]~126 (
// Equation(s):
// \Mult0|auto_generated|add41_result[63]~126_combout  = (\Mult0|auto_generated|mac_out16~DATAOUT27  & ((\Mult0|auto_generated|mac_out22~DATAOUT9  & (\Mult0|auto_generated|add41_result[62]~125  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT9  & 
// (!\Mult0|auto_generated|add41_result[62]~125 )))) # (!\Mult0|auto_generated|mac_out16~DATAOUT27  & ((\Mult0|auto_generated|mac_out22~DATAOUT9  & (!\Mult0|auto_generated|add41_result[62]~125 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT9  & 
// ((\Mult0|auto_generated|add41_result[62]~125 ) # (GND)))))
// \Mult0|auto_generated|add41_result[63]~127  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT27  & (!\Mult0|auto_generated|mac_out22~DATAOUT9  & !\Mult0|auto_generated|add41_result[62]~125 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT27  & 
// ((!\Mult0|auto_generated|add41_result[62]~125 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[62]~125 ),
	.combout(\Mult0|auto_generated|add41_result[63]~126_combout ),
	.cout(\Mult0|auto_generated|add41_result[63]~127 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[63]~126 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[63]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N4
fiftyfivenm_lcell_comb \reg_sum[99]~305 (
// Equation(s):
// \reg_sum[99]~305_combout  = (\Mult0|auto_generated|add33_result[81]~162_combout  & ((\Mult0|auto_generated|add41_result[63]~126_combout  & (\reg_sum[98]~304  & VCC)) # (!\Mult0|auto_generated|add41_result[63]~126_combout  & (!\reg_sum[98]~304 )))) # 
// (!\Mult0|auto_generated|add33_result[81]~162_combout  & ((\Mult0|auto_generated|add41_result[63]~126_combout  & (!\reg_sum[98]~304 )) # (!\Mult0|auto_generated|add41_result[63]~126_combout  & ((\reg_sum[98]~304 ) # (GND)))))
// \reg_sum[99]~306  = CARRY((\Mult0|auto_generated|add33_result[81]~162_combout  & (!\Mult0|auto_generated|add41_result[63]~126_combout  & !\reg_sum[98]~304 )) # (!\Mult0|auto_generated|add33_result[81]~162_combout  & ((!\reg_sum[98]~304 ) # 
// (!\Mult0|auto_generated|add41_result[63]~126_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[81]~162_combout ),
	.datab(\Mult0|auto_generated|add41_result[63]~126_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[98]~304 ),
	.combout(\reg_sum[99]~305_combout ),
	.cout(\reg_sum[99]~306 ));
// synopsys translate_off
defparam \reg_sum[99]~305 .lut_mask = 16'h9617;
defparam \reg_sum[99]~305 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N5
dffeas \reg_sum[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[99]~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[99] .is_wysiwyg = "true";
defparam \reg_sum[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[82]~164 (
// Equation(s):
// \Mult0|auto_generated|add33_result[82]~164_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT10  $ (\Mult0|auto_generated|mac_out18~DATAOUT28  $ (!\Mult0|auto_generated|add33_result[81]~163 )))) # (GND)
// \Mult0|auto_generated|add33_result[82]~165  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT10  & ((\Mult0|auto_generated|mac_out18~DATAOUT28 ) # (!\Mult0|auto_generated|add33_result[81]~163 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out18~DATAOUT28  & !\Mult0|auto_generated|add33_result[81]~163 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[81]~163 ),
	.combout(\Mult0|auto_generated|add33_result[82]~164_combout ),
	.cout(\Mult0|auto_generated|add33_result[82]~165 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[82]~164 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[82]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[64]~128 (
// Equation(s):
// \Mult0|auto_generated|add41_result[64]~128_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT28  $ (\Mult0|auto_generated|mac_out22~DATAOUT10  $ (!\Mult0|auto_generated|add41_result[63]~127 )))) # (GND)
// \Mult0|auto_generated|add41_result[64]~129  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT28  & ((\Mult0|auto_generated|mac_out22~DATAOUT10 ) # (!\Mult0|auto_generated|add41_result[63]~127 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT28  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT10  & !\Mult0|auto_generated|add41_result[63]~127 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT28 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[63]~127 ),
	.combout(\Mult0|auto_generated|add41_result[64]~128_combout ),
	.cout(\Mult0|auto_generated|add41_result[64]~129 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[64]~128 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[64]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N6
fiftyfivenm_lcell_comb \reg_sum[100]~307 (
// Equation(s):
// \reg_sum[100]~307_combout  = ((\Mult0|auto_generated|add33_result[82]~164_combout  $ (\Mult0|auto_generated|add41_result[64]~128_combout  $ (!\reg_sum[99]~306 )))) # (GND)
// \reg_sum[100]~308  = CARRY((\Mult0|auto_generated|add33_result[82]~164_combout  & ((\Mult0|auto_generated|add41_result[64]~128_combout ) # (!\reg_sum[99]~306 ))) # (!\Mult0|auto_generated|add33_result[82]~164_combout  & 
// (\Mult0|auto_generated|add41_result[64]~128_combout  & !\reg_sum[99]~306 )))

	.dataa(\Mult0|auto_generated|add33_result[82]~164_combout ),
	.datab(\Mult0|auto_generated|add41_result[64]~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[99]~306 ),
	.combout(\reg_sum[100]~307_combout ),
	.cout(\reg_sum[100]~308 ));
// synopsys translate_off
defparam \reg_sum[100]~307 .lut_mask = 16'h698E;
defparam \reg_sum[100]~307 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N7
dffeas \reg_sum[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[100]~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[100] .is_wysiwyg = "true";
defparam \reg_sum[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[65]~130 (
// Equation(s):
// \Mult0|auto_generated|add41_result[65]~130_combout  = (\Mult0|auto_generated|mac_out16~DATAOUT29  & ((\Mult0|auto_generated|mac_out22~DATAOUT11  & (\Mult0|auto_generated|add41_result[64]~129  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT11  & 
// (!\Mult0|auto_generated|add41_result[64]~129 )))) # (!\Mult0|auto_generated|mac_out16~DATAOUT29  & ((\Mult0|auto_generated|mac_out22~DATAOUT11  & (!\Mult0|auto_generated|add41_result[64]~129 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT11  & 
// ((\Mult0|auto_generated|add41_result[64]~129 ) # (GND)))))
// \Mult0|auto_generated|add41_result[65]~131  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT29  & (!\Mult0|auto_generated|mac_out22~DATAOUT11  & !\Mult0|auto_generated|add41_result[64]~129 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT29  & 
// ((!\Mult0|auto_generated|add41_result[64]~129 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[64]~129 ),
	.combout(\Mult0|auto_generated|add41_result[65]~130_combout ),
	.cout(\Mult0|auto_generated|add41_result[65]~131 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[65]~130 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[65]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[83]~166 (
// Equation(s):
// \Mult0|auto_generated|add33_result[83]~166_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT29  & ((\Mult0|auto_generated|mac_out20~DATAOUT11  & (\Mult0|auto_generated|add33_result[82]~165  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT11  & 
// (!\Mult0|auto_generated|add33_result[82]~165 )))) # (!\Mult0|auto_generated|mac_out18~DATAOUT29  & ((\Mult0|auto_generated|mac_out20~DATAOUT11  & (!\Mult0|auto_generated|add33_result[82]~165 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT11  & 
// ((\Mult0|auto_generated|add33_result[82]~165 ) # (GND)))))
// \Mult0|auto_generated|add33_result[83]~167  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT29  & (!\Mult0|auto_generated|mac_out20~DATAOUT11  & !\Mult0|auto_generated|add33_result[82]~165 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT29  & 
// ((!\Mult0|auto_generated|add33_result[82]~165 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[82]~165 ),
	.combout(\Mult0|auto_generated|add33_result[83]~166_combout ),
	.cout(\Mult0|auto_generated|add33_result[83]~167 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[83]~166 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[83]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N8
fiftyfivenm_lcell_comb \reg_sum[101]~309 (
// Equation(s):
// \reg_sum[101]~309_combout  = (\Mult0|auto_generated|add41_result[65]~130_combout  & ((\Mult0|auto_generated|add33_result[83]~166_combout  & (\reg_sum[100]~308  & VCC)) # (!\Mult0|auto_generated|add33_result[83]~166_combout  & (!\reg_sum[100]~308 )))) # 
// (!\Mult0|auto_generated|add41_result[65]~130_combout  & ((\Mult0|auto_generated|add33_result[83]~166_combout  & (!\reg_sum[100]~308 )) # (!\Mult0|auto_generated|add33_result[83]~166_combout  & ((\reg_sum[100]~308 ) # (GND)))))
// \reg_sum[101]~310  = CARRY((\Mult0|auto_generated|add41_result[65]~130_combout  & (!\Mult0|auto_generated|add33_result[83]~166_combout  & !\reg_sum[100]~308 )) # (!\Mult0|auto_generated|add41_result[65]~130_combout  & ((!\reg_sum[100]~308 ) # 
// (!\Mult0|auto_generated|add33_result[83]~166_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[65]~130_combout ),
	.datab(\Mult0|auto_generated|add33_result[83]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[100]~308 ),
	.combout(\reg_sum[101]~309_combout ),
	.cout(\reg_sum[101]~310 ));
// synopsys translate_off
defparam \reg_sum[101]~309 .lut_mask = 16'h9617;
defparam \reg_sum[101]~309 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N9
dffeas \reg_sum[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[101]~309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[101] .is_wysiwyg = "true";
defparam \reg_sum[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[66]~132 (
// Equation(s):
// \Mult0|auto_generated|add41_result[66]~132_combout  = ((\Mult0|auto_generated|mac_out16~DATAOUT30  $ (\Mult0|auto_generated|mac_out22~DATAOUT12  $ (!\Mult0|auto_generated|add41_result[65]~131 )))) # (GND)
// \Mult0|auto_generated|add41_result[66]~133  = CARRY((\Mult0|auto_generated|mac_out16~DATAOUT30  & ((\Mult0|auto_generated|mac_out22~DATAOUT12 ) # (!\Mult0|auto_generated|add41_result[65]~131 ))) # (!\Mult0|auto_generated|mac_out16~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT12  & !\Mult0|auto_generated|add41_result[65]~131 )))

	.dataa(\Mult0|auto_generated|mac_out16~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[65]~131 ),
	.combout(\Mult0|auto_generated|add41_result[66]~132_combout ),
	.cout(\Mult0|auto_generated|add41_result[66]~133 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[66]~132 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[66]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[84]~168 (
// Equation(s):
// \Mult0|auto_generated|add33_result[84]~168_combout  = ((\Mult0|auto_generated|mac_out18~DATAOUT30  $ (\Mult0|auto_generated|mac_out20~DATAOUT12  $ (!\Mult0|auto_generated|add33_result[83]~167 )))) # (GND)
// \Mult0|auto_generated|add33_result[84]~169  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT30  & ((\Mult0|auto_generated|mac_out20~DATAOUT12 ) # (!\Mult0|auto_generated|add33_result[83]~167 ))) # (!\Mult0|auto_generated|mac_out18~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out20~DATAOUT12  & !\Mult0|auto_generated|add33_result[83]~167 )))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[83]~167 ),
	.combout(\Mult0|auto_generated|add33_result[84]~168_combout ),
	.cout(\Mult0|auto_generated|add33_result[84]~169 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[84]~168 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[84]~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N10
fiftyfivenm_lcell_comb \reg_sum[102]~311 (
// Equation(s):
// \reg_sum[102]~311_combout  = ((\Mult0|auto_generated|add41_result[66]~132_combout  $ (\Mult0|auto_generated|add33_result[84]~168_combout  $ (!\reg_sum[101]~310 )))) # (GND)
// \reg_sum[102]~312  = CARRY((\Mult0|auto_generated|add41_result[66]~132_combout  & ((\Mult0|auto_generated|add33_result[84]~168_combout ) # (!\reg_sum[101]~310 ))) # (!\Mult0|auto_generated|add41_result[66]~132_combout  & 
// (\Mult0|auto_generated|add33_result[84]~168_combout  & !\reg_sum[101]~310 )))

	.dataa(\Mult0|auto_generated|add41_result[66]~132_combout ),
	.datab(\Mult0|auto_generated|add33_result[84]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[101]~310 ),
	.combout(\reg_sum[102]~311_combout ),
	.cout(\reg_sum[102]~312 ));
// synopsys translate_off
defparam \reg_sum[102]~311 .lut_mask = 16'h698E;
defparam \reg_sum[102]~311 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N11
dffeas \reg_sum[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[102]~311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[102] .is_wysiwyg = "true";
defparam \reg_sum[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[67]~134 (
// Equation(s):
// \Mult0|auto_generated|add41_result[67]~134_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT13  & ((\Mult0|auto_generated|mac_out16~DATAOUT31  & (\Mult0|auto_generated|add41_result[66]~133  & VCC)) # (!\Mult0|auto_generated|mac_out16~DATAOUT31  & 
// (!\Mult0|auto_generated|add41_result[66]~133 )))) # (!\Mult0|auto_generated|mac_out22~DATAOUT13  & ((\Mult0|auto_generated|mac_out16~DATAOUT31  & (!\Mult0|auto_generated|add41_result[66]~133 )) # (!\Mult0|auto_generated|mac_out16~DATAOUT31  & 
// ((\Mult0|auto_generated|add41_result[66]~133 ) # (GND)))))
// \Mult0|auto_generated|add41_result[67]~135  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT13  & (!\Mult0|auto_generated|mac_out16~DATAOUT31  & !\Mult0|auto_generated|add41_result[66]~133 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT13  & 
// ((!\Mult0|auto_generated|add41_result[66]~133 ) # (!\Mult0|auto_generated|mac_out16~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out16~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[66]~133 ),
	.combout(\Mult0|auto_generated|add41_result[67]~134_combout ),
	.cout(\Mult0|auto_generated|add41_result[67]~135 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[67]~134 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[67]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[85]~170 (
// Equation(s):
// \Mult0|auto_generated|add33_result[85]~170_combout  = (\Mult0|auto_generated|mac_out20~DATAOUT13  & ((\Mult0|auto_generated|mac_out18~DATAOUT31  & (\Mult0|auto_generated|add33_result[84]~169  & VCC)) # (!\Mult0|auto_generated|mac_out18~DATAOUT31  & 
// (!\Mult0|auto_generated|add33_result[84]~169 )))) # (!\Mult0|auto_generated|mac_out20~DATAOUT13  & ((\Mult0|auto_generated|mac_out18~DATAOUT31  & (!\Mult0|auto_generated|add33_result[84]~169 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT31  & 
// ((\Mult0|auto_generated|add33_result[84]~169 ) # (GND)))))
// \Mult0|auto_generated|add33_result[85]~171  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT13  & (!\Mult0|auto_generated|mac_out18~DATAOUT31  & !\Mult0|auto_generated|add33_result[84]~169 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT13  & 
// ((!\Mult0|auto_generated|add33_result[84]~169 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[84]~169 ),
	.combout(\Mult0|auto_generated|add33_result[85]~170_combout ),
	.cout(\Mult0|auto_generated|add33_result[85]~171 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[85]~170 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[85]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N12
fiftyfivenm_lcell_comb \reg_sum[103]~313 (
// Equation(s):
// \reg_sum[103]~313_combout  = (\Mult0|auto_generated|add41_result[67]~134_combout  & ((\Mult0|auto_generated|add33_result[85]~170_combout  & (\reg_sum[102]~312  & VCC)) # (!\Mult0|auto_generated|add33_result[85]~170_combout  & (!\reg_sum[102]~312 )))) # 
// (!\Mult0|auto_generated|add41_result[67]~134_combout  & ((\Mult0|auto_generated|add33_result[85]~170_combout  & (!\reg_sum[102]~312 )) # (!\Mult0|auto_generated|add33_result[85]~170_combout  & ((\reg_sum[102]~312 ) # (GND)))))
// \reg_sum[103]~314  = CARRY((\Mult0|auto_generated|add41_result[67]~134_combout  & (!\Mult0|auto_generated|add33_result[85]~170_combout  & !\reg_sum[102]~312 )) # (!\Mult0|auto_generated|add41_result[67]~134_combout  & ((!\reg_sum[102]~312 ) # 
// (!\Mult0|auto_generated|add33_result[85]~170_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[67]~134_combout ),
	.datab(\Mult0|auto_generated|add33_result[85]~170_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[102]~312 ),
	.combout(\reg_sum[103]~313_combout ),
	.cout(\reg_sum[103]~314 ));
// synopsys translate_off
defparam \reg_sum[103]~313 .lut_mask = 16'h9617;
defparam \reg_sum[103]~313 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N13
dffeas \reg_sum[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[103]~313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[103] .is_wysiwyg = "true";
defparam \reg_sum[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[86]~172 (
// Equation(s):
// \Mult0|auto_generated|add33_result[86]~172_combout  = ((\Mult0|auto_generated|mac_out22~DATAOUT14  $ (\Mult0|auto_generated|mac_out20~DATAOUT14  $ (!\Mult0|auto_generated|add33_result[85]~171 )))) # (GND)
// \Mult0|auto_generated|add33_result[86]~173  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT14  & ((\Mult0|auto_generated|mac_out20~DATAOUT14 ) # (!\Mult0|auto_generated|add33_result[85]~171 ))) # (!\Mult0|auto_generated|mac_out22~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out20~DATAOUT14  & !\Mult0|auto_generated|add33_result[85]~171 )))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[85]~171 ),
	.combout(\Mult0|auto_generated|add33_result[86]~172_combout ),
	.cout(\Mult0|auto_generated|add33_result[86]~173 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[86]~172 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[86]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[68]~136 (
// Equation(s):
// \Mult0|auto_generated|add41_result[68]~136_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT32  & (\Mult0|auto_generated|add41_result[67]~135  $ (GND))) # (!\Mult0|auto_generated|mac_out18~DATAOUT32  & (!\Mult0|auto_generated|add41_result[67]~135  & 
// VCC))
// \Mult0|auto_generated|add41_result[68]~137  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT32  & !\Mult0|auto_generated|add41_result[67]~135 ))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[67]~135 ),
	.combout(\Mult0|auto_generated|add41_result[68]~136_combout ),
	.cout(\Mult0|auto_generated|add41_result[68]~137 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[68]~136 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[68]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N14
fiftyfivenm_lcell_comb \reg_sum[104]~315 (
// Equation(s):
// \reg_sum[104]~315_combout  = ((\Mult0|auto_generated|add33_result[86]~172_combout  $ (\Mult0|auto_generated|add41_result[68]~136_combout  $ (!\reg_sum[103]~314 )))) # (GND)
// \reg_sum[104]~316  = CARRY((\Mult0|auto_generated|add33_result[86]~172_combout  & ((\Mult0|auto_generated|add41_result[68]~136_combout ) # (!\reg_sum[103]~314 ))) # (!\Mult0|auto_generated|add33_result[86]~172_combout  & 
// (\Mult0|auto_generated|add41_result[68]~136_combout  & !\reg_sum[103]~314 )))

	.dataa(\Mult0|auto_generated|add33_result[86]~172_combout ),
	.datab(\Mult0|auto_generated|add41_result[68]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[103]~314 ),
	.combout(\reg_sum[104]~315_combout ),
	.cout(\reg_sum[104]~316 ));
// synopsys translate_off
defparam \reg_sum[104]~315 .lut_mask = 16'h698E;
defparam \reg_sum[104]~315 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N15
dffeas \reg_sum[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[104]~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[104] .is_wysiwyg = "true";
defparam \reg_sum[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[87]~174 (
// Equation(s):
// \Mult0|auto_generated|add33_result[87]~174_combout  = (\Mult0|auto_generated|mac_out20~DATAOUT15  & ((\Mult0|auto_generated|mac_out22~DATAOUT15  & (\Mult0|auto_generated|add33_result[86]~173  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT15  & 
// (!\Mult0|auto_generated|add33_result[86]~173 )))) # (!\Mult0|auto_generated|mac_out20~DATAOUT15  & ((\Mult0|auto_generated|mac_out22~DATAOUT15  & (!\Mult0|auto_generated|add33_result[86]~173 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT15  & 
// ((\Mult0|auto_generated|add33_result[86]~173 ) # (GND)))))
// \Mult0|auto_generated|add33_result[87]~175  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT15  & (!\Mult0|auto_generated|mac_out22~DATAOUT15  & !\Mult0|auto_generated|add33_result[86]~173 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT15  & 
// ((!\Mult0|auto_generated|add33_result[86]~173 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[86]~173 ),
	.combout(\Mult0|auto_generated|add33_result[87]~174_combout ),
	.cout(\Mult0|auto_generated|add33_result[87]~175 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[87]~174 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[87]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[69]~138 (
// Equation(s):
// \Mult0|auto_generated|add41_result[69]~138_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT33  & (!\Mult0|auto_generated|add41_result[68]~137 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT33  & ((\Mult0|auto_generated|add41_result[68]~137 ) # (GND)))
// \Mult0|auto_generated|add41_result[69]~139  = CARRY((!\Mult0|auto_generated|add41_result[68]~137 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT33 ))

	.dataa(\Mult0|auto_generated|mac_out18~DATAOUT33 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[68]~137 ),
	.combout(\Mult0|auto_generated|add41_result[69]~138_combout ),
	.cout(\Mult0|auto_generated|add41_result[69]~139 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[69]~138 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[69]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
fiftyfivenm_lcell_comb \reg_sum[105]~317 (
// Equation(s):
// \reg_sum[105]~317_combout  = (\Mult0|auto_generated|add33_result[87]~174_combout  & ((\Mult0|auto_generated|add41_result[69]~138_combout  & (\reg_sum[104]~316  & VCC)) # (!\Mult0|auto_generated|add41_result[69]~138_combout  & (!\reg_sum[104]~316 )))) # 
// (!\Mult0|auto_generated|add33_result[87]~174_combout  & ((\Mult0|auto_generated|add41_result[69]~138_combout  & (!\reg_sum[104]~316 )) # (!\Mult0|auto_generated|add41_result[69]~138_combout  & ((\reg_sum[104]~316 ) # (GND)))))
// \reg_sum[105]~318  = CARRY((\Mult0|auto_generated|add33_result[87]~174_combout  & (!\Mult0|auto_generated|add41_result[69]~138_combout  & !\reg_sum[104]~316 )) # (!\Mult0|auto_generated|add33_result[87]~174_combout  & ((!\reg_sum[104]~316 ) # 
// (!\Mult0|auto_generated|add41_result[69]~138_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[87]~174_combout ),
	.datab(\Mult0|auto_generated|add41_result[69]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[104]~316 ),
	.combout(\reg_sum[105]~317_combout ),
	.cout(\reg_sum[105]~318 ));
// synopsys translate_off
defparam \reg_sum[105]~317 .lut_mask = 16'h9617;
defparam \reg_sum[105]~317 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N17
dffeas \reg_sum[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[105]~317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[105] .is_wysiwyg = "true";
defparam \reg_sum[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[70]~140 (
// Equation(s):
// \Mult0|auto_generated|add41_result[70]~140_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT34  & (\Mult0|auto_generated|add41_result[69]~139  $ (GND))) # (!\Mult0|auto_generated|mac_out18~DATAOUT34  & (!\Mult0|auto_generated|add41_result[69]~139  & 
// VCC))
// \Mult0|auto_generated|add41_result[70]~141  = CARRY((\Mult0|auto_generated|mac_out18~DATAOUT34  & !\Mult0|auto_generated|add41_result[69]~139 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[69]~139 ),
	.combout(\Mult0|auto_generated|add41_result[70]~140_combout ),
	.cout(\Mult0|auto_generated|add41_result[70]~141 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[70]~140 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add41_result[70]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[88]~176 (
// Equation(s):
// \Mult0|auto_generated|add33_result[88]~176_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT16  $ (\Mult0|auto_generated|mac_out22~DATAOUT16  $ (!\Mult0|auto_generated|add33_result[87]~175 )))) # (GND)
// \Mult0|auto_generated|add33_result[88]~177  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT16  & ((\Mult0|auto_generated|mac_out22~DATAOUT16 ) # (!\Mult0|auto_generated|add33_result[87]~175 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT16  & !\Mult0|auto_generated|add33_result[87]~175 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[87]~175 ),
	.combout(\Mult0|auto_generated|add33_result[88]~176_combout ),
	.cout(\Mult0|auto_generated|add33_result[88]~177 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[88]~176 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[88]~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N18
fiftyfivenm_lcell_comb \reg_sum[106]~319 (
// Equation(s):
// \reg_sum[106]~319_combout  = ((\Mult0|auto_generated|add41_result[70]~140_combout  $ (\Mult0|auto_generated|add33_result[88]~176_combout  $ (!\reg_sum[105]~318 )))) # (GND)
// \reg_sum[106]~320  = CARRY((\Mult0|auto_generated|add41_result[70]~140_combout  & ((\Mult0|auto_generated|add33_result[88]~176_combout ) # (!\reg_sum[105]~318 ))) # (!\Mult0|auto_generated|add41_result[70]~140_combout  & 
// (\Mult0|auto_generated|add33_result[88]~176_combout  & !\reg_sum[105]~318 )))

	.dataa(\Mult0|auto_generated|add41_result[70]~140_combout ),
	.datab(\Mult0|auto_generated|add33_result[88]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[105]~318 ),
	.combout(\reg_sum[106]~319_combout ),
	.cout(\reg_sum[106]~320 ));
// synopsys translate_off
defparam \reg_sum[106]~319 .lut_mask = 16'h698E;
defparam \reg_sum[106]~319 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N19
dffeas \reg_sum[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[106]~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[106] .is_wysiwyg = "true";
defparam \reg_sum[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[71]~142 (
// Equation(s):
// \Mult0|auto_generated|add41_result[71]~142_combout  = (\Mult0|auto_generated|mac_out18~DATAOUT35  & (!\Mult0|auto_generated|add41_result[70]~141 )) # (!\Mult0|auto_generated|mac_out18~DATAOUT35  & ((\Mult0|auto_generated|add41_result[70]~141 ) # (GND)))
// \Mult0|auto_generated|add41_result[71]~143  = CARRY((!\Mult0|auto_generated|add41_result[70]~141 ) # (!\Mult0|auto_generated|mac_out18~DATAOUT35 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out18~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[70]~141 ),
	.combout(\Mult0|auto_generated|add41_result[71]~142_combout ),
	.cout(\Mult0|auto_generated|add41_result[71]~143 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[71]~142 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|add41_result[71]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[89]~178 (
// Equation(s):
// \Mult0|auto_generated|add33_result[89]~178_combout  = (\Mult0|auto_generated|mac_out20~DATAOUT17  & ((\Mult0|auto_generated|mac_out22~DATAOUT17  & (\Mult0|auto_generated|add33_result[88]~177  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT17  & 
// (!\Mult0|auto_generated|add33_result[88]~177 )))) # (!\Mult0|auto_generated|mac_out20~DATAOUT17  & ((\Mult0|auto_generated|mac_out22~DATAOUT17  & (!\Mult0|auto_generated|add33_result[88]~177 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT17  & 
// ((\Mult0|auto_generated|add33_result[88]~177 ) # (GND)))))
// \Mult0|auto_generated|add33_result[89]~179  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT17  & (!\Mult0|auto_generated|mac_out22~DATAOUT17  & !\Mult0|auto_generated|add33_result[88]~177 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT17  & 
// ((!\Mult0|auto_generated|add33_result[88]~177 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[88]~177 ),
	.combout(\Mult0|auto_generated|add33_result[89]~178_combout ),
	.cout(\Mult0|auto_generated|add33_result[89]~179 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[89]~178 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[89]~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N20
fiftyfivenm_lcell_comb \reg_sum[107]~321 (
// Equation(s):
// \reg_sum[107]~321_combout  = (\Mult0|auto_generated|add41_result[71]~142_combout  & ((\Mult0|auto_generated|add33_result[89]~178_combout  & (\reg_sum[106]~320  & VCC)) # (!\Mult0|auto_generated|add33_result[89]~178_combout  & (!\reg_sum[106]~320 )))) # 
// (!\Mult0|auto_generated|add41_result[71]~142_combout  & ((\Mult0|auto_generated|add33_result[89]~178_combout  & (!\reg_sum[106]~320 )) # (!\Mult0|auto_generated|add33_result[89]~178_combout  & ((\reg_sum[106]~320 ) # (GND)))))
// \reg_sum[107]~322  = CARRY((\Mult0|auto_generated|add41_result[71]~142_combout  & (!\Mult0|auto_generated|add33_result[89]~178_combout  & !\reg_sum[106]~320 )) # (!\Mult0|auto_generated|add41_result[71]~142_combout  & ((!\reg_sum[106]~320 ) # 
// (!\Mult0|auto_generated|add33_result[89]~178_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[71]~142_combout ),
	.datab(\Mult0|auto_generated|add33_result[89]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[106]~320 ),
	.combout(\reg_sum[107]~321_combout ),
	.cout(\reg_sum[107]~322 ));
// synopsys translate_off
defparam \reg_sum[107]~321 .lut_mask = 16'h9617;
defparam \reg_sum[107]~321 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N21
dffeas \reg_sum[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[107]~321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[107] .is_wysiwyg = "true";
defparam \reg_sum[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N0
fiftyfivenm_io_ibuf \B[108]~input (
	.i(B[108]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[108]~input0 ));
// synopsys translate_off
defparam \B[108]~input .bus_hold = "false";
defparam \B[108]~input .listen_to_nsleep_signal = "false";
defparam \B[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y22_N1
dffeas \reg_B[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[108]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[108] .is_wysiwyg = "true";
defparam \reg_B[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N26
fiftyfivenm_io_ibuf \A[108]~input (
	.i(A[108]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[108]~input0 ));
// synopsys translate_off
defparam \A[108]~input .bus_hold = "false";
defparam \A[108]~input .listen_to_nsleep_signal = "false";
defparam \A[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N9
dffeas \reg_A[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[108]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[108] .is_wysiwyg = "true";
defparam \reg_A[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
fiftyfivenm_lcell_comb \Add0~216 (
// Equation(s):
// \Add0~216_combout  = ((reg_B[108] $ (reg_A[108] $ (!\Add0~215 )))) # (GND)
// \Add0~217  = CARRY((reg_B[108] & ((reg_A[108]) # (!\Add0~215 ))) # (!reg_B[108] & (reg_A[108] & !\Add0~215 )))

	.dataa(reg_B[108]),
	.datab(reg_A[108]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~215 ),
	.combout(\Add0~216_combout ),
	.cout(\Add0~217 ));
// synopsys translate_off
defparam \Add0~216 .lut_mask = 16'h698E;
defparam \Add0~216 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
fiftyfivenm_io_ibuf \A[109]~input (
	.i(A[109]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[109]~input0 ));
// synopsys translate_off
defparam \A[109]~input .bus_hold = "false";
defparam \A[109]~input .listen_to_nsleep_signal = "false";
defparam \A[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y22_N27
dffeas \reg_A[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[109]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[109] .is_wysiwyg = "true";
defparam \reg_A[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N0
fiftyfivenm_io_ibuf \B[109]~input (
	.i(B[109]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[109]~input0 ));
// synopsys translate_off
defparam \B[109]~input .bus_hold = "false";
defparam \B[109]~input .listen_to_nsleep_signal = "false";
defparam \B[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
fiftyfivenm_lcell_comb \reg_B[109]~feeder (
// Equation(s):
// \reg_B[109]~feeder_combout  = \B[109]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[109]~input0 ),
	.cin(gnd),
	.combout(\reg_B[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[109]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N29
dffeas \reg_B[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[109] .is_wysiwyg = "true";
defparam \reg_B[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N10
fiftyfivenm_lcell_comb \Add0~218 (
// Equation(s):
// \Add0~218_combout  = (reg_A[109] & ((reg_B[109] & (\Add0~217  & VCC)) # (!reg_B[109] & (!\Add0~217 )))) # (!reg_A[109] & ((reg_B[109] & (!\Add0~217 )) # (!reg_B[109] & ((\Add0~217 ) # (GND)))))
// \Add0~219  = CARRY((reg_A[109] & (!reg_B[109] & !\Add0~217 )) # (!reg_A[109] & ((!\Add0~217 ) # (!reg_B[109]))))

	.dataa(reg_A[109]),
	.datab(reg_B[109]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~217 ),
	.combout(\Add0~218_combout ),
	.cout(\Add0~219 ));
// synopsys translate_off
defparam \Add0~218 .lut_mask = 16'h9617;
defparam \Add0~218 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N24
fiftyfivenm_io_ibuf \A[110]~input (
	.i(A[110]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[110]~input0 ));
// synopsys translate_off
defparam \A[110]~input .bus_hold = "false";
defparam \A[110]~input .listen_to_nsleep_signal = "false";
defparam \A[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y22_N11
dffeas \reg_A[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[110]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[110] .is_wysiwyg = "true";
defparam \reg_A[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
fiftyfivenm_io_ibuf \B[110]~input (
	.i(B[110]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[110]~input0 ));
// synopsys translate_off
defparam \B[110]~input .bus_hold = "false";
defparam \B[110]~input .listen_to_nsleep_signal = "false";
defparam \B[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N4
fiftyfivenm_lcell_comb \reg_B[110]~feeder (
// Equation(s):
// \reg_B[110]~feeder_combout  = \B[110]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[110]~input0 ),
	.cin(gnd),
	.combout(\reg_B[110]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[110]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[110]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N5
dffeas \reg_B[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[110] .is_wysiwyg = "true";
defparam \reg_B[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N12
fiftyfivenm_lcell_comb \Add0~220 (
// Equation(s):
// \Add0~220_combout  = ((reg_A[110] $ (reg_B[110] $ (!\Add0~219 )))) # (GND)
// \Add0~221  = CARRY((reg_A[110] & ((reg_B[110]) # (!\Add0~219 ))) # (!reg_A[110] & (reg_B[110] & !\Add0~219 )))

	.dataa(reg_A[110]),
	.datab(reg_B[110]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~219 ),
	.combout(\Add0~220_combout ),
	.cout(\Add0~221 ));
// synopsys translate_off
defparam \Add0~220 .lut_mask = 16'h698E;
defparam \Add0~220 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N26
fiftyfivenm_io_ibuf \B[111]~input (
	.i(B[111]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[111]~input0 ));
// synopsys translate_off
defparam \B[111]~input .bus_hold = "false";
defparam \B[111]~input .listen_to_nsleep_signal = "false";
defparam \B[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
fiftyfivenm_lcell_comb \reg_B[111]~feeder (
// Equation(s):
// \reg_B[111]~feeder_combout  = \B[111]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[111]~input0 ),
	.cin(gnd),
	.combout(\reg_B[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[111]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N9
dffeas \reg_B[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[111] .is_wysiwyg = "true";
defparam \reg_B[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N6
fiftyfivenm_io_ibuf \A[111]~input (
	.i(A[111]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[111]~input0 ));
// synopsys translate_off
defparam \A[111]~input .bus_hold = "false";
defparam \A[111]~input .listen_to_nsleep_signal = "false";
defparam \A[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N22
fiftyfivenm_lcell_comb \reg_A[111]~feeder (
// Equation(s):
// \reg_A[111]~feeder_combout  = \A[111]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[111]~input0 ),
	.cin(gnd),
	.combout(\reg_A[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[111]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N23
dffeas \reg_A[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[111] .is_wysiwyg = "true";
defparam \reg_A[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
fiftyfivenm_lcell_comb \Add0~222 (
// Equation(s):
// \Add0~222_combout  = (reg_B[111] & ((reg_A[111] & (\Add0~221  & VCC)) # (!reg_A[111] & (!\Add0~221 )))) # (!reg_B[111] & ((reg_A[111] & (!\Add0~221 )) # (!reg_A[111] & ((\Add0~221 ) # (GND)))))
// \Add0~223  = CARRY((reg_B[111] & (!reg_A[111] & !\Add0~221 )) # (!reg_B[111] & ((!\Add0~221 ) # (!reg_A[111]))))

	.dataa(reg_B[111]),
	.datab(reg_A[111]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~221 ),
	.combout(\Add0~222_combout ),
	.cout(\Add0~223 ));
// synopsys translate_off
defparam \Add0~222 .lut_mask = 16'h9617;
defparam \Add0~222 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N22
fiftyfivenm_io_ibuf \B[112]~input (
	.i(B[112]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[112]~input0 ));
// synopsys translate_off
defparam \B[112]~input .bus_hold = "false";
defparam \B[112]~input .listen_to_nsleep_signal = "false";
defparam \B[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N4
fiftyfivenm_lcell_comb \reg_B[112]~feeder (
// Equation(s):
// \reg_B[112]~feeder_combout  = \B[112]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[112]~input0 ),
	.cin(gnd),
	.combout(\reg_B[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[112]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N5
dffeas \reg_B[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[112] .is_wysiwyg = "true";
defparam \reg_B[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N4
fiftyfivenm_io_ibuf \A[112]~input (
	.i(A[112]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[112]~input0 ));
// synopsys translate_off
defparam \A[112]~input .bus_hold = "false";
defparam \A[112]~input .listen_to_nsleep_signal = "false";
defparam \A[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y22_N31
dffeas \reg_A[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[112]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[112] .is_wysiwyg = "true";
defparam \reg_A[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
fiftyfivenm_lcell_comb \Add0~224 (
// Equation(s):
// \Add0~224_combout  = ((reg_B[112] $ (reg_A[112] $ (!\Add0~223 )))) # (GND)
// \Add0~225  = CARRY((reg_B[112] & ((reg_A[112]) # (!\Add0~223 ))) # (!reg_B[112] & (reg_A[112] & !\Add0~223 )))

	.dataa(reg_B[112]),
	.datab(reg_A[112]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~223 ),
	.combout(\Add0~224_combout ),
	.cout(\Add0~225 ));
// synopsys translate_off
defparam \Add0~224 .lut_mask = 16'h698E;
defparam \Add0~224 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N12
fiftyfivenm_io_ibuf \B[113]~input (
	.i(B[113]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[113]~input0 ));
// synopsys translate_off
defparam \B[113]~input .bus_hold = "false";
defparam \B[113]~input .listen_to_nsleep_signal = "false";
defparam \B[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N14
fiftyfivenm_lcell_comb \reg_B[113]~feeder (
// Equation(s):
// \reg_B[113]~feeder_combout  = \B[113]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[113]~input0 ),
	.cin(gnd),
	.combout(\reg_B[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[113]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N15
dffeas \reg_B[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[113] .is_wysiwyg = "true";
defparam \reg_B[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N20
fiftyfivenm_io_ibuf \A[113]~input (
	.i(A[113]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[113]~input0 ));
// synopsys translate_off
defparam \A[113]~input .bus_hold = "false";
defparam \A[113]~input .listen_to_nsleep_signal = "false";
defparam \A[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
fiftyfivenm_lcell_comb \reg_A[113]~feeder (
// Equation(s):
// \reg_A[113]~feeder_combout  = \A[113]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[113]~input0 ),
	.cin(gnd),
	.combout(\reg_A[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[113]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N21
dffeas \reg_A[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[113] .is_wysiwyg = "true";
defparam \reg_A[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
fiftyfivenm_lcell_comb \Add0~226 (
// Equation(s):
// \Add0~226_combout  = (reg_B[113] & ((reg_A[113] & (\Add0~225  & VCC)) # (!reg_A[113] & (!\Add0~225 )))) # (!reg_B[113] & ((reg_A[113] & (!\Add0~225 )) # (!reg_A[113] & ((\Add0~225 ) # (GND)))))
// \Add0~227  = CARRY((reg_B[113] & (!reg_A[113] & !\Add0~225 )) # (!reg_B[113] & ((!\Add0~225 ) # (!reg_A[113]))))

	.dataa(reg_B[113]),
	.datab(reg_A[113]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~225 ),
	.combout(\Add0~226_combout ),
	.cout(\Add0~227 ));
// synopsys translate_off
defparam \Add0~226 .lut_mask = 16'h9617;
defparam \Add0~226 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N16
fiftyfivenm_io_ibuf \B[114]~input (
	.i(B[114]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[114]~input0 ));
// synopsys translate_off
defparam \B[114]~input .bus_hold = "false";
defparam \B[114]~input .listen_to_nsleep_signal = "false";
defparam \B[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
fiftyfivenm_lcell_comb \reg_B[114]~feeder (
// Equation(s):
// \reg_B[114]~feeder_combout  = \B[114]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[114]~input0 ),
	.cin(gnd),
	.combout(\reg_B[114]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[114]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[114]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N13
dffeas \reg_B[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[114] .is_wysiwyg = "true";
defparam \reg_B[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N14
fiftyfivenm_io_ibuf \A[114]~input (
	.i(A[114]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[114]~input0 ));
// synopsys translate_off
defparam \A[114]~input .bus_hold = "false";
defparam \A[114]~input .listen_to_nsleep_signal = "false";
defparam \A[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
fiftyfivenm_lcell_comb \reg_A[114]~feeder (
// Equation(s):
// \reg_A[114]~feeder_combout  = \A[114]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[114]~input0 ),
	.cin(gnd),
	.combout(\reg_A[114]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[114]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[114]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N11
dffeas \reg_A[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[114] .is_wysiwyg = "true";
defparam \reg_A[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
fiftyfivenm_lcell_comb \Add0~228 (
// Equation(s):
// \Add0~228_combout  = ((reg_B[114] $ (reg_A[114] $ (!\Add0~227 )))) # (GND)
// \Add0~229  = CARRY((reg_B[114] & ((reg_A[114]) # (!\Add0~227 ))) # (!reg_B[114] & (reg_A[114] & !\Add0~227 )))

	.dataa(reg_B[114]),
	.datab(reg_A[114]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~227 ),
	.combout(\Add0~228_combout ),
	.cout(\Add0~229 ));
// synopsys translate_off
defparam \Add0~228 .lut_mask = 16'h698E;
defparam \Add0~228 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N12
fiftyfivenm_io_ibuf \A[115]~input (
	.i(A[115]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[115]~input0 ));
// synopsys translate_off
defparam \A[115]~input .bus_hold = "false";
defparam \A[115]~input .listen_to_nsleep_signal = "false";
defparam \A[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N23
dffeas \reg_A[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[115]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[115] .is_wysiwyg = "true";
defparam \reg_A[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N10
fiftyfivenm_io_ibuf \B[115]~input (
	.i(B[115]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[115]~input0 ));
// synopsys translate_off
defparam \B[115]~input .bus_hold = "false";
defparam \B[115]~input .listen_to_nsleep_signal = "false";
defparam \B[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
fiftyfivenm_lcell_comb \reg_B[115]~feeder (
// Equation(s):
// \reg_B[115]~feeder_combout  = \B[115]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[115]~input0 ),
	.cin(gnd),
	.combout(\reg_B[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[115]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N25
dffeas \reg_B[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[115] .is_wysiwyg = "true";
defparam \reg_B[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N22
fiftyfivenm_lcell_comb \Add0~230 (
// Equation(s):
// \Add0~230_combout  = (reg_A[115] & ((reg_B[115] & (\Add0~229  & VCC)) # (!reg_B[115] & (!\Add0~229 )))) # (!reg_A[115] & ((reg_B[115] & (!\Add0~229 )) # (!reg_B[115] & ((\Add0~229 ) # (GND)))))
// \Add0~231  = CARRY((reg_A[115] & (!reg_B[115] & !\Add0~229 )) # (!reg_A[115] & ((!\Add0~229 ) # (!reg_B[115]))))

	.dataa(reg_A[115]),
	.datab(reg_B[115]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~229 ),
	.combout(\Add0~230_combout ),
	.cout(\Add0~231 ));
// synopsys translate_off
defparam \Add0~230 .lut_mask = 16'h9617;
defparam \Add0~230 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N4
fiftyfivenm_io_ibuf \B[116]~input (
	.i(B[116]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[116]~input0 ));
// synopsys translate_off
defparam \B[116]~input .bus_hold = "false";
defparam \B[116]~input .listen_to_nsleep_signal = "false";
defparam \B[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
fiftyfivenm_lcell_comb \reg_B[116]~feeder (
// Equation(s):
// \reg_B[116]~feeder_combout  = \B[116]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[116]~input0 ),
	.cin(gnd),
	.combout(\reg_B[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[116]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N13
dffeas \reg_B[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[116] .is_wysiwyg = "true";
defparam \reg_B[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N16
fiftyfivenm_io_ibuf \A[116]~input (
	.i(A[116]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[116]~input0 ));
// synopsys translate_off
defparam \A[116]~input .bus_hold = "false";
defparam \A[116]~input .listen_to_nsleep_signal = "false";
defparam \A[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y22_N19
dffeas \reg_A[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[116]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[116] .is_wysiwyg = "true";
defparam \reg_A[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N24
fiftyfivenm_lcell_comb \Add0~232 (
// Equation(s):
// \Add0~232_combout  = ((reg_B[116] $ (reg_A[116] $ (!\Add0~231 )))) # (GND)
// \Add0~233  = CARRY((reg_B[116] & ((reg_A[116]) # (!\Add0~231 ))) # (!reg_B[116] & (reg_A[116] & !\Add0~231 )))

	.dataa(reg_B[116]),
	.datab(reg_A[116]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~231 ),
	.combout(\Add0~232_combout ),
	.cout(\Add0~233 ));
// synopsys translate_off
defparam \Add0~232 .lut_mask = 16'h698E;
defparam \Add0~232 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N0
fiftyfivenm_io_ibuf \B[117]~input (
	.i(B[117]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[117]~input0 ));
// synopsys translate_off
defparam \B[117]~input .bus_hold = "false";
defparam \B[117]~input .listen_to_nsleep_signal = "false";
defparam \B[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N2
fiftyfivenm_lcell_comb \reg_B[117]~feeder (
// Equation(s):
// \reg_B[117]~feeder_combout  = \B[117]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[117]~input0 ),
	.cin(gnd),
	.combout(\reg_B[117]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[117]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[117]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N3
dffeas \reg_B[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[117] .is_wysiwyg = "true";
defparam \reg_B[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
fiftyfivenm_io_ibuf \A[117]~input (
	.i(A[117]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[117]~input0 ));
// synopsys translate_off
defparam \A[117]~input .bus_hold = "false";
defparam \A[117]~input .listen_to_nsleep_signal = "false";
defparam \A[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N24
fiftyfivenm_lcell_comb \reg_A[117]~feeder (
// Equation(s):
// \reg_A[117]~feeder_combout  = \A[117]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[117]~input0 ),
	.cin(gnd),
	.combout(\reg_A[117]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[117]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[117]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N25
dffeas \reg_A[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[117] .is_wysiwyg = "true";
defparam \reg_A[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
fiftyfivenm_lcell_comb \Add0~234 (
// Equation(s):
// \Add0~234_combout  = (reg_B[117] & ((reg_A[117] & (\Add0~233  & VCC)) # (!reg_A[117] & (!\Add0~233 )))) # (!reg_B[117] & ((reg_A[117] & (!\Add0~233 )) # (!reg_A[117] & ((\Add0~233 ) # (GND)))))
// \Add0~235  = CARRY((reg_B[117] & (!reg_A[117] & !\Add0~233 )) # (!reg_B[117] & ((!\Add0~233 ) # (!reg_A[117]))))

	.dataa(reg_B[117]),
	.datab(reg_A[117]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~233 ),
	.combout(\Add0~234_combout ),
	.cout(\Add0~235 ));
// synopsys translate_off
defparam \Add0~234 .lut_mask = 16'h9617;
defparam \Add0~234 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N0
fiftyfivenm_io_ibuf \A[118]~input (
	.i(A[118]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[118]~input0 ));
// synopsys translate_off
defparam \A[118]~input .bus_hold = "false";
defparam \A[118]~input .listen_to_nsleep_signal = "false";
defparam \A[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N4
fiftyfivenm_lcell_comb \reg_A[118]~feeder (
// Equation(s):
// \reg_A[118]~feeder_combout  = \A[118]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[118]~input0 ),
	.cin(gnd),
	.combout(\reg_A[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[118]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y22_N5
dffeas \reg_A[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[118] .is_wysiwyg = "true";
defparam \reg_A[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y19_N12
fiftyfivenm_io_ibuf \B[118]~input (
	.i(B[118]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[118]~input0 ));
// synopsys translate_off
defparam \B[118]~input .bus_hold = "false";
defparam \B[118]~input .listen_to_nsleep_signal = "false";
defparam \B[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y22_N29
dffeas \reg_B[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[118]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[118] .is_wysiwyg = "true";
defparam \reg_B[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
fiftyfivenm_lcell_comb \Add0~236 (
// Equation(s):
// \Add0~236_combout  = ((reg_A[118] $ (reg_B[118] $ (!\Add0~235 )))) # (GND)
// \Add0~237  = CARRY((reg_A[118] & ((reg_B[118]) # (!\Add0~235 ))) # (!reg_A[118] & (reg_B[118] & !\Add0~235 )))

	.dataa(reg_A[118]),
	.datab(reg_B[118]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~235 ),
	.combout(\Add0~236_combout ),
	.cout(\Add0~237 ));
// synopsys translate_off
defparam \Add0~236 .lut_mask = 16'h698E;
defparam \Add0~236 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
fiftyfivenm_io_ibuf \A[119]~input (
	.i(A[119]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[119]~input0 ));
// synopsys translate_off
defparam \A[119]~input .bus_hold = "false";
defparam \A[119]~input .listen_to_nsleep_signal = "false";
defparam \A[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y22_N31
dffeas \reg_A[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[119]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[119] .is_wysiwyg = "true";
defparam \reg_A[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y19_N14
fiftyfivenm_io_ibuf \B[119]~input (
	.i(B[119]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[119]~input0 ));
// synopsys translate_off
defparam \B[119]~input .bus_hold = "false";
defparam \B[119]~input .listen_to_nsleep_signal = "false";
defparam \B[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N30
fiftyfivenm_lcell_comb \reg_B[119]~feeder (
// Equation(s):
// \reg_B[119]~feeder_combout  = \B[119]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[119]~input0 ),
	.cin(gnd),
	.combout(\reg_B[119]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[119]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[119]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N31
dffeas \reg_B[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[119] .is_wysiwyg = "true";
defparam \reg_B[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N30
fiftyfivenm_lcell_comb \Add0~238 (
// Equation(s):
// \Add0~238_combout  = (reg_A[119] & ((reg_B[119] & (\Add0~237  & VCC)) # (!reg_B[119] & (!\Add0~237 )))) # (!reg_A[119] & ((reg_B[119] & (!\Add0~237 )) # (!reg_B[119] & ((\Add0~237 ) # (GND)))))
// \Add0~239  = CARRY((reg_A[119] & (!reg_B[119] & !\Add0~237 )) # (!reg_A[119] & ((!\Add0~237 ) # (!reg_B[119]))))

	.dataa(reg_A[119]),
	.datab(reg_B[119]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~237 ),
	.combout(\Add0~238_combout ),
	.cout(\Add0~239 ));
// synopsys translate_off
defparam \Add0~238 .lut_mask = 16'h9617;
defparam \Add0~238 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N0
fiftyfivenm_io_ibuf \B[120]~input (
	.i(B[120]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[120]~input0 ));
// synopsys translate_off
defparam \B[120]~input .bus_hold = "false";
defparam \B[120]~input .listen_to_nsleep_signal = "false";
defparam \B[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N30
fiftyfivenm_lcell_comb \reg_B[120]~feeder (
// Equation(s):
// \reg_B[120]~feeder_combout  = \B[120]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[120]~input0 ),
	.cin(gnd),
	.combout(\reg_B[120]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[120]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[120]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N31
dffeas \reg_B[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[120] .is_wysiwyg = "true";
defparam \reg_B[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N24
fiftyfivenm_io_ibuf \A[120]~input (
	.i(A[120]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[120]~input0 ));
// synopsys translate_off
defparam \A[120]~input .bus_hold = "false";
defparam \A[120]~input .listen_to_nsleep_signal = "false";
defparam \A[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N1
dffeas \reg_A[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[120]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[120] .is_wysiwyg = "true";
defparam \reg_A[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N0
fiftyfivenm_lcell_comb \Add0~240 (
// Equation(s):
// \Add0~240_combout  = ((reg_B[120] $ (reg_A[120] $ (!\Add0~239 )))) # (GND)
// \Add0~241  = CARRY((reg_B[120] & ((reg_A[120]) # (!\Add0~239 ))) # (!reg_B[120] & (reg_A[120] & !\Add0~239 )))

	.dataa(reg_B[120]),
	.datab(reg_A[120]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~239 ),
	.combout(\Add0~240_combout ),
	.cout(\Add0~241 ));
// synopsys translate_off
defparam \Add0~240 .lut_mask = 16'h698E;
defparam \Add0~240 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N14
fiftyfivenm_io_ibuf \B[121]~input (
	.i(B[121]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[121]~input0 ));
// synopsys translate_off
defparam \B[121]~input .bus_hold = "false";
defparam \B[121]~input .listen_to_nsleep_signal = "false";
defparam \B[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N3
dffeas \reg_B[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[121]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[121] .is_wysiwyg = "true";
defparam \reg_B[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
fiftyfivenm_io_ibuf \A[121]~input (
	.i(A[121]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[121]~input0 ));
// synopsys translate_off
defparam \A[121]~input .bus_hold = "false";
defparam \A[121]~input .listen_to_nsleep_signal = "false";
defparam \A[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N24
fiftyfivenm_lcell_comb \reg_A[121]~feeder (
// Equation(s):
// \reg_A[121]~feeder_combout  = \A[121]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[121]~input0 ),
	.cin(gnd),
	.combout(\reg_A[121]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[121]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[121]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N25
dffeas \reg_A[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[121]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[121] .is_wysiwyg = "true";
defparam \reg_A[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N2
fiftyfivenm_lcell_comb \Add0~242 (
// Equation(s):
// \Add0~242_combout  = (reg_B[121] & ((reg_A[121] & (\Add0~241  & VCC)) # (!reg_A[121] & (!\Add0~241 )))) # (!reg_B[121] & ((reg_A[121] & (!\Add0~241 )) # (!reg_A[121] & ((\Add0~241 ) # (GND)))))
// \Add0~243  = CARRY((reg_B[121] & (!reg_A[121] & !\Add0~241 )) # (!reg_B[121] & ((!\Add0~241 ) # (!reg_A[121]))))

	.dataa(reg_B[121]),
	.datab(reg_A[121]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~241 ),
	.combout(\Add0~242_combout ),
	.cout(\Add0~243 ));
// synopsys translate_off
defparam \Add0~242 .lut_mask = 16'h9617;
defparam \Add0~242 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N6
fiftyfivenm_io_ibuf \B[122]~input (
	.i(B[122]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[122]~input0 ));
// synopsys translate_off
defparam \B[122]~input .bus_hold = "false";
defparam \B[122]~input .listen_to_nsleep_signal = "false";
defparam \B[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N26
fiftyfivenm_lcell_comb \reg_B[122]~feeder (
// Equation(s):
// \reg_B[122]~feeder_combout  = \B[122]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[122]~input0 ),
	.cin(gnd),
	.combout(\reg_B[122]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[122]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[122]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N27
dffeas \reg_B[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[122] .is_wysiwyg = "true";
defparam \reg_B[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N12
fiftyfivenm_io_ibuf \A[122]~input (
	.i(A[122]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[122]~input0 ));
// synopsys translate_off
defparam \A[122]~input .bus_hold = "false";
defparam \A[122]~input .listen_to_nsleep_signal = "false";
defparam \A[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N5
dffeas \reg_A[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[122]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[122] .is_wysiwyg = "true";
defparam \reg_A[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N4
fiftyfivenm_lcell_comb \Add0~244 (
// Equation(s):
// \Add0~244_combout  = ((reg_B[122] $ (reg_A[122] $ (!\Add0~243 )))) # (GND)
// \Add0~245  = CARRY((reg_B[122] & ((reg_A[122]) # (!\Add0~243 ))) # (!reg_B[122] & (reg_A[122] & !\Add0~243 )))

	.dataa(reg_B[122]),
	.datab(reg_A[122]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~243 ),
	.combout(\Add0~244_combout ),
	.cout(\Add0~245 ));
// synopsys translate_off
defparam \Add0~244 .lut_mask = 16'h698E;
defparam \Add0~244 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N22
fiftyfivenm_io_ibuf \B[123]~input (
	.i(B[123]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[123]~input0 ));
// synopsys translate_off
defparam \B[123]~input .bus_hold = "false";
defparam \B[123]~input .listen_to_nsleep_signal = "false";
defparam \B[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N7
dffeas \reg_B[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[123]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[123] .is_wysiwyg = "true";
defparam \reg_B[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
fiftyfivenm_io_ibuf \A[123]~input (
	.i(A[123]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[123]~input0 ));
// synopsys translate_off
defparam \A[123]~input .bus_hold = "false";
defparam \A[123]~input .listen_to_nsleep_signal = "false";
defparam \A[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N20
fiftyfivenm_lcell_comb \reg_A[123]~feeder (
// Equation(s):
// \reg_A[123]~feeder_combout  = \A[123]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[123]~input0 ),
	.cin(gnd),
	.combout(\reg_A[123]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A[123]~feeder .lut_mask = 16'hFF00;
defparam \reg_A[123]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N21
dffeas \reg_A[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_A[123]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[123] .is_wysiwyg = "true";
defparam \reg_A[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N6
fiftyfivenm_lcell_comb \Add0~246 (
// Equation(s):
// \Add0~246_combout  = (reg_B[123] & ((reg_A[123] & (\Add0~245  & VCC)) # (!reg_A[123] & (!\Add0~245 )))) # (!reg_B[123] & ((reg_A[123] & (!\Add0~245 )) # (!reg_A[123] & ((\Add0~245 ) # (GND)))))
// \Add0~247  = CARRY((reg_B[123] & (!reg_A[123] & !\Add0~245 )) # (!reg_B[123] & ((!\Add0~245 ) # (!reg_A[123]))))

	.dataa(reg_B[123]),
	.datab(reg_A[123]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~245 ),
	.combout(\Add0~246_combout ),
	.cout(\Add0~247 ));
// synopsys translate_off
defparam \Add0~246 .lut_mask = 16'h9617;
defparam \Add0~246 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N4
fiftyfivenm_io_ibuf \B[124]~input (
	.i(B[124]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[124]~input0 ));
// synopsys translate_off
defparam \B[124]~input .bus_hold = "false";
defparam \B[124]~input .listen_to_nsleep_signal = "false";
defparam \B[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N23
dffeas \reg_B[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[124]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[124] .is_wysiwyg = "true";
defparam \reg_B[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
fiftyfivenm_io_ibuf \A[124]~input (
	.i(A[124]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[124]~input0 ));
// synopsys translate_off
defparam \A[124]~input .bus_hold = "false";
defparam \A[124]~input .listen_to_nsleep_signal = "false";
defparam \A[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N9
dffeas \reg_A[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[124]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[124] .is_wysiwyg = "true";
defparam \reg_A[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
fiftyfivenm_lcell_comb \Add0~248 (
// Equation(s):
// \Add0~248_combout  = ((reg_B[124] $ (reg_A[124] $ (!\Add0~247 )))) # (GND)
// \Add0~249  = CARRY((reg_B[124] & ((reg_A[124]) # (!\Add0~247 ))) # (!reg_B[124] & (reg_A[124] & !\Add0~247 )))

	.dataa(reg_B[124]),
	.datab(reg_A[124]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~247 ),
	.combout(\Add0~248_combout ),
	.cout(\Add0~249 ));
// synopsys translate_off
defparam \Add0~248 .lut_mask = 16'h698E;
defparam \Add0~248 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N18
fiftyfivenm_io_ibuf \A[125]~input (
	.i(A[125]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[125]~input0 ));
// synopsys translate_off
defparam \A[125]~input .bus_hold = "false";
defparam \A[125]~input .listen_to_nsleep_signal = "false";
defparam \A[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N11
dffeas \reg_A[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[125]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[125] .is_wysiwyg = "true";
defparam \reg_A[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
fiftyfivenm_io_ibuf \B[125]~input (
	.i(B[125]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[125]~input0 ));
// synopsys translate_off
defparam \B[125]~input .bus_hold = "false";
defparam \B[125]~input .listen_to_nsleep_signal = "false";
defparam \B[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N29
dffeas \reg_B[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[125]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[125] .is_wysiwyg = "true";
defparam \reg_B[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N10
fiftyfivenm_lcell_comb \Add0~250 (
// Equation(s):
// \Add0~250_combout  = (reg_A[125] & ((reg_B[125] & (\Add0~249  & VCC)) # (!reg_B[125] & (!\Add0~249 )))) # (!reg_A[125] & ((reg_B[125] & (!\Add0~249 )) # (!reg_B[125] & ((\Add0~249 ) # (GND)))))
// \Add0~251  = CARRY((reg_A[125] & (!reg_B[125] & !\Add0~249 )) # (!reg_A[125] & ((!\Add0~249 ) # (!reg_B[125]))))

	.dataa(reg_A[125]),
	.datab(reg_B[125]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~249 ),
	.combout(\Add0~250_combout ),
	.cout(\Add0~251 ));
// synopsys translate_off
defparam \Add0~250 .lut_mask = 16'h9617;
defparam \Add0~250 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y22_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult25 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~250_combout ,\Add0~248_combout ,\Add0~246_combout ,\Add0~244_combout ,\Add0~242_combout ,\Add0~240_combout ,\Add0~238_combout ,\Add0~236_combout ,\Add0~234_combout ,\Add0~232_combout ,\Add0~230_combout ,\Add0~228_combout ,\Add0~226_combout ,\Add0~224_combout ,
\Add0~222_combout ,\Add0~220_combout ,\Add0~218_combout ,\Add0~216_combout }),
	.datab({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult25_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult25 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult25 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult25 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult25 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult25 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult25 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y22_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out26 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult25~DATAOUT35 ,\Mult0|auto_generated|mac_mult25~DATAOUT34 ,\Mult0|auto_generated|mac_mult25~DATAOUT33 ,\Mult0|auto_generated|mac_mult25~DATAOUT32 ,\Mult0|auto_generated|mac_mult25~DATAOUT31 ,
\Mult0|auto_generated|mac_mult25~DATAOUT30 ,\Mult0|auto_generated|mac_mult25~DATAOUT29 ,\Mult0|auto_generated|mac_mult25~DATAOUT28 ,\Mult0|auto_generated|mac_mult25~DATAOUT27 ,\Mult0|auto_generated|mac_mult25~DATAOUT26 ,
\Mult0|auto_generated|mac_mult25~DATAOUT25 ,\Mult0|auto_generated|mac_mult25~DATAOUT24 ,\Mult0|auto_generated|mac_mult25~DATAOUT23 ,\Mult0|auto_generated|mac_mult25~DATAOUT22 ,\Mult0|auto_generated|mac_mult25~DATAOUT21 ,
\Mult0|auto_generated|mac_mult25~DATAOUT20 ,\Mult0|auto_generated|mac_mult25~DATAOUT19 ,\Mult0|auto_generated|mac_mult25~DATAOUT18 ,\Mult0|auto_generated|mac_mult25~DATAOUT17 ,\Mult0|auto_generated|mac_mult25~DATAOUT16 ,
\Mult0|auto_generated|mac_mult25~DATAOUT15 ,\Mult0|auto_generated|mac_mult25~DATAOUT14 ,\Mult0|auto_generated|mac_mult25~DATAOUT13 ,\Mult0|auto_generated|mac_mult25~DATAOUT12 ,\Mult0|auto_generated|mac_mult25~DATAOUT11 ,
\Mult0|auto_generated|mac_mult25~DATAOUT10 ,\Mult0|auto_generated|mac_mult25~DATAOUT9 ,\Mult0|auto_generated|mac_mult25~DATAOUT8 ,\Mult0|auto_generated|mac_mult25~DATAOUT7 ,\Mult0|auto_generated|mac_mult25~DATAOUT6 ,\Mult0|auto_generated|mac_mult25~DATAOUT5 ,
\Mult0|auto_generated|mac_mult25~DATAOUT4 ,\Mult0|auto_generated|mac_mult25~DATAOUT3 ,\Mult0|auto_generated|mac_mult25~DATAOUT2 ,\Mult0|auto_generated|mac_mult25~DATAOUT1 ,\Mult0|auto_generated|mac_mult25~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out26_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out26 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out26 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[72]~144 (
// Equation(s):
// \Mult0|auto_generated|add41_result[72]~144_combout  = ((\Mult0|auto_generated|mac_out26~dataout  $ (\Mult0|auto_generated|mac_out20~DATAOUT18  $ (!\Mult0|auto_generated|add41_result[71]~143 )))) # (GND)
// \Mult0|auto_generated|add41_result[72]~145  = CARRY((\Mult0|auto_generated|mac_out26~dataout  & ((\Mult0|auto_generated|mac_out20~DATAOUT18 ) # (!\Mult0|auto_generated|add41_result[71]~143 ))) # (!\Mult0|auto_generated|mac_out26~dataout  & 
// (\Mult0|auto_generated|mac_out20~DATAOUT18  & !\Mult0|auto_generated|add41_result[71]~143 )))

	.dataa(\Mult0|auto_generated|mac_out26~dataout ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[71]~143 ),
	.combout(\Mult0|auto_generated|add41_result[72]~144_combout ),
	.cout(\Mult0|auto_generated|add41_result[72]~145 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[72]~144 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[72]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y20_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult23 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~214_combout ,\Add0~212_combout ,\Add0~210_combout ,\Add0~208_combout ,\Add0~206_combout ,\Add0~204_combout ,\Add0~202_combout ,\Add0~200_combout ,\Add0~198_combout ,\Add0~196_combout ,\Add0~194_combout ,\Add0~192_combout ,\Add0~190_combout ,\Add0~188_combout ,
\Add0~186_combout ,\Add0~184_combout ,\Add0~182_combout ,\Add0~180_combout }),
	.datab({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult23_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult23 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult23 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult23 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult23 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult23 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult23 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y20_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out24 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult23~DATAOUT31 ,\Mult0|auto_generated|mac_mult23~DATAOUT30 ,\Mult0|auto_generated|mac_mult23~DATAOUT29 ,\Mult0|auto_generated|mac_mult23~DATAOUT28 ,\Mult0|auto_generated|mac_mult23~DATAOUT27 ,
\Mult0|auto_generated|mac_mult23~DATAOUT26 ,\Mult0|auto_generated|mac_mult23~DATAOUT25 ,\Mult0|auto_generated|mac_mult23~DATAOUT24 ,\Mult0|auto_generated|mac_mult23~DATAOUT23 ,\Mult0|auto_generated|mac_mult23~DATAOUT22 ,
\Mult0|auto_generated|mac_mult23~DATAOUT21 ,\Mult0|auto_generated|mac_mult23~DATAOUT20 ,\Mult0|auto_generated|mac_mult23~DATAOUT19 ,\Mult0|auto_generated|mac_mult23~DATAOUT18 ,\Mult0|auto_generated|mac_mult23~DATAOUT17 ,
\Mult0|auto_generated|mac_mult23~DATAOUT16 ,\Mult0|auto_generated|mac_mult23~DATAOUT15 ,\Mult0|auto_generated|mac_mult23~DATAOUT14 ,\Mult0|auto_generated|mac_mult23~DATAOUT13 ,\Mult0|auto_generated|mac_mult23~DATAOUT12 ,
\Mult0|auto_generated|mac_mult23~DATAOUT11 ,\Mult0|auto_generated|mac_mult23~DATAOUT10 ,\Mult0|auto_generated|mac_mult23~DATAOUT9 ,\Mult0|auto_generated|mac_mult23~DATAOUT8 ,\Mult0|auto_generated|mac_mult23~DATAOUT7 ,\Mult0|auto_generated|mac_mult23~DATAOUT6 ,
\Mult0|auto_generated|mac_mult23~DATAOUT5 ,\Mult0|auto_generated|mac_mult23~DATAOUT4 ,\Mult0|auto_generated|mac_mult23~DATAOUT3 ,\Mult0|auto_generated|mac_mult23~DATAOUT2 ,\Mult0|auto_generated|mac_mult23~DATAOUT1 ,\Mult0|auto_generated|mac_mult23~dataout ,
\Mult0|auto_generated|mac_mult23~3 ,\Mult0|auto_generated|mac_mult23~2 ,\Mult0|auto_generated|mac_mult23~1 ,\Mult0|auto_generated|mac_mult23~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out24_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out24 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out24 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[90]~180 (
// Equation(s):
// \Mult0|auto_generated|add33_result[90]~180_combout  = ((\Mult0|auto_generated|mac_out22~DATAOUT18  $ (\Mult0|auto_generated|mac_out24~dataout  $ (!\Mult0|auto_generated|add33_result[89]~179 )))) # (GND)
// \Mult0|auto_generated|add33_result[90]~181  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT18  & ((\Mult0|auto_generated|mac_out24~dataout ) # (!\Mult0|auto_generated|add33_result[89]~179 ))) # (!\Mult0|auto_generated|mac_out22~DATAOUT18  & 
// (\Mult0|auto_generated|mac_out24~dataout  & !\Mult0|auto_generated|add33_result[89]~179 )))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out24~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[89]~179 ),
	.combout(\Mult0|auto_generated|add33_result[90]~180_combout ),
	.cout(\Mult0|auto_generated|add33_result[90]~181 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[90]~180 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[90]~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N22
fiftyfivenm_lcell_comb \reg_sum[108]~323 (
// Equation(s):
// \reg_sum[108]~323_combout  = ((\Mult0|auto_generated|add41_result[72]~144_combout  $ (\Mult0|auto_generated|add33_result[90]~180_combout  $ (!\reg_sum[107]~322 )))) # (GND)
// \reg_sum[108]~324  = CARRY((\Mult0|auto_generated|add41_result[72]~144_combout  & ((\Mult0|auto_generated|add33_result[90]~180_combout ) # (!\reg_sum[107]~322 ))) # (!\Mult0|auto_generated|add41_result[72]~144_combout  & 
// (\Mult0|auto_generated|add33_result[90]~180_combout  & !\reg_sum[107]~322 )))

	.dataa(\Mult0|auto_generated|add41_result[72]~144_combout ),
	.datab(\Mult0|auto_generated|add33_result[90]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[107]~322 ),
	.combout(\reg_sum[108]~323_combout ),
	.cout(\reg_sum[108]~324 ));
// synopsys translate_off
defparam \reg_sum[108]~323 .lut_mask = 16'h698E;
defparam \reg_sum[108]~323 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N23
dffeas \reg_sum[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[108]~323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[108] .is_wysiwyg = "true";
defparam \reg_sum[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[91]~182 (
// Equation(s):
// \Mult0|auto_generated|add33_result[91]~182_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT1  & ((\Mult0|auto_generated|mac_out22~DATAOUT19  & (\Mult0|auto_generated|add33_result[90]~181  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT19  & 
// (!\Mult0|auto_generated|add33_result[90]~181 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT1  & ((\Mult0|auto_generated|mac_out22~DATAOUT19  & (!\Mult0|auto_generated|add33_result[90]~181 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT19  & 
// ((\Mult0|auto_generated|add33_result[90]~181 ) # (GND)))))
// \Mult0|auto_generated|add33_result[91]~183  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT1  & (!\Mult0|auto_generated|mac_out22~DATAOUT19  & !\Mult0|auto_generated|add33_result[90]~181 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT1  & 
// ((!\Mult0|auto_generated|add33_result[90]~181 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[90]~181 ),
	.combout(\Mult0|auto_generated|add33_result[91]~182_combout ),
	.cout(\Mult0|auto_generated|add33_result[91]~183 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[91]~182 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[91]~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[73]~146 (
// Equation(s):
// \Mult0|auto_generated|add41_result[73]~146_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT1  & ((\Mult0|auto_generated|mac_out20~DATAOUT19  & (\Mult0|auto_generated|add41_result[72]~145  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT19  & 
// (!\Mult0|auto_generated|add41_result[72]~145 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT1  & ((\Mult0|auto_generated|mac_out20~DATAOUT19  & (!\Mult0|auto_generated|add41_result[72]~145 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT19  & 
// ((\Mult0|auto_generated|add41_result[72]~145 ) # (GND)))))
// \Mult0|auto_generated|add41_result[73]~147  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT1  & (!\Mult0|auto_generated|mac_out20~DATAOUT19  & !\Mult0|auto_generated|add41_result[72]~145 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT1  & 
// ((!\Mult0|auto_generated|add41_result[72]~145 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[72]~145 ),
	.combout(\Mult0|auto_generated|add41_result[73]~146_combout ),
	.cout(\Mult0|auto_generated|add41_result[73]~147 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[73]~146 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[73]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N24
fiftyfivenm_lcell_comb \reg_sum[109]~325 (
// Equation(s):
// \reg_sum[109]~325_combout  = (\Mult0|auto_generated|add33_result[91]~182_combout  & ((\Mult0|auto_generated|add41_result[73]~146_combout  & (\reg_sum[108]~324  & VCC)) # (!\Mult0|auto_generated|add41_result[73]~146_combout  & (!\reg_sum[108]~324 )))) # 
// (!\Mult0|auto_generated|add33_result[91]~182_combout  & ((\Mult0|auto_generated|add41_result[73]~146_combout  & (!\reg_sum[108]~324 )) # (!\Mult0|auto_generated|add41_result[73]~146_combout  & ((\reg_sum[108]~324 ) # (GND)))))
// \reg_sum[109]~326  = CARRY((\Mult0|auto_generated|add33_result[91]~182_combout  & (!\Mult0|auto_generated|add41_result[73]~146_combout  & !\reg_sum[108]~324 )) # (!\Mult0|auto_generated|add33_result[91]~182_combout  & ((!\reg_sum[108]~324 ) # 
// (!\Mult0|auto_generated|add41_result[73]~146_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[91]~182_combout ),
	.datab(\Mult0|auto_generated|add41_result[73]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[108]~324 ),
	.combout(\reg_sum[109]~325_combout ),
	.cout(\reg_sum[109]~326 ));
// synopsys translate_off
defparam \reg_sum[109]~325 .lut_mask = 16'h9617;
defparam \reg_sum[109]~325 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N25
dffeas \reg_sum[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[109]~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[109] .is_wysiwyg = "true";
defparam \reg_sum[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[74]~148 (
// Equation(s):
// \Mult0|auto_generated|add41_result[74]~148_combout  = ((\Mult0|auto_generated|mac_out26~DATAOUT2  $ (\Mult0|auto_generated|mac_out20~DATAOUT20  $ (!\Mult0|auto_generated|add41_result[73]~147 )))) # (GND)
// \Mult0|auto_generated|add41_result[74]~149  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT2  & ((\Mult0|auto_generated|mac_out20~DATAOUT20 ) # (!\Mult0|auto_generated|add41_result[73]~147 ))) # (!\Mult0|auto_generated|mac_out26~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out20~DATAOUT20  & !\Mult0|auto_generated|add41_result[73]~147 )))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[73]~147 ),
	.combout(\Mult0|auto_generated|add41_result[74]~148_combout ),
	.cout(\Mult0|auto_generated|add41_result[74]~149 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[74]~148 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[74]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[92]~184 (
// Equation(s):
// \Mult0|auto_generated|add33_result[92]~184_combout  = ((\Mult0|auto_generated|mac_out22~DATAOUT20  $ (\Mult0|auto_generated|mac_out24~DATAOUT2  $ (!\Mult0|auto_generated|add33_result[91]~183 )))) # (GND)
// \Mult0|auto_generated|add33_result[92]~185  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT20  & ((\Mult0|auto_generated|mac_out24~DATAOUT2 ) # (!\Mult0|auto_generated|add33_result[91]~183 ))) # (!\Mult0|auto_generated|mac_out22~DATAOUT20  & 
// (\Mult0|auto_generated|mac_out24~DATAOUT2  & !\Mult0|auto_generated|add33_result[91]~183 )))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT20 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[91]~183 ),
	.combout(\Mult0|auto_generated|add33_result[92]~184_combout ),
	.cout(\Mult0|auto_generated|add33_result[92]~185 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[92]~184 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[92]~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N26
fiftyfivenm_lcell_comb \reg_sum[110]~327 (
// Equation(s):
// \reg_sum[110]~327_combout  = ((\Mult0|auto_generated|add41_result[74]~148_combout  $ (\Mult0|auto_generated|add33_result[92]~184_combout  $ (!\reg_sum[109]~326 )))) # (GND)
// \reg_sum[110]~328  = CARRY((\Mult0|auto_generated|add41_result[74]~148_combout  & ((\Mult0|auto_generated|add33_result[92]~184_combout ) # (!\reg_sum[109]~326 ))) # (!\Mult0|auto_generated|add41_result[74]~148_combout  & 
// (\Mult0|auto_generated|add33_result[92]~184_combout  & !\reg_sum[109]~326 )))

	.dataa(\Mult0|auto_generated|add41_result[74]~148_combout ),
	.datab(\Mult0|auto_generated|add33_result[92]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[109]~326 ),
	.combout(\reg_sum[110]~327_combout ),
	.cout(\reg_sum[110]~328 ));
// synopsys translate_off
defparam \reg_sum[110]~327 .lut_mask = 16'h698E;
defparam \reg_sum[110]~327 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N27
dffeas \reg_sum[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[110]~327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[110] .is_wysiwyg = "true";
defparam \reg_sum[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[75]~150 (
// Equation(s):
// \Mult0|auto_generated|add41_result[75]~150_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT3  & ((\Mult0|auto_generated|mac_out20~DATAOUT21  & (\Mult0|auto_generated|add41_result[74]~149  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT21  & 
// (!\Mult0|auto_generated|add41_result[74]~149 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT3  & ((\Mult0|auto_generated|mac_out20~DATAOUT21  & (!\Mult0|auto_generated|add41_result[74]~149 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT21  & 
// ((\Mult0|auto_generated|add41_result[74]~149 ) # (GND)))))
// \Mult0|auto_generated|add41_result[75]~151  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT3  & (!\Mult0|auto_generated|mac_out20~DATAOUT21  & !\Mult0|auto_generated|add41_result[74]~149 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT3  & 
// ((!\Mult0|auto_generated|add41_result[74]~149 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT21 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[74]~149 ),
	.combout(\Mult0|auto_generated|add41_result[75]~150_combout ),
	.cout(\Mult0|auto_generated|add41_result[75]~151 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[75]~150 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[75]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[93]~186 (
// Equation(s):
// \Mult0|auto_generated|add33_result[93]~186_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT21  & ((\Mult0|auto_generated|mac_out24~DATAOUT3  & (\Mult0|auto_generated|add33_result[92]~185  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT3  & 
// (!\Mult0|auto_generated|add33_result[92]~185 )))) # (!\Mult0|auto_generated|mac_out22~DATAOUT21  & ((\Mult0|auto_generated|mac_out24~DATAOUT3  & (!\Mult0|auto_generated|add33_result[92]~185 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT3  & 
// ((\Mult0|auto_generated|add33_result[92]~185 ) # (GND)))))
// \Mult0|auto_generated|add33_result[93]~187  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT21  & (!\Mult0|auto_generated|mac_out24~DATAOUT3  & !\Mult0|auto_generated|add33_result[92]~185 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT21  & 
// ((!\Mult0|auto_generated|add33_result[92]~185 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[92]~185 ),
	.combout(\Mult0|auto_generated|add33_result[93]~186_combout ),
	.cout(\Mult0|auto_generated|add33_result[93]~187 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[93]~186 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[93]~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
fiftyfivenm_lcell_comb \reg_sum[111]~329 (
// Equation(s):
// \reg_sum[111]~329_combout  = (\Mult0|auto_generated|add41_result[75]~150_combout  & ((\Mult0|auto_generated|add33_result[93]~186_combout  & (\reg_sum[110]~328  & VCC)) # (!\Mult0|auto_generated|add33_result[93]~186_combout  & (!\reg_sum[110]~328 )))) # 
// (!\Mult0|auto_generated|add41_result[75]~150_combout  & ((\Mult0|auto_generated|add33_result[93]~186_combout  & (!\reg_sum[110]~328 )) # (!\Mult0|auto_generated|add33_result[93]~186_combout  & ((\reg_sum[110]~328 ) # (GND)))))
// \reg_sum[111]~330  = CARRY((\Mult0|auto_generated|add41_result[75]~150_combout  & (!\Mult0|auto_generated|add33_result[93]~186_combout  & !\reg_sum[110]~328 )) # (!\Mult0|auto_generated|add41_result[75]~150_combout  & ((!\reg_sum[110]~328 ) # 
// (!\Mult0|auto_generated|add33_result[93]~186_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[75]~150_combout ),
	.datab(\Mult0|auto_generated|add33_result[93]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[110]~328 ),
	.combout(\reg_sum[111]~329_combout ),
	.cout(\reg_sum[111]~330 ));
// synopsys translate_off
defparam \reg_sum[111]~329 .lut_mask = 16'h9617;
defparam \reg_sum[111]~329 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N29
dffeas \reg_sum[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[111]~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[111] .is_wysiwyg = "true";
defparam \reg_sum[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[94]~188 (
// Equation(s):
// \Mult0|auto_generated|add33_result[94]~188_combout  = ((\Mult0|auto_generated|mac_out22~DATAOUT22  $ (\Mult0|auto_generated|mac_out24~DATAOUT4  $ (!\Mult0|auto_generated|add33_result[93]~187 )))) # (GND)
// \Mult0|auto_generated|add33_result[94]~189  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT22  & ((\Mult0|auto_generated|mac_out24~DATAOUT4 ) # (!\Mult0|auto_generated|add33_result[93]~187 ))) # (!\Mult0|auto_generated|mac_out22~DATAOUT22  & 
// (\Mult0|auto_generated|mac_out24~DATAOUT4  & !\Mult0|auto_generated|add33_result[93]~187 )))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[93]~187 ),
	.combout(\Mult0|auto_generated|add33_result[94]~188_combout ),
	.cout(\Mult0|auto_generated|add33_result[94]~189 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[94]~188 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[94]~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[76]~152 (
// Equation(s):
// \Mult0|auto_generated|add41_result[76]~152_combout  = ((\Mult0|auto_generated|mac_out26~DATAOUT4  $ (\Mult0|auto_generated|mac_out20~DATAOUT22  $ (!\Mult0|auto_generated|add41_result[75]~151 )))) # (GND)
// \Mult0|auto_generated|add41_result[76]~153  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT4  & ((\Mult0|auto_generated|mac_out20~DATAOUT22 ) # (!\Mult0|auto_generated|add41_result[75]~151 ))) # (!\Mult0|auto_generated|mac_out26~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out20~DATAOUT22  & !\Mult0|auto_generated|add41_result[75]~151 )))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[75]~151 ),
	.combout(\Mult0|auto_generated|add41_result[76]~152_combout ),
	.cout(\Mult0|auto_generated|add41_result[76]~153 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[76]~152 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[76]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N30
fiftyfivenm_lcell_comb \reg_sum[112]~331 (
// Equation(s):
// \reg_sum[112]~331_combout  = ((\Mult0|auto_generated|add33_result[94]~188_combout  $ (\Mult0|auto_generated|add41_result[76]~152_combout  $ (!\reg_sum[111]~330 )))) # (GND)
// \reg_sum[112]~332  = CARRY((\Mult0|auto_generated|add33_result[94]~188_combout  & ((\Mult0|auto_generated|add41_result[76]~152_combout ) # (!\reg_sum[111]~330 ))) # (!\Mult0|auto_generated|add33_result[94]~188_combout  & 
// (\Mult0|auto_generated|add41_result[76]~152_combout  & !\reg_sum[111]~330 )))

	.dataa(\Mult0|auto_generated|add33_result[94]~188_combout ),
	.datab(\Mult0|auto_generated|add41_result[76]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[111]~330 ),
	.combout(\reg_sum[112]~331_combout ),
	.cout(\reg_sum[112]~332 ));
// synopsys translate_off
defparam \reg_sum[112]~331 .lut_mask = 16'h698E;
defparam \reg_sum[112]~331 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y25_N31
dffeas \reg_sum[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[112]~331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[112] .is_wysiwyg = "true";
defparam \reg_sum[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[95]~190 (
// Equation(s):
// \Mult0|auto_generated|add33_result[95]~190_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT5  & ((\Mult0|auto_generated|mac_out22~DATAOUT23  & (\Mult0|auto_generated|add33_result[94]~189  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT23  & 
// (!\Mult0|auto_generated|add33_result[94]~189 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT5  & ((\Mult0|auto_generated|mac_out22~DATAOUT23  & (!\Mult0|auto_generated|add33_result[94]~189 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT23  & 
// ((\Mult0|auto_generated|add33_result[94]~189 ) # (GND)))))
// \Mult0|auto_generated|add33_result[95]~191  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT5  & (!\Mult0|auto_generated|mac_out22~DATAOUT23  & !\Mult0|auto_generated|add33_result[94]~189 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT5  & 
// ((!\Mult0|auto_generated|add33_result[94]~189 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[94]~189 ),
	.combout(\Mult0|auto_generated|add33_result[95]~190_combout ),
	.cout(\Mult0|auto_generated|add33_result[95]~191 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[95]~190 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[95]~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[77]~154 (
// Equation(s):
// \Mult0|auto_generated|add41_result[77]~154_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT5  & ((\Mult0|auto_generated|mac_out20~DATAOUT23  & (\Mult0|auto_generated|add41_result[76]~153  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT23  & 
// (!\Mult0|auto_generated|add41_result[76]~153 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT5  & ((\Mult0|auto_generated|mac_out20~DATAOUT23  & (!\Mult0|auto_generated|add41_result[76]~153 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT23  & 
// ((\Mult0|auto_generated|add41_result[76]~153 ) # (GND)))))
// \Mult0|auto_generated|add41_result[77]~155  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT5  & (!\Mult0|auto_generated|mac_out20~DATAOUT23  & !\Mult0|auto_generated|add41_result[76]~153 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT5  & 
// ((!\Mult0|auto_generated|add41_result[76]~153 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT23 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[76]~153 ),
	.combout(\Mult0|auto_generated|add41_result[77]~154_combout ),
	.cout(\Mult0|auto_generated|add41_result[77]~155 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[77]~154 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[77]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N0
fiftyfivenm_lcell_comb \reg_sum[113]~333 (
// Equation(s):
// \reg_sum[113]~333_combout  = (\Mult0|auto_generated|add33_result[95]~190_combout  & ((\Mult0|auto_generated|add41_result[77]~154_combout  & (\reg_sum[112]~332  & VCC)) # (!\Mult0|auto_generated|add41_result[77]~154_combout  & (!\reg_sum[112]~332 )))) # 
// (!\Mult0|auto_generated|add33_result[95]~190_combout  & ((\Mult0|auto_generated|add41_result[77]~154_combout  & (!\reg_sum[112]~332 )) # (!\Mult0|auto_generated|add41_result[77]~154_combout  & ((\reg_sum[112]~332 ) # (GND)))))
// \reg_sum[113]~334  = CARRY((\Mult0|auto_generated|add33_result[95]~190_combout  & (!\Mult0|auto_generated|add41_result[77]~154_combout  & !\reg_sum[112]~332 )) # (!\Mult0|auto_generated|add33_result[95]~190_combout  & ((!\reg_sum[112]~332 ) # 
// (!\Mult0|auto_generated|add41_result[77]~154_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[95]~190_combout ),
	.datab(\Mult0|auto_generated|add41_result[77]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[112]~332 ),
	.combout(\reg_sum[113]~333_combout ),
	.cout(\reg_sum[113]~334 ));
// synopsys translate_off
defparam \reg_sum[113]~333 .lut_mask = 16'h9617;
defparam \reg_sum[113]~333 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N1
dffeas \reg_sum[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[113]~333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[113] .is_wysiwyg = "true";
defparam \reg_sum[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[78]~156 (
// Equation(s):
// \Mult0|auto_generated|add41_result[78]~156_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT24  $ (\Mult0|auto_generated|mac_out26~DATAOUT6  $ (!\Mult0|auto_generated|add41_result[77]~155 )))) # (GND)
// \Mult0|auto_generated|add41_result[78]~157  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT24  & ((\Mult0|auto_generated|mac_out26~DATAOUT6 ) # (!\Mult0|auto_generated|add41_result[77]~155 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT24  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT6  & !\Mult0|auto_generated|add41_result[77]~155 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT24 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[77]~155 ),
	.combout(\Mult0|auto_generated|add41_result[78]~156_combout ),
	.cout(\Mult0|auto_generated|add41_result[78]~157 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[78]~156 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[78]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[96]~192 (
// Equation(s):
// \Mult0|auto_generated|add33_result[96]~192_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT6  $ (\Mult0|auto_generated|mac_out22~DATAOUT24  $ (!\Mult0|auto_generated|add33_result[95]~191 )))) # (GND)
// \Mult0|auto_generated|add33_result[96]~193  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT6  & ((\Mult0|auto_generated|mac_out22~DATAOUT24 ) # (!\Mult0|auto_generated|add33_result[95]~191 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT24  & !\Mult0|auto_generated|add33_result[95]~191 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[95]~191 ),
	.combout(\Mult0|auto_generated|add33_result[96]~192_combout ),
	.cout(\Mult0|auto_generated|add33_result[96]~193 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[96]~192 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[96]~192 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N2
fiftyfivenm_lcell_comb \reg_sum[114]~335 (
// Equation(s):
// \reg_sum[114]~335_combout  = ((\Mult0|auto_generated|add41_result[78]~156_combout  $ (\Mult0|auto_generated|add33_result[96]~192_combout  $ (!\reg_sum[113]~334 )))) # (GND)
// \reg_sum[114]~336  = CARRY((\Mult0|auto_generated|add41_result[78]~156_combout  & ((\Mult0|auto_generated|add33_result[96]~192_combout ) # (!\reg_sum[113]~334 ))) # (!\Mult0|auto_generated|add41_result[78]~156_combout  & 
// (\Mult0|auto_generated|add33_result[96]~192_combout  & !\reg_sum[113]~334 )))

	.dataa(\Mult0|auto_generated|add41_result[78]~156_combout ),
	.datab(\Mult0|auto_generated|add33_result[96]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[113]~334 ),
	.combout(\reg_sum[114]~335_combout ),
	.cout(\reg_sum[114]~336 ));
// synopsys translate_off
defparam \reg_sum[114]~335 .lut_mask = 16'h698E;
defparam \reg_sum[114]~335 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N3
dffeas \reg_sum[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[114]~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[114] .is_wysiwyg = "true";
defparam \reg_sum[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[97]~194 (
// Equation(s):
// \Mult0|auto_generated|add33_result[97]~194_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT25  & ((\Mult0|auto_generated|mac_out24~DATAOUT7  & (\Mult0|auto_generated|add33_result[96]~193  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT7  & 
// (!\Mult0|auto_generated|add33_result[96]~193 )))) # (!\Mult0|auto_generated|mac_out22~DATAOUT25  & ((\Mult0|auto_generated|mac_out24~DATAOUT7  & (!\Mult0|auto_generated|add33_result[96]~193 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT7  & 
// ((\Mult0|auto_generated|add33_result[96]~193 ) # (GND)))))
// \Mult0|auto_generated|add33_result[97]~195  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT25  & (!\Mult0|auto_generated|mac_out24~DATAOUT7  & !\Mult0|auto_generated|add33_result[96]~193 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT25  & 
// ((!\Mult0|auto_generated|add33_result[96]~193 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT25 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[96]~193 ),
	.combout(\Mult0|auto_generated|add33_result[97]~194_combout ),
	.cout(\Mult0|auto_generated|add33_result[97]~195 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[97]~194 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[97]~194 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[79]~158 (
// Equation(s):
// \Mult0|auto_generated|add41_result[79]~158_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT7  & ((\Mult0|auto_generated|mac_out20~DATAOUT25  & (\Mult0|auto_generated|add41_result[78]~157  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT25  & 
// (!\Mult0|auto_generated|add41_result[78]~157 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT7  & ((\Mult0|auto_generated|mac_out20~DATAOUT25  & (!\Mult0|auto_generated|add41_result[78]~157 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT25  & 
// ((\Mult0|auto_generated|add41_result[78]~157 ) # (GND)))))
// \Mult0|auto_generated|add41_result[79]~159  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT7  & (!\Mult0|auto_generated|mac_out20~DATAOUT25  & !\Mult0|auto_generated|add41_result[78]~157 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT7  & 
// ((!\Mult0|auto_generated|add41_result[78]~157 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[78]~157 ),
	.combout(\Mult0|auto_generated|add41_result[79]~158_combout ),
	.cout(\Mult0|auto_generated|add41_result[79]~159 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[79]~158 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[79]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N4
fiftyfivenm_lcell_comb \reg_sum[115]~337 (
// Equation(s):
// \reg_sum[115]~337_combout  = (\Mult0|auto_generated|add33_result[97]~194_combout  & ((\Mult0|auto_generated|add41_result[79]~158_combout  & (\reg_sum[114]~336  & VCC)) # (!\Mult0|auto_generated|add41_result[79]~158_combout  & (!\reg_sum[114]~336 )))) # 
// (!\Mult0|auto_generated|add33_result[97]~194_combout  & ((\Mult0|auto_generated|add41_result[79]~158_combout  & (!\reg_sum[114]~336 )) # (!\Mult0|auto_generated|add41_result[79]~158_combout  & ((\reg_sum[114]~336 ) # (GND)))))
// \reg_sum[115]~338  = CARRY((\Mult0|auto_generated|add33_result[97]~194_combout  & (!\Mult0|auto_generated|add41_result[79]~158_combout  & !\reg_sum[114]~336 )) # (!\Mult0|auto_generated|add33_result[97]~194_combout  & ((!\reg_sum[114]~336 ) # 
// (!\Mult0|auto_generated|add41_result[79]~158_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[97]~194_combout ),
	.datab(\Mult0|auto_generated|add41_result[79]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[114]~336 ),
	.combout(\reg_sum[115]~337_combout ),
	.cout(\reg_sum[115]~338 ));
// synopsys translate_off
defparam \reg_sum[115]~337 .lut_mask = 16'h9617;
defparam \reg_sum[115]~337 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N5
dffeas \reg_sum[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[115]~337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[115] .is_wysiwyg = "true";
defparam \reg_sum[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[98]~196 (
// Equation(s):
// \Mult0|auto_generated|add33_result[98]~196_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT8  $ (\Mult0|auto_generated|mac_out22~DATAOUT26  $ (!\Mult0|auto_generated|add33_result[97]~195 )))) # (GND)
// \Mult0|auto_generated|add33_result[98]~197  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT8  & ((\Mult0|auto_generated|mac_out22~DATAOUT26 ) # (!\Mult0|auto_generated|add33_result[97]~195 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT26  & !\Mult0|auto_generated|add33_result[97]~195 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[97]~195 ),
	.combout(\Mult0|auto_generated|add33_result[98]~196_combout ),
	.cout(\Mult0|auto_generated|add33_result[98]~197 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[98]~196 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[98]~196 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[80]~160 (
// Equation(s):
// \Mult0|auto_generated|add41_result[80]~160_combout  = ((\Mult0|auto_generated|mac_out26~DATAOUT8  $ (\Mult0|auto_generated|mac_out20~DATAOUT26  $ (!\Mult0|auto_generated|add41_result[79]~159 )))) # (GND)
// \Mult0|auto_generated|add41_result[80]~161  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT8  & ((\Mult0|auto_generated|mac_out20~DATAOUT26 ) # (!\Mult0|auto_generated|add41_result[79]~159 ))) # (!\Mult0|auto_generated|mac_out26~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out20~DATAOUT26  & !\Mult0|auto_generated|add41_result[79]~159 )))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[79]~159 ),
	.combout(\Mult0|auto_generated|add41_result[80]~160_combout ),
	.cout(\Mult0|auto_generated|add41_result[80]~161 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[80]~160 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[80]~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N6
fiftyfivenm_lcell_comb \reg_sum[116]~339 (
// Equation(s):
// \reg_sum[116]~339_combout  = ((\Mult0|auto_generated|add33_result[98]~196_combout  $ (\Mult0|auto_generated|add41_result[80]~160_combout  $ (!\reg_sum[115]~338 )))) # (GND)
// \reg_sum[116]~340  = CARRY((\Mult0|auto_generated|add33_result[98]~196_combout  & ((\Mult0|auto_generated|add41_result[80]~160_combout ) # (!\reg_sum[115]~338 ))) # (!\Mult0|auto_generated|add33_result[98]~196_combout  & 
// (\Mult0|auto_generated|add41_result[80]~160_combout  & !\reg_sum[115]~338 )))

	.dataa(\Mult0|auto_generated|add33_result[98]~196_combout ),
	.datab(\Mult0|auto_generated|add41_result[80]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[115]~338 ),
	.combout(\reg_sum[116]~339_combout ),
	.cout(\reg_sum[116]~340 ));
// synopsys translate_off
defparam \reg_sum[116]~339 .lut_mask = 16'h698E;
defparam \reg_sum[116]~339 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N7
dffeas \reg_sum[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[116]~339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[116] .is_wysiwyg = "true";
defparam \reg_sum[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[81]~162 (
// Equation(s):
// \Mult0|auto_generated|add41_result[81]~162_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT9  & ((\Mult0|auto_generated|mac_out20~DATAOUT27  & (\Mult0|auto_generated|add41_result[80]~161  & VCC)) # (!\Mult0|auto_generated|mac_out20~DATAOUT27  & 
// (!\Mult0|auto_generated|add41_result[80]~161 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT9  & ((\Mult0|auto_generated|mac_out20~DATAOUT27  & (!\Mult0|auto_generated|add41_result[80]~161 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT27  & 
// ((\Mult0|auto_generated|add41_result[80]~161 ) # (GND)))))
// \Mult0|auto_generated|add41_result[81]~163  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT9  & (!\Mult0|auto_generated|mac_out20~DATAOUT27  & !\Mult0|auto_generated|add41_result[80]~161 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT9  & 
// ((!\Mult0|auto_generated|add41_result[80]~161 ) # (!\Mult0|auto_generated|mac_out20~DATAOUT27 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out20~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[80]~161 ),
	.combout(\Mult0|auto_generated|add41_result[81]~162_combout ),
	.cout(\Mult0|auto_generated|add41_result[81]~163 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[81]~162 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[81]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[99]~198 (
// Equation(s):
// \Mult0|auto_generated|add33_result[99]~198_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT27  & ((\Mult0|auto_generated|mac_out24~DATAOUT9  & (\Mult0|auto_generated|add33_result[98]~197  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT9  & 
// (!\Mult0|auto_generated|add33_result[98]~197 )))) # (!\Mult0|auto_generated|mac_out22~DATAOUT27  & ((\Mult0|auto_generated|mac_out24~DATAOUT9  & (!\Mult0|auto_generated|add33_result[98]~197 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT9  & 
// ((\Mult0|auto_generated|add33_result[98]~197 ) # (GND)))))
// \Mult0|auto_generated|add33_result[99]~199  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT27  & (!\Mult0|auto_generated|mac_out24~DATAOUT9  & !\Mult0|auto_generated|add33_result[98]~197 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT27  & 
// ((!\Mult0|auto_generated|add33_result[98]~197 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[98]~197 ),
	.combout(\Mult0|auto_generated|add33_result[99]~198_combout ),
	.cout(\Mult0|auto_generated|add33_result[99]~199 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[99]~198 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[99]~198 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N8
fiftyfivenm_lcell_comb \reg_sum[117]~341 (
// Equation(s):
// \reg_sum[117]~341_combout  = (\Mult0|auto_generated|add41_result[81]~162_combout  & ((\Mult0|auto_generated|add33_result[99]~198_combout  & (\reg_sum[116]~340  & VCC)) # (!\Mult0|auto_generated|add33_result[99]~198_combout  & (!\reg_sum[116]~340 )))) # 
// (!\Mult0|auto_generated|add41_result[81]~162_combout  & ((\Mult0|auto_generated|add33_result[99]~198_combout  & (!\reg_sum[116]~340 )) # (!\Mult0|auto_generated|add33_result[99]~198_combout  & ((\reg_sum[116]~340 ) # (GND)))))
// \reg_sum[117]~342  = CARRY((\Mult0|auto_generated|add41_result[81]~162_combout  & (!\Mult0|auto_generated|add33_result[99]~198_combout  & !\reg_sum[116]~340 )) # (!\Mult0|auto_generated|add41_result[81]~162_combout  & ((!\reg_sum[116]~340 ) # 
// (!\Mult0|auto_generated|add33_result[99]~198_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[81]~162_combout ),
	.datab(\Mult0|auto_generated|add33_result[99]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[116]~340 ),
	.combout(\reg_sum[117]~341_combout ),
	.cout(\reg_sum[117]~342 ));
// synopsys translate_off
defparam \reg_sum[117]~341 .lut_mask = 16'h9617;
defparam \reg_sum[117]~341 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N9
dffeas \reg_sum[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[117]~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[117] .is_wysiwyg = "true";
defparam \reg_sum[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[82]~164 (
// Equation(s):
// \Mult0|auto_generated|add41_result[82]~164_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT28  $ (\Mult0|auto_generated|mac_out26~DATAOUT10  $ (!\Mult0|auto_generated|add41_result[81]~163 )))) # (GND)
// \Mult0|auto_generated|add41_result[82]~165  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT28  & ((\Mult0|auto_generated|mac_out26~DATAOUT10 ) # (!\Mult0|auto_generated|add41_result[81]~163 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT28  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT10  & !\Mult0|auto_generated|add41_result[81]~163 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT28 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[81]~163 ),
	.combout(\Mult0|auto_generated|add41_result[82]~164_combout ),
	.cout(\Mult0|auto_generated|add41_result[82]~165 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[82]~164 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[82]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[100]~200 (
// Equation(s):
// \Mult0|auto_generated|add33_result[100]~200_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT10  $ (\Mult0|auto_generated|mac_out22~DATAOUT28  $ (!\Mult0|auto_generated|add33_result[99]~199 )))) # (GND)
// \Mult0|auto_generated|add33_result[100]~201  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT10  & ((\Mult0|auto_generated|mac_out22~DATAOUT28 ) # (!\Mult0|auto_generated|add33_result[99]~199 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out22~DATAOUT28  & !\Mult0|auto_generated|add33_result[99]~199 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[99]~199 ),
	.combout(\Mult0|auto_generated|add33_result[100]~200_combout ),
	.cout(\Mult0|auto_generated|add33_result[100]~201 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[100]~200 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[100]~200 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N10
fiftyfivenm_lcell_comb \reg_sum[118]~343 (
// Equation(s):
// \reg_sum[118]~343_combout  = ((\Mult0|auto_generated|add41_result[82]~164_combout  $ (\Mult0|auto_generated|add33_result[100]~200_combout  $ (!\reg_sum[117]~342 )))) # (GND)
// \reg_sum[118]~344  = CARRY((\Mult0|auto_generated|add41_result[82]~164_combout  & ((\Mult0|auto_generated|add33_result[100]~200_combout ) # (!\reg_sum[117]~342 ))) # (!\Mult0|auto_generated|add41_result[82]~164_combout  & 
// (\Mult0|auto_generated|add33_result[100]~200_combout  & !\reg_sum[117]~342 )))

	.dataa(\Mult0|auto_generated|add41_result[82]~164_combout ),
	.datab(\Mult0|auto_generated|add33_result[100]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[117]~342 ),
	.combout(\reg_sum[118]~343_combout ),
	.cout(\reg_sum[118]~344 ));
// synopsys translate_off
defparam \reg_sum[118]~343 .lut_mask = 16'h698E;
defparam \reg_sum[118]~343 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N11
dffeas \reg_sum[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[118]~343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[118] .is_wysiwyg = "true";
defparam \reg_sum[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[83]~166 (
// Equation(s):
// \Mult0|auto_generated|add41_result[83]~166_combout  = (\Mult0|auto_generated|mac_out20~DATAOUT29  & ((\Mult0|auto_generated|mac_out26~DATAOUT11  & (\Mult0|auto_generated|add41_result[82]~165  & VCC)) # (!\Mult0|auto_generated|mac_out26~DATAOUT11  & 
// (!\Mult0|auto_generated|add41_result[82]~165 )))) # (!\Mult0|auto_generated|mac_out20~DATAOUT29  & ((\Mult0|auto_generated|mac_out26~DATAOUT11  & (!\Mult0|auto_generated|add41_result[82]~165 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT11  & 
// ((\Mult0|auto_generated|add41_result[82]~165 ) # (GND)))))
// \Mult0|auto_generated|add41_result[83]~167  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT29  & (!\Mult0|auto_generated|mac_out26~DATAOUT11  & !\Mult0|auto_generated|add41_result[82]~165 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT29  & 
// ((!\Mult0|auto_generated|add41_result[82]~165 ) # (!\Mult0|auto_generated|mac_out26~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[82]~165 ),
	.combout(\Mult0|auto_generated|add41_result[83]~166_combout ),
	.cout(\Mult0|auto_generated|add41_result[83]~167 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[83]~166 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[83]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[101]~202 (
// Equation(s):
// \Mult0|auto_generated|add33_result[101]~202_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT11  & ((\Mult0|auto_generated|mac_out22~DATAOUT29  & (\Mult0|auto_generated|add33_result[100]~201  & VCC)) # (!\Mult0|auto_generated|mac_out22~DATAOUT29  & 
// (!\Mult0|auto_generated|add33_result[100]~201 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT11  & ((\Mult0|auto_generated|mac_out22~DATAOUT29  & (!\Mult0|auto_generated|add33_result[100]~201 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT29  & 
// ((\Mult0|auto_generated|add33_result[100]~201 ) # (GND)))))
// \Mult0|auto_generated|add33_result[101]~203  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT11  & (!\Mult0|auto_generated|mac_out22~DATAOUT29  & !\Mult0|auto_generated|add33_result[100]~201 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT11  & 
// ((!\Mult0|auto_generated|add33_result[100]~201 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[100]~201 ),
	.combout(\Mult0|auto_generated|add33_result[101]~202_combout ),
	.cout(\Mult0|auto_generated|add33_result[101]~203 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[101]~202 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[101]~202 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N12
fiftyfivenm_lcell_comb \reg_sum[119]~345 (
// Equation(s):
// \reg_sum[119]~345_combout  = (\Mult0|auto_generated|add41_result[83]~166_combout  & ((\Mult0|auto_generated|add33_result[101]~202_combout  & (\reg_sum[118]~344  & VCC)) # (!\Mult0|auto_generated|add33_result[101]~202_combout  & (!\reg_sum[118]~344 )))) # 
// (!\Mult0|auto_generated|add41_result[83]~166_combout  & ((\Mult0|auto_generated|add33_result[101]~202_combout  & (!\reg_sum[118]~344 )) # (!\Mult0|auto_generated|add33_result[101]~202_combout  & ((\reg_sum[118]~344 ) # (GND)))))
// \reg_sum[119]~346  = CARRY((\Mult0|auto_generated|add41_result[83]~166_combout  & (!\Mult0|auto_generated|add33_result[101]~202_combout  & !\reg_sum[118]~344 )) # (!\Mult0|auto_generated|add41_result[83]~166_combout  & ((!\reg_sum[118]~344 ) # 
// (!\Mult0|auto_generated|add33_result[101]~202_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[83]~166_combout ),
	.datab(\Mult0|auto_generated|add33_result[101]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[118]~344 ),
	.combout(\reg_sum[119]~345_combout ),
	.cout(\reg_sum[119]~346 ));
// synopsys translate_off
defparam \reg_sum[119]~345 .lut_mask = 16'h9617;
defparam \reg_sum[119]~345 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N13
dffeas \reg_sum[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[119]~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[119] .is_wysiwyg = "true";
defparam \reg_sum[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[102]~204 (
// Equation(s):
// \Mult0|auto_generated|add33_result[102]~204_combout  = ((\Mult0|auto_generated|mac_out22~DATAOUT30  $ (\Mult0|auto_generated|mac_out24~DATAOUT12  $ (!\Mult0|auto_generated|add33_result[101]~203 )))) # (GND)
// \Mult0|auto_generated|add33_result[102]~205  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT30  & ((\Mult0|auto_generated|mac_out24~DATAOUT12 ) # (!\Mult0|auto_generated|add33_result[101]~203 ))) # (!\Mult0|auto_generated|mac_out22~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out24~DATAOUT12  & !\Mult0|auto_generated|add33_result[101]~203 )))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[101]~203 ),
	.combout(\Mult0|auto_generated|add33_result[102]~204_combout ),
	.cout(\Mult0|auto_generated|add33_result[102]~205 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[102]~204 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[102]~204 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[84]~168 (
// Equation(s):
// \Mult0|auto_generated|add41_result[84]~168_combout  = ((\Mult0|auto_generated|mac_out20~DATAOUT30  $ (\Mult0|auto_generated|mac_out26~DATAOUT12  $ (!\Mult0|auto_generated|add41_result[83]~167 )))) # (GND)
// \Mult0|auto_generated|add41_result[84]~169  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT30  & ((\Mult0|auto_generated|mac_out26~DATAOUT12 ) # (!\Mult0|auto_generated|add41_result[83]~167 ))) # (!\Mult0|auto_generated|mac_out20~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT12  & !\Mult0|auto_generated|add41_result[83]~167 )))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[83]~167 ),
	.combout(\Mult0|auto_generated|add41_result[84]~168_combout ),
	.cout(\Mult0|auto_generated|add41_result[84]~169 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[84]~168 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[84]~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N14
fiftyfivenm_lcell_comb \reg_sum[120]~347 (
// Equation(s):
// \reg_sum[120]~347_combout  = ((\Mult0|auto_generated|add33_result[102]~204_combout  $ (\Mult0|auto_generated|add41_result[84]~168_combout  $ (!\reg_sum[119]~346 )))) # (GND)
// \reg_sum[120]~348  = CARRY((\Mult0|auto_generated|add33_result[102]~204_combout  & ((\Mult0|auto_generated|add41_result[84]~168_combout ) # (!\reg_sum[119]~346 ))) # (!\Mult0|auto_generated|add33_result[102]~204_combout  & 
// (\Mult0|auto_generated|add41_result[84]~168_combout  & !\reg_sum[119]~346 )))

	.dataa(\Mult0|auto_generated|add33_result[102]~204_combout ),
	.datab(\Mult0|auto_generated|add41_result[84]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[119]~346 ),
	.combout(\reg_sum[120]~347_combout ),
	.cout(\reg_sum[120]~348 ));
// synopsys translate_off
defparam \reg_sum[120]~347 .lut_mask = 16'h698E;
defparam \reg_sum[120]~347 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N15
dffeas \reg_sum[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[120]~347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[120] .is_wysiwyg = "true";
defparam \reg_sum[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[103]~206 (
// Equation(s):
// \Mult0|auto_generated|add33_result[103]~206_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT31  & ((\Mult0|auto_generated|mac_out24~DATAOUT13  & (\Mult0|auto_generated|add33_result[102]~205  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT13  & 
// (!\Mult0|auto_generated|add33_result[102]~205 )))) # (!\Mult0|auto_generated|mac_out22~DATAOUT31  & ((\Mult0|auto_generated|mac_out24~DATAOUT13  & (!\Mult0|auto_generated|add33_result[102]~205 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT13  & 
// ((\Mult0|auto_generated|add33_result[102]~205 ) # (GND)))))
// \Mult0|auto_generated|add33_result[103]~207  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT31  & (!\Mult0|auto_generated|mac_out24~DATAOUT13  & !\Mult0|auto_generated|add33_result[102]~205 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT31  & 
// ((!\Mult0|auto_generated|add33_result[102]~205 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT31 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[102]~205 ),
	.combout(\Mult0|auto_generated|add33_result[103]~206_combout ),
	.cout(\Mult0|auto_generated|add33_result[103]~207 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[103]~206 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[103]~206 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[85]~170 (
// Equation(s):
// \Mult0|auto_generated|add41_result[85]~170_combout  = (\Mult0|auto_generated|mac_out20~DATAOUT31  & ((\Mult0|auto_generated|mac_out26~DATAOUT13  & (\Mult0|auto_generated|add41_result[84]~169  & VCC)) # (!\Mult0|auto_generated|mac_out26~DATAOUT13  & 
// (!\Mult0|auto_generated|add41_result[84]~169 )))) # (!\Mult0|auto_generated|mac_out20~DATAOUT31  & ((\Mult0|auto_generated|mac_out26~DATAOUT13  & (!\Mult0|auto_generated|add41_result[84]~169 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT13  & 
// ((\Mult0|auto_generated|add41_result[84]~169 ) # (GND)))))
// \Mult0|auto_generated|add41_result[85]~171  = CARRY((\Mult0|auto_generated|mac_out20~DATAOUT31  & (!\Mult0|auto_generated|mac_out26~DATAOUT13  & !\Mult0|auto_generated|add41_result[84]~169 )) # (!\Mult0|auto_generated|mac_out20~DATAOUT31  & 
// ((!\Mult0|auto_generated|add41_result[84]~169 ) # (!\Mult0|auto_generated|mac_out26~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|mac_out20~DATAOUT31 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[84]~169 ),
	.combout(\Mult0|auto_generated|add41_result[85]~170_combout ),
	.cout(\Mult0|auto_generated|add41_result[85]~171 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[85]~170 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[85]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N16
fiftyfivenm_lcell_comb \reg_sum[121]~349 (
// Equation(s):
// \reg_sum[121]~349_combout  = (\Mult0|auto_generated|add33_result[103]~206_combout  & ((\Mult0|auto_generated|add41_result[85]~170_combout  & (\reg_sum[120]~348  & VCC)) # (!\Mult0|auto_generated|add41_result[85]~170_combout  & (!\reg_sum[120]~348 )))) # 
// (!\Mult0|auto_generated|add33_result[103]~206_combout  & ((\Mult0|auto_generated|add41_result[85]~170_combout  & (!\reg_sum[120]~348 )) # (!\Mult0|auto_generated|add41_result[85]~170_combout  & ((\reg_sum[120]~348 ) # (GND)))))
// \reg_sum[121]~350  = CARRY((\Mult0|auto_generated|add33_result[103]~206_combout  & (!\Mult0|auto_generated|add41_result[85]~170_combout  & !\reg_sum[120]~348 )) # (!\Mult0|auto_generated|add33_result[103]~206_combout  & ((!\reg_sum[120]~348 ) # 
// (!\Mult0|auto_generated|add41_result[85]~170_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[103]~206_combout ),
	.datab(\Mult0|auto_generated|add41_result[85]~170_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[120]~348 ),
	.combout(\reg_sum[121]~349_combout ),
	.cout(\reg_sum[121]~350 ));
// synopsys translate_off
defparam \reg_sum[121]~349 .lut_mask = 16'h9617;
defparam \reg_sum[121]~349 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N17
dffeas \reg_sum[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[121]~349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[121] .is_wysiwyg = "true";
defparam \reg_sum[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[104]~208 (
// Equation(s):
// \Mult0|auto_generated|add33_result[104]~208_combout  = ((\Mult0|auto_generated|mac_out26~DATAOUT14  $ (\Mult0|auto_generated|mac_out24~DATAOUT14  $ (!\Mult0|auto_generated|add33_result[103]~207 )))) # (GND)
// \Mult0|auto_generated|add33_result[104]~209  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT14  & ((\Mult0|auto_generated|mac_out24~DATAOUT14 ) # (!\Mult0|auto_generated|add33_result[103]~207 ))) # (!\Mult0|auto_generated|mac_out26~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out24~DATAOUT14  & !\Mult0|auto_generated|add33_result[103]~207 )))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[103]~207 ),
	.combout(\Mult0|auto_generated|add33_result[104]~208_combout ),
	.cout(\Mult0|auto_generated|add33_result[104]~209 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[104]~208 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[104]~208 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[86]~172 (
// Equation(s):
// \Mult0|auto_generated|add41_result[86]~172_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT32  & (\Mult0|auto_generated|add41_result[85]~171  $ (GND))) # (!\Mult0|auto_generated|mac_out22~DATAOUT32  & (!\Mult0|auto_generated|add41_result[85]~171  & 
// VCC))
// \Mult0|auto_generated|add41_result[86]~173  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT32  & !\Mult0|auto_generated|add41_result[85]~171 ))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[85]~171 ),
	.combout(\Mult0|auto_generated|add41_result[86]~172_combout ),
	.cout(\Mult0|auto_generated|add41_result[86]~173 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[86]~172 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[86]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N18
fiftyfivenm_lcell_comb \reg_sum[122]~351 (
// Equation(s):
// \reg_sum[122]~351_combout  = ((\Mult0|auto_generated|add33_result[104]~208_combout  $ (\Mult0|auto_generated|add41_result[86]~172_combout  $ (!\reg_sum[121]~350 )))) # (GND)
// \reg_sum[122]~352  = CARRY((\Mult0|auto_generated|add33_result[104]~208_combout  & ((\Mult0|auto_generated|add41_result[86]~172_combout ) # (!\reg_sum[121]~350 ))) # (!\Mult0|auto_generated|add33_result[104]~208_combout  & 
// (\Mult0|auto_generated|add41_result[86]~172_combout  & !\reg_sum[121]~350 )))

	.dataa(\Mult0|auto_generated|add33_result[104]~208_combout ),
	.datab(\Mult0|auto_generated|add41_result[86]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[121]~350 ),
	.combout(\reg_sum[122]~351_combout ),
	.cout(\reg_sum[122]~352 ));
// synopsys translate_off
defparam \reg_sum[122]~351 .lut_mask = 16'h698E;
defparam \reg_sum[122]~351 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N19
dffeas \reg_sum[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[122]~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[122] .is_wysiwyg = "true";
defparam \reg_sum[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[87]~174 (
// Equation(s):
// \Mult0|auto_generated|add41_result[87]~174_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT33  & (!\Mult0|auto_generated|add41_result[86]~173 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT33  & ((\Mult0|auto_generated|add41_result[86]~173 ) # (GND)))
// \Mult0|auto_generated|add41_result[87]~175  = CARRY((!\Mult0|auto_generated|add41_result[86]~173 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT33 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[86]~173 ),
	.combout(\Mult0|auto_generated|add41_result[87]~174_combout ),
	.cout(\Mult0|auto_generated|add41_result[87]~175 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[87]~174 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|add41_result[87]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[105]~210 (
// Equation(s):
// \Mult0|auto_generated|add33_result[105]~210_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT15  & ((\Mult0|auto_generated|mac_out26~DATAOUT15  & (\Mult0|auto_generated|add33_result[104]~209  & VCC)) # (!\Mult0|auto_generated|mac_out26~DATAOUT15  & 
// (!\Mult0|auto_generated|add33_result[104]~209 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT15  & ((\Mult0|auto_generated|mac_out26~DATAOUT15  & (!\Mult0|auto_generated|add33_result[104]~209 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT15  & 
// ((\Mult0|auto_generated|add33_result[104]~209 ) # (GND)))))
// \Mult0|auto_generated|add33_result[105]~211  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT15  & (!\Mult0|auto_generated|mac_out26~DATAOUT15  & !\Mult0|auto_generated|add33_result[104]~209 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT15  & 
// ((!\Mult0|auto_generated|add33_result[104]~209 ) # (!\Mult0|auto_generated|mac_out26~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[104]~209 ),
	.combout(\Mult0|auto_generated|add33_result[105]~210_combout ),
	.cout(\Mult0|auto_generated|add33_result[105]~211 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[105]~210 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[105]~210 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N20
fiftyfivenm_lcell_comb \reg_sum[123]~353 (
// Equation(s):
// \reg_sum[123]~353_combout  = (\Mult0|auto_generated|add41_result[87]~174_combout  & ((\Mult0|auto_generated|add33_result[105]~210_combout  & (\reg_sum[122]~352  & VCC)) # (!\Mult0|auto_generated|add33_result[105]~210_combout  & (!\reg_sum[122]~352 )))) # 
// (!\Mult0|auto_generated|add41_result[87]~174_combout  & ((\Mult0|auto_generated|add33_result[105]~210_combout  & (!\reg_sum[122]~352 )) # (!\Mult0|auto_generated|add33_result[105]~210_combout  & ((\reg_sum[122]~352 ) # (GND)))))
// \reg_sum[123]~354  = CARRY((\Mult0|auto_generated|add41_result[87]~174_combout  & (!\Mult0|auto_generated|add33_result[105]~210_combout  & !\reg_sum[122]~352 )) # (!\Mult0|auto_generated|add41_result[87]~174_combout  & ((!\reg_sum[122]~352 ) # 
// (!\Mult0|auto_generated|add33_result[105]~210_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[87]~174_combout ),
	.datab(\Mult0|auto_generated|add33_result[105]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[122]~352 ),
	.combout(\reg_sum[123]~353_combout ),
	.cout(\reg_sum[123]~354 ));
// synopsys translate_off
defparam \reg_sum[123]~353 .lut_mask = 16'h9617;
defparam \reg_sum[123]~353 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N21
dffeas \reg_sum[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[123]~353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[123] .is_wysiwyg = "true";
defparam \reg_sum[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[106]~212 (
// Equation(s):
// \Mult0|auto_generated|add33_result[106]~212_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT16  $ (\Mult0|auto_generated|mac_out26~DATAOUT16  $ (!\Mult0|auto_generated|add33_result[105]~211 )))) # (GND)
// \Mult0|auto_generated|add33_result[106]~213  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT16  & ((\Mult0|auto_generated|mac_out26~DATAOUT16 ) # (!\Mult0|auto_generated|add33_result[105]~211 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT16  & !\Mult0|auto_generated|add33_result[105]~211 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[105]~211 ),
	.combout(\Mult0|auto_generated|add33_result[106]~212_combout ),
	.cout(\Mult0|auto_generated|add33_result[106]~213 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[106]~212 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[106]~212 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[88]~176 (
// Equation(s):
// \Mult0|auto_generated|add41_result[88]~176_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT34  & (\Mult0|auto_generated|add41_result[87]~175  $ (GND))) # (!\Mult0|auto_generated|mac_out22~DATAOUT34  & (!\Mult0|auto_generated|add41_result[87]~175  & 
// VCC))
// \Mult0|auto_generated|add41_result[88]~177  = CARRY((\Mult0|auto_generated|mac_out22~DATAOUT34  & !\Mult0|auto_generated|add41_result[87]~175 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out22~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[87]~175 ),
	.combout(\Mult0|auto_generated|add41_result[88]~176_combout ),
	.cout(\Mult0|auto_generated|add41_result[88]~177 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[88]~176 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add41_result[88]~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N22
fiftyfivenm_lcell_comb \reg_sum[124]~355 (
// Equation(s):
// \reg_sum[124]~355_combout  = ((\Mult0|auto_generated|add33_result[106]~212_combout  $ (\Mult0|auto_generated|add41_result[88]~176_combout  $ (!\reg_sum[123]~354 )))) # (GND)
// \reg_sum[124]~356  = CARRY((\Mult0|auto_generated|add33_result[106]~212_combout  & ((\Mult0|auto_generated|add41_result[88]~176_combout ) # (!\reg_sum[123]~354 ))) # (!\Mult0|auto_generated|add33_result[106]~212_combout  & 
// (\Mult0|auto_generated|add41_result[88]~176_combout  & !\reg_sum[123]~354 )))

	.dataa(\Mult0|auto_generated|add33_result[106]~212_combout ),
	.datab(\Mult0|auto_generated|add41_result[88]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[123]~354 ),
	.combout(\reg_sum[124]~355_combout ),
	.cout(\reg_sum[124]~356 ));
// synopsys translate_off
defparam \reg_sum[124]~355 .lut_mask = 16'h698E;
defparam \reg_sum[124]~355 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N23
dffeas \reg_sum[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[124]~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[124] .is_wysiwyg = "true";
defparam \reg_sum[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[107]~214 (
// Equation(s):
// \Mult0|auto_generated|add33_result[107]~214_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT17  & ((\Mult0|auto_generated|mac_out24~DATAOUT17  & (\Mult0|auto_generated|add33_result[106]~213  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT17  & 
// (!\Mult0|auto_generated|add33_result[106]~213 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT17  & ((\Mult0|auto_generated|mac_out24~DATAOUT17  & (!\Mult0|auto_generated|add33_result[106]~213 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT17  & 
// ((\Mult0|auto_generated|add33_result[106]~213 ) # (GND)))))
// \Mult0|auto_generated|add33_result[107]~215  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT17  & (!\Mult0|auto_generated|mac_out24~DATAOUT17  & !\Mult0|auto_generated|add33_result[106]~213 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT17  & 
// ((!\Mult0|auto_generated|add33_result[106]~213 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[106]~213 ),
	.combout(\Mult0|auto_generated|add33_result[107]~214_combout ),
	.cout(\Mult0|auto_generated|add33_result[107]~215 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[107]~214 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[107]~214 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[89]~178 (
// Equation(s):
// \Mult0|auto_generated|add41_result[89]~178_combout  = (\Mult0|auto_generated|mac_out22~DATAOUT35  & (!\Mult0|auto_generated|add41_result[88]~177 )) # (!\Mult0|auto_generated|mac_out22~DATAOUT35  & ((\Mult0|auto_generated|add41_result[88]~177 ) # (GND)))
// \Mult0|auto_generated|add41_result[89]~179  = CARRY((!\Mult0|auto_generated|add41_result[88]~177 ) # (!\Mult0|auto_generated|mac_out22~DATAOUT35 ))

	.dataa(\Mult0|auto_generated|mac_out22~DATAOUT35 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[88]~177 ),
	.combout(\Mult0|auto_generated|add41_result[89]~178_combout ),
	.cout(\Mult0|auto_generated|add41_result[89]~179 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[89]~178 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[89]~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N24
fiftyfivenm_lcell_comb \reg_sum[125]~357 (
// Equation(s):
// \reg_sum[125]~357_combout  = (\Mult0|auto_generated|add33_result[107]~214_combout  & ((\Mult0|auto_generated|add41_result[89]~178_combout  & (\reg_sum[124]~356  & VCC)) # (!\Mult0|auto_generated|add41_result[89]~178_combout  & (!\reg_sum[124]~356 )))) # 
// (!\Mult0|auto_generated|add33_result[107]~214_combout  & ((\Mult0|auto_generated|add41_result[89]~178_combout  & (!\reg_sum[124]~356 )) # (!\Mult0|auto_generated|add41_result[89]~178_combout  & ((\reg_sum[124]~356 ) # (GND)))))
// \reg_sum[125]~358  = CARRY((\Mult0|auto_generated|add33_result[107]~214_combout  & (!\Mult0|auto_generated|add41_result[89]~178_combout  & !\reg_sum[124]~356 )) # (!\Mult0|auto_generated|add33_result[107]~214_combout  & ((!\reg_sum[124]~356 ) # 
// (!\Mult0|auto_generated|add41_result[89]~178_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[107]~214_combout ),
	.datab(\Mult0|auto_generated|add41_result[89]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[124]~356 ),
	.combout(\reg_sum[125]~357_combout ),
	.cout(\reg_sum[125]~358 ));
// synopsys translate_off
defparam \reg_sum[125]~357 .lut_mask = 16'h9617;
defparam \reg_sum[125]~357 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N25
dffeas \reg_sum[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[125]~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[125] .is_wysiwyg = "true";
defparam \reg_sum[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N26
fiftyfivenm_io_ibuf \A[126]~input (
	.i(A[126]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[126]~input0 ));
// synopsys translate_off
defparam \A[126]~input .bus_hold = "false";
defparam \A[126]~input .listen_to_nsleep_signal = "false";
defparam \A[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N13
dffeas \reg_A[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[126]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[126] .is_wysiwyg = "true";
defparam \reg_A[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N0
fiftyfivenm_io_ibuf \B[126]~input (
	.i(B[126]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[126]~input0 ));
// synopsys translate_off
defparam \B[126]~input .bus_hold = "false";
defparam \B[126]~input .listen_to_nsleep_signal = "false";
defparam \B[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
fiftyfivenm_lcell_comb \reg_B[126]~feeder (
// Equation(s):
// \reg_B[126]~feeder_combout  = \B[126]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[126]~input0 ),
	.cin(gnd),
	.combout(\reg_B[126]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_B[126]~feeder .lut_mask = 16'hFF00;
defparam \reg_B[126]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N19
dffeas \reg_B[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_B[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[126] .is_wysiwyg = "true";
defparam \reg_B[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
fiftyfivenm_lcell_comb \Add0~252 (
// Equation(s):
// \Add0~252_combout  = ((reg_A[126] $ (reg_B[126] $ (!\Add0~251 )))) # (GND)
// \Add0~253  = CARRY((reg_A[126] & ((reg_B[126]) # (!\Add0~251 ))) # (!reg_A[126] & (reg_B[126] & !\Add0~251 )))

	.dataa(reg_A[126]),
	.datab(reg_B[126]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~251 ),
	.combout(\Add0~252_combout ),
	.cout(\Add0~253 ));
// synopsys translate_off
defparam \Add0~252 .lut_mask = 16'h698E;
defparam \Add0~252 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N16
fiftyfivenm_io_ibuf \B[127]~input (
	.i(B[127]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[127]~input0 ));
// synopsys translate_off
defparam \B[127]~input .bus_hold = "false";
defparam \B[127]~input .listen_to_nsleep_signal = "false";
defparam \B[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N15
dffeas \reg_B[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[127]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[127] .is_wysiwyg = "true";
defparam \reg_B[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N26
fiftyfivenm_io_ibuf \A[127]~input (
	.i(A[127]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[127]~input0 ));
// synopsys translate_off
defparam \A[127]~input .bus_hold = "false";
defparam \A[127]~input .listen_to_nsleep_signal = "false";
defparam \A[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y21_N17
dffeas \reg_A[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[127]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[127] .is_wysiwyg = "true";
defparam \reg_A[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N14
fiftyfivenm_lcell_comb \Add0~254 (
// Equation(s):
// \Add0~254_combout  = (reg_B[127] & ((reg_A[127] & (\Add0~253  & VCC)) # (!reg_A[127] & (!\Add0~253 )))) # (!reg_B[127] & ((reg_A[127] & (!\Add0~253 )) # (!reg_A[127] & ((\Add0~253 ) # (GND)))))
// \Add0~255  = CARRY((reg_B[127] & (!reg_A[127] & !\Add0~253 )) # (!reg_B[127] & ((!\Add0~253 ) # (!reg_A[127]))))

	.dataa(reg_B[127]),
	.datab(reg_A[127]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~253 ),
	.combout(\Add0~254_combout ),
	.cout(\Add0~255 ));
// synopsys translate_off
defparam \Add0~254 .lut_mask = 16'h9617;
defparam \Add0~254 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N16
fiftyfivenm_lcell_comb \Add0~256 (
// Equation(s):
// \Add0~256_combout  = !\Add0~255 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~255 ),
	.combout(\Add0~256_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~256 .lut_mask = 16'h0F0F;
defparam \Add0~256 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y21_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult29 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.datab({\Add0~256_combout ,\Add0~254_combout ,\Add0~252_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult29_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult29 .dataa_clock = "0";
defparam \Mult0|auto_generated|mac_mult29 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult29 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult29 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult29 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult29 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y21_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out30 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult29~DATAOUT20 ,\Mult0|auto_generated|mac_mult29~DATAOUT19 ,\Mult0|auto_generated|mac_mult29~DATAOUT18 ,\Mult0|auto_generated|mac_mult29~DATAOUT17 ,\Mult0|auto_generated|mac_mult29~DATAOUT16 ,
\Mult0|auto_generated|mac_mult29~DATAOUT15 ,\Mult0|auto_generated|mac_mult29~DATAOUT14 ,\Mult0|auto_generated|mac_mult29~DATAOUT13 ,\Mult0|auto_generated|mac_mult29~DATAOUT12 ,\Mult0|auto_generated|mac_mult29~DATAOUT11 ,
\Mult0|auto_generated|mac_mult29~DATAOUT10 ,\Mult0|auto_generated|mac_mult29~DATAOUT9 ,\Mult0|auto_generated|mac_mult29~DATAOUT8 ,\Mult0|auto_generated|mac_mult29~DATAOUT7 ,\Mult0|auto_generated|mac_mult29~DATAOUT6 ,\Mult0|auto_generated|mac_mult29~DATAOUT5 ,
\Mult0|auto_generated|mac_mult29~DATAOUT4 ,\Mult0|auto_generated|mac_mult29~DATAOUT3 ,\Mult0|auto_generated|mac_mult29~DATAOUT2 ,\Mult0|auto_generated|mac_mult29~DATAOUT1 ,\Mult0|auto_generated|mac_mult29~dataout ,\Mult0|auto_generated|mac_mult29~14 ,
\Mult0|auto_generated|mac_mult29~13 ,\Mult0|auto_generated|mac_mult29~12 ,\Mult0|auto_generated|mac_mult29~11 ,\Mult0|auto_generated|mac_mult29~10 ,\Mult0|auto_generated|mac_mult29~9 ,\Mult0|auto_generated|mac_mult29~8 ,\Mult0|auto_generated|mac_mult29~7 ,
\Mult0|auto_generated|mac_mult29~6 ,\Mult0|auto_generated|mac_mult29~5 ,\Mult0|auto_generated|mac_mult29~4 ,\Mult0|auto_generated|mac_mult29~3 ,\Mult0|auto_generated|mac_mult29~2 ,\Mult0|auto_generated|mac_mult29~1 ,\Mult0|auto_generated|mac_mult29~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out30_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out30 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out30 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[90]~180 (
// Equation(s):
// \Mult0|auto_generated|add41_result[90]~180_combout  = ((\Mult0|auto_generated|mac_out30~dataout  $ (\Mult0|auto_generated|mac_out24~DATAOUT18  $ (!\Mult0|auto_generated|add41_result[89]~179 )))) # (GND)
// \Mult0|auto_generated|add41_result[90]~181  = CARRY((\Mult0|auto_generated|mac_out30~dataout  & ((\Mult0|auto_generated|mac_out24~DATAOUT18 ) # (!\Mult0|auto_generated|add41_result[89]~179 ))) # (!\Mult0|auto_generated|mac_out30~dataout  & 
// (\Mult0|auto_generated|mac_out24~DATAOUT18  & !\Mult0|auto_generated|add41_result[89]~179 )))

	.dataa(\Mult0|auto_generated|mac_out30~dataout ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[89]~179 ),
	.combout(\Mult0|auto_generated|add41_result[90]~180_combout ),
	.cout(\Mult0|auto_generated|add41_result[90]~181 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[90]~180 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[90]~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y19_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult27 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Add0~250_combout ,\Add0~248_combout ,\Add0~246_combout ,\Add0~244_combout ,\Add0~242_combout ,\Add0~240_combout ,\Add0~238_combout ,\Add0~236_combout ,\Add0~234_combout ,\Add0~232_combout ,\Add0~230_combout ,\Add0~228_combout ,\Add0~226_combout ,\Add0~224_combout ,
\Add0~222_combout ,\Add0~220_combout ,\Add0~218_combout ,\Add0~216_combout }),
	.datab({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult27_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult27 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult27 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult27 .datab_clock = "0";
defparam \Mult0|auto_generated|mac_mult27 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult27 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult27 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y19_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out28 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult27~DATAOUT31 ,\Mult0|auto_generated|mac_mult27~DATAOUT30 ,\Mult0|auto_generated|mac_mult27~DATAOUT29 ,\Mult0|auto_generated|mac_mult27~DATAOUT28 ,\Mult0|auto_generated|mac_mult27~DATAOUT27 ,
\Mult0|auto_generated|mac_mult27~DATAOUT26 ,\Mult0|auto_generated|mac_mult27~DATAOUT25 ,\Mult0|auto_generated|mac_mult27~DATAOUT24 ,\Mult0|auto_generated|mac_mult27~DATAOUT23 ,\Mult0|auto_generated|mac_mult27~DATAOUT22 ,
\Mult0|auto_generated|mac_mult27~DATAOUT21 ,\Mult0|auto_generated|mac_mult27~DATAOUT20 ,\Mult0|auto_generated|mac_mult27~DATAOUT19 ,\Mult0|auto_generated|mac_mult27~DATAOUT18 ,\Mult0|auto_generated|mac_mult27~DATAOUT17 ,
\Mult0|auto_generated|mac_mult27~DATAOUT16 ,\Mult0|auto_generated|mac_mult27~DATAOUT15 ,\Mult0|auto_generated|mac_mult27~DATAOUT14 ,\Mult0|auto_generated|mac_mult27~DATAOUT13 ,\Mult0|auto_generated|mac_mult27~DATAOUT12 ,
\Mult0|auto_generated|mac_mult27~DATAOUT11 ,\Mult0|auto_generated|mac_mult27~DATAOUT10 ,\Mult0|auto_generated|mac_mult27~DATAOUT9 ,\Mult0|auto_generated|mac_mult27~DATAOUT8 ,\Mult0|auto_generated|mac_mult27~DATAOUT7 ,\Mult0|auto_generated|mac_mult27~DATAOUT6 ,
\Mult0|auto_generated|mac_mult27~DATAOUT5 ,\Mult0|auto_generated|mac_mult27~DATAOUT4 ,\Mult0|auto_generated|mac_mult27~DATAOUT3 ,\Mult0|auto_generated|mac_mult27~DATAOUT2 ,\Mult0|auto_generated|mac_mult27~DATAOUT1 ,\Mult0|auto_generated|mac_mult27~dataout ,
\Mult0|auto_generated|mac_mult27~3 ,\Mult0|auto_generated|mac_mult27~2 ,\Mult0|auto_generated|mac_mult27~1 ,\Mult0|auto_generated|mac_mult27~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out28_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out28 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out28 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[108]~216 (
// Equation(s):
// \Mult0|auto_generated|add33_result[108]~216_combout  = ((\Mult0|auto_generated|mac_out26~DATAOUT18  $ (\Mult0|auto_generated|mac_out28~dataout  $ (!\Mult0|auto_generated|add33_result[107]~215 )))) # (GND)
// \Mult0|auto_generated|add33_result[108]~217  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT18  & ((\Mult0|auto_generated|mac_out28~dataout ) # (!\Mult0|auto_generated|add33_result[107]~215 ))) # (!\Mult0|auto_generated|mac_out26~DATAOUT18  & 
// (\Mult0|auto_generated|mac_out28~dataout  & !\Mult0|auto_generated|add33_result[107]~215 )))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out28~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[107]~215 ),
	.combout(\Mult0|auto_generated|add33_result[108]~216_combout ),
	.cout(\Mult0|auto_generated|add33_result[108]~217 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[108]~216 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[108]~216 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N26
fiftyfivenm_lcell_comb \reg_sum[126]~359 (
// Equation(s):
// \reg_sum[126]~359_combout  = ((\Mult0|auto_generated|add41_result[90]~180_combout  $ (\Mult0|auto_generated|add33_result[108]~216_combout  $ (!\reg_sum[125]~358 )))) # (GND)
// \reg_sum[126]~360  = CARRY((\Mult0|auto_generated|add41_result[90]~180_combout  & ((\Mult0|auto_generated|add33_result[108]~216_combout ) # (!\reg_sum[125]~358 ))) # (!\Mult0|auto_generated|add41_result[90]~180_combout  & 
// (\Mult0|auto_generated|add33_result[108]~216_combout  & !\reg_sum[125]~358 )))

	.dataa(\Mult0|auto_generated|add41_result[90]~180_combout ),
	.datab(\Mult0|auto_generated|add33_result[108]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[125]~358 ),
	.combout(\reg_sum[126]~359_combout ),
	.cout(\reg_sum[126]~360 ));
// synopsys translate_off
defparam \reg_sum[126]~359 .lut_mask = 16'h698E;
defparam \reg_sum[126]~359 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N27
dffeas \reg_sum[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[126]~359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[126] .is_wysiwyg = "true";
defparam \reg_sum[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[91]~182 (
// Equation(s):
// \Mult0|auto_generated|add41_result[91]~182_combout  = (\Mult0|auto_generated|mac_out30~DATAOUT1  & ((\Mult0|auto_generated|mac_out24~DATAOUT19  & (\Mult0|auto_generated|add41_result[90]~181  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT19  & 
// (!\Mult0|auto_generated|add41_result[90]~181 )))) # (!\Mult0|auto_generated|mac_out30~DATAOUT1  & ((\Mult0|auto_generated|mac_out24~DATAOUT19  & (!\Mult0|auto_generated|add41_result[90]~181 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT19  & 
// ((\Mult0|auto_generated|add41_result[90]~181 ) # (GND)))))
// \Mult0|auto_generated|add41_result[91]~183  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT1  & (!\Mult0|auto_generated|mac_out24~DATAOUT19  & !\Mult0|auto_generated|add41_result[90]~181 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT1  & 
// ((!\Mult0|auto_generated|add41_result[90]~181 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[90]~181 ),
	.combout(\Mult0|auto_generated|add41_result[91]~182_combout ),
	.cout(\Mult0|auto_generated|add41_result[91]~183 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[91]~182 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[91]~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[109]~218 (
// Equation(s):
// \Mult0|auto_generated|add33_result[109]~218_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT1  & ((\Mult0|auto_generated|mac_out26~DATAOUT19  & (\Mult0|auto_generated|add33_result[108]~217  & VCC)) # (!\Mult0|auto_generated|mac_out26~DATAOUT19  & 
// (!\Mult0|auto_generated|add33_result[108]~217 )))) # (!\Mult0|auto_generated|mac_out28~DATAOUT1  & ((\Mult0|auto_generated|mac_out26~DATAOUT19  & (!\Mult0|auto_generated|add33_result[108]~217 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT19  & 
// ((\Mult0|auto_generated|add33_result[108]~217 ) # (GND)))))
// \Mult0|auto_generated|add33_result[109]~219  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT1  & (!\Mult0|auto_generated|mac_out26~DATAOUT19  & !\Mult0|auto_generated|add33_result[108]~217 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT1  & 
// ((!\Mult0|auto_generated|add33_result[108]~217 ) # (!\Mult0|auto_generated|mac_out26~DATAOUT19 ))))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT1 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[108]~217 ),
	.combout(\Mult0|auto_generated|add33_result[109]~218_combout ),
	.cout(\Mult0|auto_generated|add33_result[109]~219 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[109]~218 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[109]~218 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N28
fiftyfivenm_lcell_comb \reg_sum[127]~361 (
// Equation(s):
// \reg_sum[127]~361_combout  = (\Mult0|auto_generated|add41_result[91]~182_combout  & ((\Mult0|auto_generated|add33_result[109]~218_combout  & (\reg_sum[126]~360  & VCC)) # (!\Mult0|auto_generated|add33_result[109]~218_combout  & (!\reg_sum[126]~360 )))) # 
// (!\Mult0|auto_generated|add41_result[91]~182_combout  & ((\Mult0|auto_generated|add33_result[109]~218_combout  & (!\reg_sum[126]~360 )) # (!\Mult0|auto_generated|add33_result[109]~218_combout  & ((\reg_sum[126]~360 ) # (GND)))))
// \reg_sum[127]~362  = CARRY((\Mult0|auto_generated|add41_result[91]~182_combout  & (!\Mult0|auto_generated|add33_result[109]~218_combout  & !\reg_sum[126]~360 )) # (!\Mult0|auto_generated|add41_result[91]~182_combout  & ((!\reg_sum[126]~360 ) # 
// (!\Mult0|auto_generated|add33_result[109]~218_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[91]~182_combout ),
	.datab(\Mult0|auto_generated|add33_result[109]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[126]~360 ),
	.combout(\reg_sum[127]~361_combout ),
	.cout(\reg_sum[127]~362 ));
// synopsys translate_off
defparam \reg_sum[127]~361 .lut_mask = 16'h9617;
defparam \reg_sum[127]~361 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N29
dffeas \reg_sum[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[127]~361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[127] .is_wysiwyg = "true";
defparam \reg_sum[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[92]~184 (
// Equation(s):
// \Mult0|auto_generated|add41_result[92]~184_combout  = ((\Mult0|auto_generated|mac_out30~DATAOUT2  $ (\Mult0|auto_generated|mac_out24~DATAOUT20  $ (!\Mult0|auto_generated|add41_result[91]~183 )))) # (GND)
// \Mult0|auto_generated|add41_result[92]~185  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT2  & ((\Mult0|auto_generated|mac_out24~DATAOUT20 ) # (!\Mult0|auto_generated|add41_result[91]~183 ))) # (!\Mult0|auto_generated|mac_out30~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out24~DATAOUT20  & !\Mult0|auto_generated|add41_result[91]~183 )))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[91]~183 ),
	.combout(\Mult0|auto_generated|add41_result[92]~184_combout ),
	.cout(\Mult0|auto_generated|add41_result[92]~185 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[92]~184 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[92]~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[110]~220 (
// Equation(s):
// \Mult0|auto_generated|add33_result[110]~220_combout  = ((\Mult0|auto_generated|mac_out28~DATAOUT2  $ (\Mult0|auto_generated|mac_out26~DATAOUT20  $ (!\Mult0|auto_generated|add33_result[109]~219 )))) # (GND)
// \Mult0|auto_generated|add33_result[110]~221  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT2  & ((\Mult0|auto_generated|mac_out26~DATAOUT20 ) # (!\Mult0|auto_generated|add33_result[109]~219 ))) # (!\Mult0|auto_generated|mac_out28~DATAOUT2  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT20  & !\Mult0|auto_generated|add33_result[109]~219 )))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[109]~219 ),
	.combout(\Mult0|auto_generated|add33_result[110]~220_combout ),
	.cout(\Mult0|auto_generated|add33_result[110]~221 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[110]~220 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[110]~220 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N30
fiftyfivenm_lcell_comb \reg_sum[128]~363 (
// Equation(s):
// \reg_sum[128]~363_combout  = ((\Mult0|auto_generated|add41_result[92]~184_combout  $ (\Mult0|auto_generated|add33_result[110]~220_combout  $ (!\reg_sum[127]~362 )))) # (GND)
// \reg_sum[128]~364  = CARRY((\Mult0|auto_generated|add41_result[92]~184_combout  & ((\Mult0|auto_generated|add33_result[110]~220_combout ) # (!\reg_sum[127]~362 ))) # (!\Mult0|auto_generated|add41_result[92]~184_combout  & 
// (\Mult0|auto_generated|add33_result[110]~220_combout  & !\reg_sum[127]~362 )))

	.dataa(\Mult0|auto_generated|add41_result[92]~184_combout ),
	.datab(\Mult0|auto_generated|add33_result[110]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[127]~362 ),
	.combout(\reg_sum[128]~363_combout ),
	.cout(\reg_sum[128]~364 ));
// synopsys translate_off
defparam \reg_sum[128]~363 .lut_mask = 16'h698E;
defparam \reg_sum[128]~363 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y24_N31
dffeas \reg_sum[128] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[128]~363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[128]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[128] .is_wysiwyg = "true";
defparam \reg_sum[128] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[111]~222 (
// Equation(s):
// \Mult0|auto_generated|add33_result[111]~222_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT21  & ((\Mult0|auto_generated|mac_out28~DATAOUT3  & (\Mult0|auto_generated|add33_result[110]~221  & VCC)) # (!\Mult0|auto_generated|mac_out28~DATAOUT3  & 
// (!\Mult0|auto_generated|add33_result[110]~221 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT21  & ((\Mult0|auto_generated|mac_out28~DATAOUT3  & (!\Mult0|auto_generated|add33_result[110]~221 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT3  & 
// ((\Mult0|auto_generated|add33_result[110]~221 ) # (GND)))))
// \Mult0|auto_generated|add33_result[111]~223  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT21  & (!\Mult0|auto_generated|mac_out28~DATAOUT3  & !\Mult0|auto_generated|add33_result[110]~221 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT21  & 
// ((!\Mult0|auto_generated|add33_result[110]~221 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[110]~221 ),
	.combout(\Mult0|auto_generated|add33_result[111]~222_combout ),
	.cout(\Mult0|auto_generated|add33_result[111]~223 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[111]~222 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[111]~222 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[93]~186 (
// Equation(s):
// \Mult0|auto_generated|add41_result[93]~186_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT21  & ((\Mult0|auto_generated|mac_out30~DATAOUT3  & (\Mult0|auto_generated|add41_result[92]~185  & VCC)) # (!\Mult0|auto_generated|mac_out30~DATAOUT3  & 
// (!\Mult0|auto_generated|add41_result[92]~185 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT21  & ((\Mult0|auto_generated|mac_out30~DATAOUT3  & (!\Mult0|auto_generated|add41_result[92]~185 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT3  & 
// ((\Mult0|auto_generated|add41_result[92]~185 ) # (GND)))))
// \Mult0|auto_generated|add41_result[93]~187  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT21  & (!\Mult0|auto_generated|mac_out30~DATAOUT3  & !\Mult0|auto_generated|add41_result[92]~185 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT21  & 
// ((!\Mult0|auto_generated|add41_result[92]~185 ) # (!\Mult0|auto_generated|mac_out30~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[92]~185 ),
	.combout(\Mult0|auto_generated|add41_result[93]~186_combout ),
	.cout(\Mult0|auto_generated|add41_result[93]~187 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[93]~186 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[93]~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N0
fiftyfivenm_lcell_comb \reg_sum[129]~365 (
// Equation(s):
// \reg_sum[129]~365_combout  = (\Mult0|auto_generated|add33_result[111]~222_combout  & ((\Mult0|auto_generated|add41_result[93]~186_combout  & (\reg_sum[128]~364  & VCC)) # (!\Mult0|auto_generated|add41_result[93]~186_combout  & (!\reg_sum[128]~364 )))) # 
// (!\Mult0|auto_generated|add33_result[111]~222_combout  & ((\Mult0|auto_generated|add41_result[93]~186_combout  & (!\reg_sum[128]~364 )) # (!\Mult0|auto_generated|add41_result[93]~186_combout  & ((\reg_sum[128]~364 ) # (GND)))))
// \reg_sum[129]~366  = CARRY((\Mult0|auto_generated|add33_result[111]~222_combout  & (!\Mult0|auto_generated|add41_result[93]~186_combout  & !\reg_sum[128]~364 )) # (!\Mult0|auto_generated|add33_result[111]~222_combout  & ((!\reg_sum[128]~364 ) # 
// (!\Mult0|auto_generated|add41_result[93]~186_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[111]~222_combout ),
	.datab(\Mult0|auto_generated|add41_result[93]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[128]~364 ),
	.combout(\reg_sum[129]~365_combout ),
	.cout(\reg_sum[129]~366 ));
// synopsys translate_off
defparam \reg_sum[129]~365 .lut_mask = 16'h9617;
defparam \reg_sum[129]~365 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N1
dffeas \reg_sum[129] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[129]~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[129]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[129] .is_wysiwyg = "true";
defparam \reg_sum[129] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[94]~188 (
// Equation(s):
// \Mult0|auto_generated|add41_result[94]~188_combout  = ((\Mult0|auto_generated|mac_out30~DATAOUT4  $ (\Mult0|auto_generated|mac_out24~DATAOUT22  $ (!\Mult0|auto_generated|add41_result[93]~187 )))) # (GND)
// \Mult0|auto_generated|add41_result[94]~189  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT4  & ((\Mult0|auto_generated|mac_out24~DATAOUT22 ) # (!\Mult0|auto_generated|add41_result[93]~187 ))) # (!\Mult0|auto_generated|mac_out30~DATAOUT4  & 
// (\Mult0|auto_generated|mac_out24~DATAOUT22  & !\Mult0|auto_generated|add41_result[93]~187 )))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT4 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[93]~187 ),
	.combout(\Mult0|auto_generated|add41_result[94]~188_combout ),
	.cout(\Mult0|auto_generated|add41_result[94]~189 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[94]~188 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[94]~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[112]~224 (
// Equation(s):
// \Mult0|auto_generated|add33_result[112]~224_combout  = ((\Mult0|auto_generated|mac_out26~DATAOUT22  $ (\Mult0|auto_generated|mac_out28~DATAOUT4  $ (!\Mult0|auto_generated|add33_result[111]~223 )))) # (GND)
// \Mult0|auto_generated|add33_result[112]~225  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT22  & ((\Mult0|auto_generated|mac_out28~DATAOUT4 ) # (!\Mult0|auto_generated|add33_result[111]~223 ))) # (!\Mult0|auto_generated|mac_out26~DATAOUT22  & 
// (\Mult0|auto_generated|mac_out28~DATAOUT4  & !\Mult0|auto_generated|add33_result[111]~223 )))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[111]~223 ),
	.combout(\Mult0|auto_generated|add33_result[112]~224_combout ),
	.cout(\Mult0|auto_generated|add33_result[112]~225 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[112]~224 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[112]~224 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N2
fiftyfivenm_lcell_comb \reg_sum[130]~367 (
// Equation(s):
// \reg_sum[130]~367_combout  = ((\Mult0|auto_generated|add41_result[94]~188_combout  $ (\Mult0|auto_generated|add33_result[112]~224_combout  $ (!\reg_sum[129]~366 )))) # (GND)
// \reg_sum[130]~368  = CARRY((\Mult0|auto_generated|add41_result[94]~188_combout  & ((\Mult0|auto_generated|add33_result[112]~224_combout ) # (!\reg_sum[129]~366 ))) # (!\Mult0|auto_generated|add41_result[94]~188_combout  & 
// (\Mult0|auto_generated|add33_result[112]~224_combout  & !\reg_sum[129]~366 )))

	.dataa(\Mult0|auto_generated|add41_result[94]~188_combout ),
	.datab(\Mult0|auto_generated|add33_result[112]~224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[129]~366 ),
	.combout(\reg_sum[130]~367_combout ),
	.cout(\reg_sum[130]~368 ));
// synopsys translate_off
defparam \reg_sum[130]~367 .lut_mask = 16'h698E;
defparam \reg_sum[130]~367 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N3
dffeas \reg_sum[130] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[130]~367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[130]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[130] .is_wysiwyg = "true";
defparam \reg_sum[130] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[95]~190 (
// Equation(s):
// \Mult0|auto_generated|add41_result[95]~190_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT23  & ((\Mult0|auto_generated|mac_out30~DATAOUT5  & (\Mult0|auto_generated|add41_result[94]~189  & VCC)) # (!\Mult0|auto_generated|mac_out30~DATAOUT5  & 
// (!\Mult0|auto_generated|add41_result[94]~189 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT23  & ((\Mult0|auto_generated|mac_out30~DATAOUT5  & (!\Mult0|auto_generated|add41_result[94]~189 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT5  & 
// ((\Mult0|auto_generated|add41_result[94]~189 ) # (GND)))))
// \Mult0|auto_generated|add41_result[95]~191  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT23  & (!\Mult0|auto_generated|mac_out30~DATAOUT5  & !\Mult0|auto_generated|add41_result[94]~189 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT23  & 
// ((!\Mult0|auto_generated|add41_result[94]~189 ) # (!\Mult0|auto_generated|mac_out30~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT23 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[94]~189 ),
	.combout(\Mult0|auto_generated|add41_result[95]~190_combout ),
	.cout(\Mult0|auto_generated|add41_result[95]~191 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[95]~190 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[95]~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[113]~226 (
// Equation(s):
// \Mult0|auto_generated|add33_result[113]~226_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT23  & ((\Mult0|auto_generated|mac_out28~DATAOUT5  & (\Mult0|auto_generated|add33_result[112]~225  & VCC)) # (!\Mult0|auto_generated|mac_out28~DATAOUT5  & 
// (!\Mult0|auto_generated|add33_result[112]~225 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT23  & ((\Mult0|auto_generated|mac_out28~DATAOUT5  & (!\Mult0|auto_generated|add33_result[112]~225 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT5  & 
// ((\Mult0|auto_generated|add33_result[112]~225 ) # (GND)))))
// \Mult0|auto_generated|add33_result[113]~227  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT23  & (!\Mult0|auto_generated|mac_out28~DATAOUT5  & !\Mult0|auto_generated|add33_result[112]~225 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT23  & 
// ((!\Mult0|auto_generated|add33_result[112]~225 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT23 ),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[112]~225 ),
	.combout(\Mult0|auto_generated|add33_result[113]~226_combout ),
	.cout(\Mult0|auto_generated|add33_result[113]~227 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[113]~226 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[113]~226 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N4
fiftyfivenm_lcell_comb \reg_sum[131]~369 (
// Equation(s):
// \reg_sum[131]~369_combout  = (\Mult0|auto_generated|add41_result[95]~190_combout  & ((\Mult0|auto_generated|add33_result[113]~226_combout  & (\reg_sum[130]~368  & VCC)) # (!\Mult0|auto_generated|add33_result[113]~226_combout  & (!\reg_sum[130]~368 )))) # 
// (!\Mult0|auto_generated|add41_result[95]~190_combout  & ((\Mult0|auto_generated|add33_result[113]~226_combout  & (!\reg_sum[130]~368 )) # (!\Mult0|auto_generated|add33_result[113]~226_combout  & ((\reg_sum[130]~368 ) # (GND)))))
// \reg_sum[131]~370  = CARRY((\Mult0|auto_generated|add41_result[95]~190_combout  & (!\Mult0|auto_generated|add33_result[113]~226_combout  & !\reg_sum[130]~368 )) # (!\Mult0|auto_generated|add41_result[95]~190_combout  & ((!\reg_sum[130]~368 ) # 
// (!\Mult0|auto_generated|add33_result[113]~226_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[95]~190_combout ),
	.datab(\Mult0|auto_generated|add33_result[113]~226_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[130]~368 ),
	.combout(\reg_sum[131]~369_combout ),
	.cout(\reg_sum[131]~370 ));
// synopsys translate_off
defparam \reg_sum[131]~369 .lut_mask = 16'h9617;
defparam \reg_sum[131]~369 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N5
dffeas \reg_sum[131] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[131]~369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[131]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[131] .is_wysiwyg = "true";
defparam \reg_sum[131] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[114]~228 (
// Equation(s):
// \Mult0|auto_generated|add33_result[114]~228_combout  = ((\Mult0|auto_generated|mac_out28~DATAOUT6  $ (\Mult0|auto_generated|mac_out26~DATAOUT24  $ (!\Mult0|auto_generated|add33_result[113]~227 )))) # (GND)
// \Mult0|auto_generated|add33_result[114]~229  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT6  & ((\Mult0|auto_generated|mac_out26~DATAOUT24 ) # (!\Mult0|auto_generated|add33_result[113]~227 ))) # (!\Mult0|auto_generated|mac_out28~DATAOUT6  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT24  & !\Mult0|auto_generated|add33_result[113]~227 )))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[113]~227 ),
	.combout(\Mult0|auto_generated|add33_result[114]~228_combout ),
	.cout(\Mult0|auto_generated|add33_result[114]~229 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[114]~228 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[114]~228 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[96]~192 (
// Equation(s):
// \Mult0|auto_generated|add41_result[96]~192_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT24  $ (\Mult0|auto_generated|mac_out30~DATAOUT6  $ (!\Mult0|auto_generated|add41_result[95]~191 )))) # (GND)
// \Mult0|auto_generated|add41_result[96]~193  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT24  & ((\Mult0|auto_generated|mac_out30~DATAOUT6 ) # (!\Mult0|auto_generated|add41_result[95]~191 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT24  & 
// (\Mult0|auto_generated|mac_out30~DATAOUT6  & !\Mult0|auto_generated|add41_result[95]~191 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT24 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[95]~191 ),
	.combout(\Mult0|auto_generated|add41_result[96]~192_combout ),
	.cout(\Mult0|auto_generated|add41_result[96]~193 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[96]~192 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[96]~192 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N6
fiftyfivenm_lcell_comb \reg_sum[132]~371 (
// Equation(s):
// \reg_sum[132]~371_combout  = ((\Mult0|auto_generated|add33_result[114]~228_combout  $ (\Mult0|auto_generated|add41_result[96]~192_combout  $ (!\reg_sum[131]~370 )))) # (GND)
// \reg_sum[132]~372  = CARRY((\Mult0|auto_generated|add33_result[114]~228_combout  & ((\Mult0|auto_generated|add41_result[96]~192_combout ) # (!\reg_sum[131]~370 ))) # (!\Mult0|auto_generated|add33_result[114]~228_combout  & 
// (\Mult0|auto_generated|add41_result[96]~192_combout  & !\reg_sum[131]~370 )))

	.dataa(\Mult0|auto_generated|add33_result[114]~228_combout ),
	.datab(\Mult0|auto_generated|add41_result[96]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[131]~370 ),
	.combout(\reg_sum[132]~371_combout ),
	.cout(\reg_sum[132]~372 ));
// synopsys translate_off
defparam \reg_sum[132]~371 .lut_mask = 16'h698E;
defparam \reg_sum[132]~371 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N7
dffeas \reg_sum[132] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[132]~371_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[132]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[132] .is_wysiwyg = "true";
defparam \reg_sum[132] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[97]~194 (
// Equation(s):
// \Mult0|auto_generated|add41_result[97]~194_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT25  & ((\Mult0|auto_generated|mac_out30~DATAOUT7  & (\Mult0|auto_generated|add41_result[96]~193  & VCC)) # (!\Mult0|auto_generated|mac_out30~DATAOUT7  & 
// (!\Mult0|auto_generated|add41_result[96]~193 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT25  & ((\Mult0|auto_generated|mac_out30~DATAOUT7  & (!\Mult0|auto_generated|add41_result[96]~193 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT7  & 
// ((\Mult0|auto_generated|add41_result[96]~193 ) # (GND)))))
// \Mult0|auto_generated|add41_result[97]~195  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT25  & (!\Mult0|auto_generated|mac_out30~DATAOUT7  & !\Mult0|auto_generated|add41_result[96]~193 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT25  & 
// ((!\Mult0|auto_generated|add41_result[96]~193 ) # (!\Mult0|auto_generated|mac_out30~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT25 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[96]~193 ),
	.combout(\Mult0|auto_generated|add41_result[97]~194_combout ),
	.cout(\Mult0|auto_generated|add41_result[97]~195 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[97]~194 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[97]~194 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[115]~230 (
// Equation(s):
// \Mult0|auto_generated|add33_result[115]~230_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT25  & ((\Mult0|auto_generated|mac_out28~DATAOUT7  & (\Mult0|auto_generated|add33_result[114]~229  & VCC)) # (!\Mult0|auto_generated|mac_out28~DATAOUT7  & 
// (!\Mult0|auto_generated|add33_result[114]~229 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT25  & ((\Mult0|auto_generated|mac_out28~DATAOUT7  & (!\Mult0|auto_generated|add33_result[114]~229 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT7  & 
// ((\Mult0|auto_generated|add33_result[114]~229 ) # (GND)))))
// \Mult0|auto_generated|add33_result[115]~231  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT25  & (!\Mult0|auto_generated|mac_out28~DATAOUT7  & !\Mult0|auto_generated|add33_result[114]~229 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT25  & 
// ((!\Mult0|auto_generated|add33_result[114]~229 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT25 ),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[114]~229 ),
	.combout(\Mult0|auto_generated|add33_result[115]~230_combout ),
	.cout(\Mult0|auto_generated|add33_result[115]~231 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[115]~230 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[115]~230 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N8
fiftyfivenm_lcell_comb \reg_sum[133]~373 (
// Equation(s):
// \reg_sum[133]~373_combout  = (\Mult0|auto_generated|add41_result[97]~194_combout  & ((\Mult0|auto_generated|add33_result[115]~230_combout  & (\reg_sum[132]~372  & VCC)) # (!\Mult0|auto_generated|add33_result[115]~230_combout  & (!\reg_sum[132]~372 )))) # 
// (!\Mult0|auto_generated|add41_result[97]~194_combout  & ((\Mult0|auto_generated|add33_result[115]~230_combout  & (!\reg_sum[132]~372 )) # (!\Mult0|auto_generated|add33_result[115]~230_combout  & ((\reg_sum[132]~372 ) # (GND)))))
// \reg_sum[133]~374  = CARRY((\Mult0|auto_generated|add41_result[97]~194_combout  & (!\Mult0|auto_generated|add33_result[115]~230_combout  & !\reg_sum[132]~372 )) # (!\Mult0|auto_generated|add41_result[97]~194_combout  & ((!\reg_sum[132]~372 ) # 
// (!\Mult0|auto_generated|add33_result[115]~230_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[97]~194_combout ),
	.datab(\Mult0|auto_generated|add33_result[115]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[132]~372 ),
	.combout(\reg_sum[133]~373_combout ),
	.cout(\reg_sum[133]~374 ));
// synopsys translate_off
defparam \reg_sum[133]~373 .lut_mask = 16'h9617;
defparam \reg_sum[133]~373 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N9
dffeas \reg_sum[133] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[133]~373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[133]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[133] .is_wysiwyg = "true";
defparam \reg_sum[133] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[116]~232 (
// Equation(s):
// \Mult0|auto_generated|add33_result[116]~232_combout  = ((\Mult0|auto_generated|mac_out28~DATAOUT8  $ (\Mult0|auto_generated|mac_out26~DATAOUT26  $ (!\Mult0|auto_generated|add33_result[115]~231 )))) # (GND)
// \Mult0|auto_generated|add33_result[116]~233  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT8  & ((\Mult0|auto_generated|mac_out26~DATAOUT26 ) # (!\Mult0|auto_generated|add33_result[115]~231 ))) # (!\Mult0|auto_generated|mac_out28~DATAOUT8  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT26  & !\Mult0|auto_generated|add33_result[115]~231 )))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[115]~231 ),
	.combout(\Mult0|auto_generated|add33_result[116]~232_combout ),
	.cout(\Mult0|auto_generated|add33_result[116]~233 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[116]~232 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[116]~232 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[98]~196 (
// Equation(s):
// \Mult0|auto_generated|add41_result[98]~196_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT26  $ (\Mult0|auto_generated|mac_out30~DATAOUT8  $ (!\Mult0|auto_generated|add41_result[97]~195 )))) # (GND)
// \Mult0|auto_generated|add41_result[98]~197  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT26  & ((\Mult0|auto_generated|mac_out30~DATAOUT8 ) # (!\Mult0|auto_generated|add41_result[97]~195 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT26  & 
// (\Mult0|auto_generated|mac_out30~DATAOUT8  & !\Mult0|auto_generated|add41_result[97]~195 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT26 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[97]~195 ),
	.combout(\Mult0|auto_generated|add41_result[98]~196_combout ),
	.cout(\Mult0|auto_generated|add41_result[98]~197 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[98]~196 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[98]~196 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N10
fiftyfivenm_lcell_comb \reg_sum[134]~375 (
// Equation(s):
// \reg_sum[134]~375_combout  = ((\Mult0|auto_generated|add33_result[116]~232_combout  $ (\Mult0|auto_generated|add41_result[98]~196_combout  $ (!\reg_sum[133]~374 )))) # (GND)
// \reg_sum[134]~376  = CARRY((\Mult0|auto_generated|add33_result[116]~232_combout  & ((\Mult0|auto_generated|add41_result[98]~196_combout ) # (!\reg_sum[133]~374 ))) # (!\Mult0|auto_generated|add33_result[116]~232_combout  & 
// (\Mult0|auto_generated|add41_result[98]~196_combout  & !\reg_sum[133]~374 )))

	.dataa(\Mult0|auto_generated|add33_result[116]~232_combout ),
	.datab(\Mult0|auto_generated|add41_result[98]~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[133]~374 ),
	.combout(\reg_sum[134]~375_combout ),
	.cout(\reg_sum[134]~376 ));
// synopsys translate_off
defparam \reg_sum[134]~375 .lut_mask = 16'h698E;
defparam \reg_sum[134]~375 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N11
dffeas \reg_sum[134] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[134]~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[134]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[134] .is_wysiwyg = "true";
defparam \reg_sum[134] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[99]~198 (
// Equation(s):
// \Mult0|auto_generated|add41_result[99]~198_combout  = (\Mult0|auto_generated|mac_out24~DATAOUT27  & ((\Mult0|auto_generated|mac_out30~DATAOUT9  & (\Mult0|auto_generated|add41_result[98]~197  & VCC)) # (!\Mult0|auto_generated|mac_out30~DATAOUT9  & 
// (!\Mult0|auto_generated|add41_result[98]~197 )))) # (!\Mult0|auto_generated|mac_out24~DATAOUT27  & ((\Mult0|auto_generated|mac_out30~DATAOUT9  & (!\Mult0|auto_generated|add41_result[98]~197 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT9  & 
// ((\Mult0|auto_generated|add41_result[98]~197 ) # (GND)))))
// \Mult0|auto_generated|add41_result[99]~199  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT27  & (!\Mult0|auto_generated|mac_out30~DATAOUT9  & !\Mult0|auto_generated|add41_result[98]~197 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT27  & 
// ((!\Mult0|auto_generated|add41_result[98]~197 ) # (!\Mult0|auto_generated|mac_out30~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[98]~197 ),
	.combout(\Mult0|auto_generated|add41_result[99]~198_combout ),
	.cout(\Mult0|auto_generated|add41_result[99]~199 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[99]~198 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[99]~198 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[117]~234 (
// Equation(s):
// \Mult0|auto_generated|add33_result[117]~234_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT27  & ((\Mult0|auto_generated|mac_out28~DATAOUT9  & (\Mult0|auto_generated|add33_result[116]~233  & VCC)) # (!\Mult0|auto_generated|mac_out28~DATAOUT9  & 
// (!\Mult0|auto_generated|add33_result[116]~233 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT27  & ((\Mult0|auto_generated|mac_out28~DATAOUT9  & (!\Mult0|auto_generated|add33_result[116]~233 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT9  & 
// ((\Mult0|auto_generated|add33_result[116]~233 ) # (GND)))))
// \Mult0|auto_generated|add33_result[117]~235  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT27  & (!\Mult0|auto_generated|mac_out28~DATAOUT9  & !\Mult0|auto_generated|add33_result[116]~233 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT27  & 
// ((!\Mult0|auto_generated|add33_result[116]~233 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT9 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT27 ),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[116]~233 ),
	.combout(\Mult0|auto_generated|add33_result[117]~234_combout ),
	.cout(\Mult0|auto_generated|add33_result[117]~235 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[117]~234 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[117]~234 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N12
fiftyfivenm_lcell_comb \reg_sum[135]~377 (
// Equation(s):
// \reg_sum[135]~377_combout  = (\Mult0|auto_generated|add41_result[99]~198_combout  & ((\Mult0|auto_generated|add33_result[117]~234_combout  & (\reg_sum[134]~376  & VCC)) # (!\Mult0|auto_generated|add33_result[117]~234_combout  & (!\reg_sum[134]~376 )))) # 
// (!\Mult0|auto_generated|add41_result[99]~198_combout  & ((\Mult0|auto_generated|add33_result[117]~234_combout  & (!\reg_sum[134]~376 )) # (!\Mult0|auto_generated|add33_result[117]~234_combout  & ((\reg_sum[134]~376 ) # (GND)))))
// \reg_sum[135]~378  = CARRY((\Mult0|auto_generated|add41_result[99]~198_combout  & (!\Mult0|auto_generated|add33_result[117]~234_combout  & !\reg_sum[134]~376 )) # (!\Mult0|auto_generated|add41_result[99]~198_combout  & ((!\reg_sum[134]~376 ) # 
// (!\Mult0|auto_generated|add33_result[117]~234_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[99]~198_combout ),
	.datab(\Mult0|auto_generated|add33_result[117]~234_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[134]~376 ),
	.combout(\reg_sum[135]~377_combout ),
	.cout(\reg_sum[135]~378 ));
// synopsys translate_off
defparam \reg_sum[135]~377 .lut_mask = 16'h9617;
defparam \reg_sum[135]~377 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N13
dffeas \reg_sum[135] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[135]~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[135]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[135] .is_wysiwyg = "true";
defparam \reg_sum[135] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[118]~236 (
// Equation(s):
// \Mult0|auto_generated|add33_result[118]~236_combout  = ((\Mult0|auto_generated|mac_out28~DATAOUT10  $ (\Mult0|auto_generated|mac_out26~DATAOUT28  $ (!\Mult0|auto_generated|add33_result[117]~235 )))) # (GND)
// \Mult0|auto_generated|add33_result[118]~237  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT10  & ((\Mult0|auto_generated|mac_out26~DATAOUT28 ) # (!\Mult0|auto_generated|add33_result[117]~235 ))) # (!\Mult0|auto_generated|mac_out28~DATAOUT10  & 
// (\Mult0|auto_generated|mac_out26~DATAOUT28  & !\Mult0|auto_generated|add33_result[117]~235 )))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[117]~235 ),
	.combout(\Mult0|auto_generated|add33_result[118]~236_combout ),
	.cout(\Mult0|auto_generated|add33_result[118]~237 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[118]~236 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[118]~236 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[100]~200 (
// Equation(s):
// \Mult0|auto_generated|add41_result[100]~200_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT28  $ (\Mult0|auto_generated|mac_out30~DATAOUT10  $ (!\Mult0|auto_generated|add41_result[99]~199 )))) # (GND)
// \Mult0|auto_generated|add41_result[100]~201  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT28  & ((\Mult0|auto_generated|mac_out30~DATAOUT10 ) # (!\Mult0|auto_generated|add41_result[99]~199 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT28  & 
// (\Mult0|auto_generated|mac_out30~DATAOUT10  & !\Mult0|auto_generated|add41_result[99]~199 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT28 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[99]~199 ),
	.combout(\Mult0|auto_generated|add41_result[100]~200_combout ),
	.cout(\Mult0|auto_generated|add41_result[100]~201 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[100]~200 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[100]~200 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N14
fiftyfivenm_lcell_comb \reg_sum[136]~379 (
// Equation(s):
// \reg_sum[136]~379_combout  = ((\Mult0|auto_generated|add33_result[118]~236_combout  $ (\Mult0|auto_generated|add41_result[100]~200_combout  $ (!\reg_sum[135]~378 )))) # (GND)
// \reg_sum[136]~380  = CARRY((\Mult0|auto_generated|add33_result[118]~236_combout  & ((\Mult0|auto_generated|add41_result[100]~200_combout ) # (!\reg_sum[135]~378 ))) # (!\Mult0|auto_generated|add33_result[118]~236_combout  & 
// (\Mult0|auto_generated|add41_result[100]~200_combout  & !\reg_sum[135]~378 )))

	.dataa(\Mult0|auto_generated|add33_result[118]~236_combout ),
	.datab(\Mult0|auto_generated|add41_result[100]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[135]~378 ),
	.combout(\reg_sum[136]~379_combout ),
	.cout(\reg_sum[136]~380 ));
// synopsys translate_off
defparam \reg_sum[136]~379 .lut_mask = 16'h698E;
defparam \reg_sum[136]~379 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N15
dffeas \reg_sum[136] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[136]~379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[136]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[136] .is_wysiwyg = "true";
defparam \reg_sum[136] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[101]~202 (
// Equation(s):
// \Mult0|auto_generated|add41_result[101]~202_combout  = (\Mult0|auto_generated|mac_out30~DATAOUT11  & ((\Mult0|auto_generated|mac_out24~DATAOUT29  & (\Mult0|auto_generated|add41_result[100]~201  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT29  & 
// (!\Mult0|auto_generated|add41_result[100]~201 )))) # (!\Mult0|auto_generated|mac_out30~DATAOUT11  & ((\Mult0|auto_generated|mac_out24~DATAOUT29  & (!\Mult0|auto_generated|add41_result[100]~201 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT29  & 
// ((\Mult0|auto_generated|add41_result[100]~201 ) # (GND)))))
// \Mult0|auto_generated|add41_result[101]~203  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT11  & (!\Mult0|auto_generated|mac_out24~DATAOUT29  & !\Mult0|auto_generated|add41_result[100]~201 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT11  & 
// ((!\Mult0|auto_generated|add41_result[100]~201 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT29 ))))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[100]~201 ),
	.combout(\Mult0|auto_generated|add41_result[101]~202_combout ),
	.cout(\Mult0|auto_generated|add41_result[101]~203 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[101]~202 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[101]~202 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[119]~238 (
// Equation(s):
// \Mult0|auto_generated|add33_result[119]~238_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT29  & ((\Mult0|auto_generated|mac_out28~DATAOUT11  & (\Mult0|auto_generated|add33_result[118]~237  & VCC)) # (!\Mult0|auto_generated|mac_out28~DATAOUT11  & 
// (!\Mult0|auto_generated|add33_result[118]~237 )))) # (!\Mult0|auto_generated|mac_out26~DATAOUT29  & ((\Mult0|auto_generated|mac_out28~DATAOUT11  & (!\Mult0|auto_generated|add33_result[118]~237 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT11  & 
// ((\Mult0|auto_generated|add33_result[118]~237 ) # (GND)))))
// \Mult0|auto_generated|add33_result[119]~239  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT29  & (!\Mult0|auto_generated|mac_out28~DATAOUT11  & !\Mult0|auto_generated|add33_result[118]~237 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT29  & 
// ((!\Mult0|auto_generated|add33_result[118]~237 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT11 ))))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT29 ),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[118]~237 ),
	.combout(\Mult0|auto_generated|add33_result[119]~238_combout ),
	.cout(\Mult0|auto_generated|add33_result[119]~239 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[119]~238 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[119]~238 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N16
fiftyfivenm_lcell_comb \reg_sum[137]~381 (
// Equation(s):
// \reg_sum[137]~381_combout  = (\Mult0|auto_generated|add41_result[101]~202_combout  & ((\Mult0|auto_generated|add33_result[119]~238_combout  & (\reg_sum[136]~380  & VCC)) # (!\Mult0|auto_generated|add33_result[119]~238_combout  & (!\reg_sum[136]~380 )))) # 
// (!\Mult0|auto_generated|add41_result[101]~202_combout  & ((\Mult0|auto_generated|add33_result[119]~238_combout  & (!\reg_sum[136]~380 )) # (!\Mult0|auto_generated|add33_result[119]~238_combout  & ((\reg_sum[136]~380 ) # (GND)))))
// \reg_sum[137]~382  = CARRY((\Mult0|auto_generated|add41_result[101]~202_combout  & (!\Mult0|auto_generated|add33_result[119]~238_combout  & !\reg_sum[136]~380 )) # (!\Mult0|auto_generated|add41_result[101]~202_combout  & ((!\reg_sum[136]~380 ) # 
// (!\Mult0|auto_generated|add33_result[119]~238_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[101]~202_combout ),
	.datab(\Mult0|auto_generated|add33_result[119]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[136]~380 ),
	.combout(\reg_sum[137]~381_combout ),
	.cout(\reg_sum[137]~382 ));
// synopsys translate_off
defparam \reg_sum[137]~381 .lut_mask = 16'h9617;
defparam \reg_sum[137]~381 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N17
dffeas \reg_sum[137] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[137]~381_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[137]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[137] .is_wysiwyg = "true";
defparam \reg_sum[137] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[120]~240 (
// Equation(s):
// \Mult0|auto_generated|add33_result[120]~240_combout  = ((\Mult0|auto_generated|mac_out26~DATAOUT30  $ (\Mult0|auto_generated|mac_out28~DATAOUT12  $ (!\Mult0|auto_generated|add33_result[119]~239 )))) # (GND)
// \Mult0|auto_generated|add33_result[120]~241  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT30  & ((\Mult0|auto_generated|mac_out28~DATAOUT12 ) # (!\Mult0|auto_generated|add33_result[119]~239 ))) # (!\Mult0|auto_generated|mac_out26~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out28~DATAOUT12  & !\Mult0|auto_generated|add33_result[119]~239 )))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[119]~239 ),
	.combout(\Mult0|auto_generated|add33_result[120]~240_combout ),
	.cout(\Mult0|auto_generated|add33_result[120]~241 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[120]~240 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[120]~240 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[102]~204 (
// Equation(s):
// \Mult0|auto_generated|add41_result[102]~204_combout  = ((\Mult0|auto_generated|mac_out24~DATAOUT30  $ (\Mult0|auto_generated|mac_out30~DATAOUT12  $ (!\Mult0|auto_generated|add41_result[101]~203 )))) # (GND)
// \Mult0|auto_generated|add41_result[102]~205  = CARRY((\Mult0|auto_generated|mac_out24~DATAOUT30  & ((\Mult0|auto_generated|mac_out30~DATAOUT12 ) # (!\Mult0|auto_generated|add41_result[101]~203 ))) # (!\Mult0|auto_generated|mac_out24~DATAOUT30  & 
// (\Mult0|auto_generated|mac_out30~DATAOUT12  & !\Mult0|auto_generated|add41_result[101]~203 )))

	.dataa(\Mult0|auto_generated|mac_out24~DATAOUT30 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[101]~203 ),
	.combout(\Mult0|auto_generated|add41_result[102]~204_combout ),
	.cout(\Mult0|auto_generated|add41_result[102]~205 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[102]~204 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add41_result[102]~204 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N18
fiftyfivenm_lcell_comb \reg_sum[138]~383 (
// Equation(s):
// \reg_sum[138]~383_combout  = ((\Mult0|auto_generated|add33_result[120]~240_combout  $ (\Mult0|auto_generated|add41_result[102]~204_combout  $ (!\reg_sum[137]~382 )))) # (GND)
// \reg_sum[138]~384  = CARRY((\Mult0|auto_generated|add33_result[120]~240_combout  & ((\Mult0|auto_generated|add41_result[102]~204_combout ) # (!\reg_sum[137]~382 ))) # (!\Mult0|auto_generated|add33_result[120]~240_combout  & 
// (\Mult0|auto_generated|add41_result[102]~204_combout  & !\reg_sum[137]~382 )))

	.dataa(\Mult0|auto_generated|add33_result[120]~240_combout ),
	.datab(\Mult0|auto_generated|add41_result[102]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[137]~382 ),
	.combout(\reg_sum[138]~383_combout ),
	.cout(\reg_sum[138]~384 ));
// synopsys translate_off
defparam \reg_sum[138]~383 .lut_mask = 16'h698E;
defparam \reg_sum[138]~383 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N19
dffeas \reg_sum[138] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[138]~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[138]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[138] .is_wysiwyg = "true";
defparam \reg_sum[138] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[103]~206 (
// Equation(s):
// \Mult0|auto_generated|add41_result[103]~206_combout  = (\Mult0|auto_generated|mac_out30~DATAOUT13  & ((\Mult0|auto_generated|mac_out24~DATAOUT31  & (\Mult0|auto_generated|add41_result[102]~205  & VCC)) # (!\Mult0|auto_generated|mac_out24~DATAOUT31  & 
// (!\Mult0|auto_generated|add41_result[102]~205 )))) # (!\Mult0|auto_generated|mac_out30~DATAOUT13  & ((\Mult0|auto_generated|mac_out24~DATAOUT31  & (!\Mult0|auto_generated|add41_result[102]~205 )) # (!\Mult0|auto_generated|mac_out24~DATAOUT31  & 
// ((\Mult0|auto_generated|add41_result[102]~205 ) # (GND)))))
// \Mult0|auto_generated|add41_result[103]~207  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT13  & (!\Mult0|auto_generated|mac_out24~DATAOUT31  & !\Mult0|auto_generated|add41_result[102]~205 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT13  & 
// ((!\Mult0|auto_generated|add41_result[102]~205 ) # (!\Mult0|auto_generated|mac_out24~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out24~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[102]~205 ),
	.combout(\Mult0|auto_generated|add41_result[103]~206_combout ),
	.cout(\Mult0|auto_generated|add41_result[103]~207 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[103]~206 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add41_result[103]~206 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[121]~242 (
// Equation(s):
// \Mult0|auto_generated|add33_result[121]~242_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT13  & ((\Mult0|auto_generated|mac_out26~DATAOUT31  & (\Mult0|auto_generated|add33_result[120]~241  & VCC)) # (!\Mult0|auto_generated|mac_out26~DATAOUT31  & 
// (!\Mult0|auto_generated|add33_result[120]~241 )))) # (!\Mult0|auto_generated|mac_out28~DATAOUT13  & ((\Mult0|auto_generated|mac_out26~DATAOUT31  & (!\Mult0|auto_generated|add33_result[120]~241 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT31  & 
// ((\Mult0|auto_generated|add33_result[120]~241 ) # (GND)))))
// \Mult0|auto_generated|add33_result[121]~243  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT13  & (!\Mult0|auto_generated|mac_out26~DATAOUT31  & !\Mult0|auto_generated|add33_result[120]~241 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT13  & 
// ((!\Mult0|auto_generated|add33_result[120]~241 ) # (!\Mult0|auto_generated|mac_out26~DATAOUT31 ))))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[120]~241 ),
	.combout(\Mult0|auto_generated|add33_result[121]~242_combout ),
	.cout(\Mult0|auto_generated|add33_result[121]~243 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[121]~242 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[121]~242 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N20
fiftyfivenm_lcell_comb \reg_sum[139]~385 (
// Equation(s):
// \reg_sum[139]~385_combout  = (\Mult0|auto_generated|add41_result[103]~206_combout  & ((\Mult0|auto_generated|add33_result[121]~242_combout  & (\reg_sum[138]~384  & VCC)) # (!\Mult0|auto_generated|add33_result[121]~242_combout  & (!\reg_sum[138]~384 )))) # 
// (!\Mult0|auto_generated|add41_result[103]~206_combout  & ((\Mult0|auto_generated|add33_result[121]~242_combout  & (!\reg_sum[138]~384 )) # (!\Mult0|auto_generated|add33_result[121]~242_combout  & ((\reg_sum[138]~384 ) # (GND)))))
// \reg_sum[139]~386  = CARRY((\Mult0|auto_generated|add41_result[103]~206_combout  & (!\Mult0|auto_generated|add33_result[121]~242_combout  & !\reg_sum[138]~384 )) # (!\Mult0|auto_generated|add41_result[103]~206_combout  & ((!\reg_sum[138]~384 ) # 
// (!\Mult0|auto_generated|add33_result[121]~242_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[103]~206_combout ),
	.datab(\Mult0|auto_generated|add33_result[121]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[138]~384 ),
	.combout(\reg_sum[139]~385_combout ),
	.cout(\reg_sum[139]~386 ));
// synopsys translate_off
defparam \reg_sum[139]~385 .lut_mask = 16'h9617;
defparam \reg_sum[139]~385 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N21
dffeas \reg_sum[139] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[139]~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[139]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[139] .is_wysiwyg = "true";
defparam \reg_sum[139] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[104]~208 (
// Equation(s):
// \Mult0|auto_generated|add41_result[104]~208_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT32  & (\Mult0|auto_generated|add41_result[103]~207  $ (GND))) # (!\Mult0|auto_generated|mac_out26~DATAOUT32  & (!\Mult0|auto_generated|add41_result[103]~207  & 
// VCC))
// \Mult0|auto_generated|add41_result[104]~209  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT32  & !\Mult0|auto_generated|add41_result[103]~207 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[103]~207 ),
	.combout(\Mult0|auto_generated|add41_result[104]~208_combout ),
	.cout(\Mult0|auto_generated|add41_result[104]~209 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[104]~208 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add41_result[104]~208 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[122]~244 (
// Equation(s):
// \Mult0|auto_generated|add33_result[122]~244_combout  = ((\Mult0|auto_generated|mac_out28~DATAOUT14  $ (\Mult0|auto_generated|mac_out30~DATAOUT14  $ (!\Mult0|auto_generated|add33_result[121]~243 )))) # (GND)
// \Mult0|auto_generated|add33_result[122]~245  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT14  & ((\Mult0|auto_generated|mac_out30~DATAOUT14 ) # (!\Mult0|auto_generated|add33_result[121]~243 ))) # (!\Mult0|auto_generated|mac_out28~DATAOUT14  & 
// (\Mult0|auto_generated|mac_out30~DATAOUT14  & !\Mult0|auto_generated|add33_result[121]~243 )))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT14 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[121]~243 ),
	.combout(\Mult0|auto_generated|add33_result[122]~244_combout ),
	.cout(\Mult0|auto_generated|add33_result[122]~245 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[122]~244 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[122]~244 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N22
fiftyfivenm_lcell_comb \reg_sum[140]~387 (
// Equation(s):
// \reg_sum[140]~387_combout  = ((\Mult0|auto_generated|add41_result[104]~208_combout  $ (\Mult0|auto_generated|add33_result[122]~244_combout  $ (!\reg_sum[139]~386 )))) # (GND)
// \reg_sum[140]~388  = CARRY((\Mult0|auto_generated|add41_result[104]~208_combout  & ((\Mult0|auto_generated|add33_result[122]~244_combout ) # (!\reg_sum[139]~386 ))) # (!\Mult0|auto_generated|add41_result[104]~208_combout  & 
// (\Mult0|auto_generated|add33_result[122]~244_combout  & !\reg_sum[139]~386 )))

	.dataa(\Mult0|auto_generated|add41_result[104]~208_combout ),
	.datab(\Mult0|auto_generated|add33_result[122]~244_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[139]~386 ),
	.combout(\reg_sum[140]~387_combout ),
	.cout(\reg_sum[140]~388 ));
// synopsys translate_off
defparam \reg_sum[140]~387 .lut_mask = 16'h698E;
defparam \reg_sum[140]~387 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N23
dffeas \reg_sum[140] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[140]~387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[140]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[140] .is_wysiwyg = "true";
defparam \reg_sum[140] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[123]~246 (
// Equation(s):
// \Mult0|auto_generated|add33_result[123]~246_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT15  & ((\Mult0|auto_generated|mac_out30~DATAOUT15  & (\Mult0|auto_generated|add33_result[122]~245  & VCC)) # (!\Mult0|auto_generated|mac_out30~DATAOUT15  & 
// (!\Mult0|auto_generated|add33_result[122]~245 )))) # (!\Mult0|auto_generated|mac_out28~DATAOUT15  & ((\Mult0|auto_generated|mac_out30~DATAOUT15  & (!\Mult0|auto_generated|add33_result[122]~245 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT15  & 
// ((\Mult0|auto_generated|add33_result[122]~245 ) # (GND)))))
// \Mult0|auto_generated|add33_result[123]~247  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT15  & (!\Mult0|auto_generated|mac_out30~DATAOUT15  & !\Mult0|auto_generated|add33_result[122]~245 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT15  & 
// ((!\Mult0|auto_generated|add33_result[122]~245 ) # (!\Mult0|auto_generated|mac_out30~DATAOUT15 ))))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT15 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[122]~245 ),
	.combout(\Mult0|auto_generated|add33_result[123]~246_combout ),
	.cout(\Mult0|auto_generated|add33_result[123]~247 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[123]~246 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[123]~246 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[105]~210 (
// Equation(s):
// \Mult0|auto_generated|add41_result[105]~210_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT33  & (!\Mult0|auto_generated|add41_result[104]~209 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT33  & ((\Mult0|auto_generated|add41_result[104]~209 ) # 
// (GND)))
// \Mult0|auto_generated|add41_result[105]~211  = CARRY((!\Mult0|auto_generated|add41_result[104]~209 ) # (!\Mult0|auto_generated|mac_out26~DATAOUT33 ))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT33 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[104]~209 ),
	.combout(\Mult0|auto_generated|add41_result[105]~210_combout ),
	.cout(\Mult0|auto_generated|add41_result[105]~211 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[105]~210 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[105]~210 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N24
fiftyfivenm_lcell_comb \reg_sum[141]~389 (
// Equation(s):
// \reg_sum[141]~389_combout  = (\Mult0|auto_generated|add33_result[123]~246_combout  & ((\Mult0|auto_generated|add41_result[105]~210_combout  & (\reg_sum[140]~388  & VCC)) # (!\Mult0|auto_generated|add41_result[105]~210_combout  & (!\reg_sum[140]~388 )))) # 
// (!\Mult0|auto_generated|add33_result[123]~246_combout  & ((\Mult0|auto_generated|add41_result[105]~210_combout  & (!\reg_sum[140]~388 )) # (!\Mult0|auto_generated|add41_result[105]~210_combout  & ((\reg_sum[140]~388 ) # (GND)))))
// \reg_sum[141]~390  = CARRY((\Mult0|auto_generated|add33_result[123]~246_combout  & (!\Mult0|auto_generated|add41_result[105]~210_combout  & !\reg_sum[140]~388 )) # (!\Mult0|auto_generated|add33_result[123]~246_combout  & ((!\reg_sum[140]~388 ) # 
// (!\Mult0|auto_generated|add41_result[105]~210_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[123]~246_combout ),
	.datab(\Mult0|auto_generated|add41_result[105]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[140]~388 ),
	.combout(\reg_sum[141]~389_combout ),
	.cout(\reg_sum[141]~390 ));
// synopsys translate_off
defparam \reg_sum[141]~389 .lut_mask = 16'h9617;
defparam \reg_sum[141]~389 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N25
dffeas \reg_sum[141] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[141]~389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[141]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[141] .is_wysiwyg = "true";
defparam \reg_sum[141] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[106]~212 (
// Equation(s):
// \Mult0|auto_generated|add41_result[106]~212_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT34  & (\Mult0|auto_generated|add41_result[105]~211  $ (GND))) # (!\Mult0|auto_generated|mac_out26~DATAOUT34  & (!\Mult0|auto_generated|add41_result[105]~211  & 
// VCC))
// \Mult0|auto_generated|add41_result[106]~213  = CARRY((\Mult0|auto_generated|mac_out26~DATAOUT34  & !\Mult0|auto_generated|add41_result[105]~211 ))

	.dataa(\Mult0|auto_generated|mac_out26~DATAOUT34 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[105]~211 ),
	.combout(\Mult0|auto_generated|add41_result[106]~212_combout ),
	.cout(\Mult0|auto_generated|add41_result[106]~213 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[106]~212 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[106]~212 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[124]~248 (
// Equation(s):
// \Mult0|auto_generated|add33_result[124]~248_combout  = ((\Mult0|auto_generated|mac_out28~DATAOUT16  $ (\Mult0|auto_generated|mac_out30~DATAOUT16  $ (!\Mult0|auto_generated|add33_result[123]~247 )))) # (GND)
// \Mult0|auto_generated|add33_result[124]~249  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT16  & ((\Mult0|auto_generated|mac_out30~DATAOUT16 ) # (!\Mult0|auto_generated|add33_result[123]~247 ))) # (!\Mult0|auto_generated|mac_out28~DATAOUT16  & 
// (\Mult0|auto_generated|mac_out30~DATAOUT16  & !\Mult0|auto_generated|add33_result[123]~247 )))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT16 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[123]~247 ),
	.combout(\Mult0|auto_generated|add33_result[124]~248_combout ),
	.cout(\Mult0|auto_generated|add33_result[124]~249 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[124]~248 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[124]~248 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N26
fiftyfivenm_lcell_comb \reg_sum[142]~391 (
// Equation(s):
// \reg_sum[142]~391_combout  = ((\Mult0|auto_generated|add41_result[106]~212_combout  $ (\Mult0|auto_generated|add33_result[124]~248_combout  $ (!\reg_sum[141]~390 )))) # (GND)
// \reg_sum[142]~392  = CARRY((\Mult0|auto_generated|add41_result[106]~212_combout  & ((\Mult0|auto_generated|add33_result[124]~248_combout ) # (!\reg_sum[141]~390 ))) # (!\Mult0|auto_generated|add41_result[106]~212_combout  & 
// (\Mult0|auto_generated|add33_result[124]~248_combout  & !\reg_sum[141]~390 )))

	.dataa(\Mult0|auto_generated|add41_result[106]~212_combout ),
	.datab(\Mult0|auto_generated|add33_result[124]~248_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[141]~390 ),
	.combout(\reg_sum[142]~391_combout ),
	.cout(\reg_sum[142]~392 ));
// synopsys translate_off
defparam \reg_sum[142]~391 .lut_mask = 16'h698E;
defparam \reg_sum[142]~391 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N27
dffeas \reg_sum[142] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[142]~391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[142]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[142] .is_wysiwyg = "true";
defparam \reg_sum[142] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[107]~214 (
// Equation(s):
// \Mult0|auto_generated|add41_result[107]~214_combout  = (\Mult0|auto_generated|mac_out26~DATAOUT35  & (!\Mult0|auto_generated|add41_result[106]~213 )) # (!\Mult0|auto_generated|mac_out26~DATAOUT35  & ((\Mult0|auto_generated|add41_result[106]~213 ) # 
// (GND)))
// \Mult0|auto_generated|add41_result[107]~215  = CARRY((!\Mult0|auto_generated|add41_result[106]~213 ) # (!\Mult0|auto_generated|mac_out26~DATAOUT35 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out26~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[106]~213 ),
	.combout(\Mult0|auto_generated|add41_result[107]~214_combout ),
	.cout(\Mult0|auto_generated|add41_result[107]~215 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[107]~214 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|add41_result[107]~214 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[125]~250 (
// Equation(s):
// \Mult0|auto_generated|add33_result[125]~250_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT17  & ((\Mult0|auto_generated|mac_out30~DATAOUT17  & (\Mult0|auto_generated|add33_result[124]~249  & VCC)) # (!\Mult0|auto_generated|mac_out30~DATAOUT17  & 
// (!\Mult0|auto_generated|add33_result[124]~249 )))) # (!\Mult0|auto_generated|mac_out28~DATAOUT17  & ((\Mult0|auto_generated|mac_out30~DATAOUT17  & (!\Mult0|auto_generated|add33_result[124]~249 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT17  & 
// ((\Mult0|auto_generated|add33_result[124]~249 ) # (GND)))))
// \Mult0|auto_generated|add33_result[125]~251  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT17  & (!\Mult0|auto_generated|mac_out30~DATAOUT17  & !\Mult0|auto_generated|add33_result[124]~249 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT17  & 
// ((!\Mult0|auto_generated|add33_result[124]~249 ) # (!\Mult0|auto_generated|mac_out30~DATAOUT17 ))))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT17 ),
	.datab(\Mult0|auto_generated|mac_out30~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[124]~249 ),
	.combout(\Mult0|auto_generated|add33_result[125]~250_combout ),
	.cout(\Mult0|auto_generated|add33_result[125]~251 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[125]~250 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[125]~250 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N28
fiftyfivenm_lcell_comb \reg_sum[143]~393 (
// Equation(s):
// \reg_sum[143]~393_combout  = (\Mult0|auto_generated|add41_result[107]~214_combout  & ((\Mult0|auto_generated|add33_result[125]~250_combout  & (\reg_sum[142]~392  & VCC)) # (!\Mult0|auto_generated|add33_result[125]~250_combout  & (!\reg_sum[142]~392 )))) # 
// (!\Mult0|auto_generated|add41_result[107]~214_combout  & ((\Mult0|auto_generated|add33_result[125]~250_combout  & (!\reg_sum[142]~392 )) # (!\Mult0|auto_generated|add33_result[125]~250_combout  & ((\reg_sum[142]~392 ) # (GND)))))
// \reg_sum[143]~394  = CARRY((\Mult0|auto_generated|add41_result[107]~214_combout  & (!\Mult0|auto_generated|add33_result[125]~250_combout  & !\reg_sum[142]~392 )) # (!\Mult0|auto_generated|add41_result[107]~214_combout  & ((!\reg_sum[142]~392 ) # 
// (!\Mult0|auto_generated|add33_result[125]~250_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[107]~214_combout ),
	.datab(\Mult0|auto_generated|add33_result[125]~250_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[142]~392 ),
	.combout(\reg_sum[143]~393_combout ),
	.cout(\reg_sum[143]~394 ));
// synopsys translate_off
defparam \reg_sum[143]~393 .lut_mask = 16'h9617;
defparam \reg_sum[143]~393 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N29
dffeas \reg_sum[143] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[143]~393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[143]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[143] .is_wysiwyg = "true";
defparam \reg_sum[143] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X68_Y18_N0
fiftyfivenm_mac_mult \Mult0|auto_generated|mac_mult31 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clock~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,gnd,gnd,gnd,gnd}),
	.datab({\Add0~256_combout ,\Add0~254_combout ,\Add0~252_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult31_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult31 .dataa_clock = "0";
defparam \Mult0|auto_generated|mac_mult31 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult31 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult31 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult31 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult31 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y18_N2
fiftyfivenm_mac_out \Mult0|auto_generated|mac_out32 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult31~DATAOUT16 ,\Mult0|auto_generated|mac_mult31~DATAOUT15 ,\Mult0|auto_generated|mac_mult31~DATAOUT14 ,\Mult0|auto_generated|mac_mult31~DATAOUT13 ,\Mult0|auto_generated|mac_mult31~DATAOUT12 ,
\Mult0|auto_generated|mac_mult31~DATAOUT11 ,\Mult0|auto_generated|mac_mult31~DATAOUT10 ,\Mult0|auto_generated|mac_mult31~DATAOUT9 ,\Mult0|auto_generated|mac_mult31~DATAOUT8 ,\Mult0|auto_generated|mac_mult31~DATAOUT7 ,\Mult0|auto_generated|mac_mult31~DATAOUT6 ,
\Mult0|auto_generated|mac_mult31~DATAOUT5 ,\Mult0|auto_generated|mac_mult31~DATAOUT4 ,\Mult0|auto_generated|mac_mult31~DATAOUT3 ,\Mult0|auto_generated|mac_mult31~DATAOUT2 ,\Mult0|auto_generated|mac_mult31~DATAOUT1 ,\Mult0|auto_generated|mac_mult31~dataout ,
\Mult0|auto_generated|mac_mult31~18 ,\Mult0|auto_generated|mac_mult31~17 ,\Mult0|auto_generated|mac_mult31~16 ,\Mult0|auto_generated|mac_mult31~15 ,\Mult0|auto_generated|mac_mult31~14 ,\Mult0|auto_generated|mac_mult31~13 ,\Mult0|auto_generated|mac_mult31~12 ,
\Mult0|auto_generated|mac_mult31~11 ,\Mult0|auto_generated|mac_mult31~10 ,\Mult0|auto_generated|mac_mult31~9 ,\Mult0|auto_generated|mac_mult31~8 ,\Mult0|auto_generated|mac_mult31~7 ,\Mult0|auto_generated|mac_mult31~6 ,\Mult0|auto_generated|mac_mult31~5 ,
\Mult0|auto_generated|mac_mult31~4 ,\Mult0|auto_generated|mac_mult31~3 ,\Mult0|auto_generated|mac_mult31~2 ,\Mult0|auto_generated|mac_mult31~1 ,\Mult0|auto_generated|mac_mult31~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out32_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out32 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out32 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[126]~252 (
// Equation(s):
// \Mult0|auto_generated|add33_result[126]~252_combout  = ((\Mult0|auto_generated|mac_out30~DATAOUT18  $ (\Mult0|auto_generated|mac_out32~dataout  $ (!\Mult0|auto_generated|add33_result[125]~251 )))) # (GND)
// \Mult0|auto_generated|add33_result[126]~253  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT18  & ((\Mult0|auto_generated|mac_out32~dataout ) # (!\Mult0|auto_generated|add33_result[125]~251 ))) # (!\Mult0|auto_generated|mac_out30~DATAOUT18  & 
// (\Mult0|auto_generated|mac_out32~dataout  & !\Mult0|auto_generated|add33_result[125]~251 )))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT18 ),
	.datab(\Mult0|auto_generated|mac_out32~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[125]~251 ),
	.combout(\Mult0|auto_generated|add33_result[126]~252_combout ),
	.cout(\Mult0|auto_generated|add33_result[126]~253 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[126]~252 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[126]~252 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[108]~216 (
// Equation(s):
// \Mult0|auto_generated|add41_result[108]~216_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT18  & (\Mult0|auto_generated|add41_result[107]~215  $ (GND))) # (!\Mult0|auto_generated|mac_out28~DATAOUT18  & (!\Mult0|auto_generated|add41_result[107]~215  & 
// VCC))
// \Mult0|auto_generated|add41_result[108]~217  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT18  & !\Mult0|auto_generated|add41_result[107]~215 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[107]~215 ),
	.combout(\Mult0|auto_generated|add41_result[108]~216_combout ),
	.cout(\Mult0|auto_generated|add41_result[108]~217 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[108]~216 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[108]~216 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N30
fiftyfivenm_lcell_comb \reg_sum[144]~395 (
// Equation(s):
// \reg_sum[144]~395_combout  = ((\Mult0|auto_generated|add33_result[126]~252_combout  $ (\Mult0|auto_generated|add41_result[108]~216_combout  $ (!\reg_sum[143]~394 )))) # (GND)
// \reg_sum[144]~396  = CARRY((\Mult0|auto_generated|add33_result[126]~252_combout  & ((\Mult0|auto_generated|add41_result[108]~216_combout ) # (!\reg_sum[143]~394 ))) # (!\Mult0|auto_generated|add33_result[126]~252_combout  & 
// (\Mult0|auto_generated|add41_result[108]~216_combout  & !\reg_sum[143]~394 )))

	.dataa(\Mult0|auto_generated|add33_result[126]~252_combout ),
	.datab(\Mult0|auto_generated|add41_result[108]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[143]~394 ),
	.combout(\reg_sum[144]~395_combout ),
	.cout(\reg_sum[144]~396 ));
// synopsys translate_off
defparam \reg_sum[144]~395 .lut_mask = 16'h698E;
defparam \reg_sum[144]~395 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y23_N31
dffeas \reg_sum[144] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[144]~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[144]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[144] .is_wysiwyg = "true";
defparam \reg_sum[144] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[127]~254 (
// Equation(s):
// \Mult0|auto_generated|add33_result[127]~254_combout  = (\Mult0|auto_generated|mac_out30~DATAOUT19  & ((\Mult0|auto_generated|mac_out32~DATAOUT1  & (\Mult0|auto_generated|add33_result[126]~253  & VCC)) # (!\Mult0|auto_generated|mac_out32~DATAOUT1  & 
// (!\Mult0|auto_generated|add33_result[126]~253 )))) # (!\Mult0|auto_generated|mac_out30~DATAOUT19  & ((\Mult0|auto_generated|mac_out32~DATAOUT1  & (!\Mult0|auto_generated|add33_result[126]~253 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT1  & 
// ((\Mult0|auto_generated|add33_result[126]~253 ) # (GND)))))
// \Mult0|auto_generated|add33_result[127]~255  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT19  & (!\Mult0|auto_generated|mac_out32~DATAOUT1  & !\Mult0|auto_generated|add33_result[126]~253 )) # (!\Mult0|auto_generated|mac_out30~DATAOUT19  & 
// ((!\Mult0|auto_generated|add33_result[126]~253 ) # (!\Mult0|auto_generated|mac_out32~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[126]~253 ),
	.combout(\Mult0|auto_generated|add33_result[127]~254_combout ),
	.cout(\Mult0|auto_generated|add33_result[127]~255 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[127]~254 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[127]~254 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[109]~218 (
// Equation(s):
// \Mult0|auto_generated|add41_result[109]~218_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT19  & (!\Mult0|auto_generated|add41_result[108]~217 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT19  & ((\Mult0|auto_generated|add41_result[108]~217 ) # 
// (GND)))
// \Mult0|auto_generated|add41_result[109]~219  = CARRY((!\Mult0|auto_generated|add41_result[108]~217 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT19 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[108]~217 ),
	.combout(\Mult0|auto_generated|add41_result[109]~218_combout ),
	.cout(\Mult0|auto_generated|add41_result[109]~219 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[109]~218 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add41_result[109]~218 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N0
fiftyfivenm_lcell_comb \reg_sum[145]~397 (
// Equation(s):
// \reg_sum[145]~397_combout  = (\Mult0|auto_generated|add33_result[127]~254_combout  & ((\Mult0|auto_generated|add41_result[109]~218_combout  & (\reg_sum[144]~396  & VCC)) # (!\Mult0|auto_generated|add41_result[109]~218_combout  & (!\reg_sum[144]~396 )))) # 
// (!\Mult0|auto_generated|add33_result[127]~254_combout  & ((\Mult0|auto_generated|add41_result[109]~218_combout  & (!\reg_sum[144]~396 )) # (!\Mult0|auto_generated|add41_result[109]~218_combout  & ((\reg_sum[144]~396 ) # (GND)))))
// \reg_sum[145]~398  = CARRY((\Mult0|auto_generated|add33_result[127]~254_combout  & (!\Mult0|auto_generated|add41_result[109]~218_combout  & !\reg_sum[144]~396 )) # (!\Mult0|auto_generated|add33_result[127]~254_combout  & ((!\reg_sum[144]~396 ) # 
// (!\Mult0|auto_generated|add41_result[109]~218_combout ))))

	.dataa(\Mult0|auto_generated|add33_result[127]~254_combout ),
	.datab(\Mult0|auto_generated|add41_result[109]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[144]~396 ),
	.combout(\reg_sum[145]~397_combout ),
	.cout(\reg_sum[145]~398 ));
// synopsys translate_off
defparam \reg_sum[145]~397 .lut_mask = 16'h9617;
defparam \reg_sum[145]~397 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N1
dffeas \reg_sum[145] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[145]~397_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[145]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[145] .is_wysiwyg = "true";
defparam \reg_sum[145] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[110]~220 (
// Equation(s):
// \Mult0|auto_generated|add41_result[110]~220_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT20  & (\Mult0|auto_generated|add41_result[109]~219  $ (GND))) # (!\Mult0|auto_generated|mac_out28~DATAOUT20  & (!\Mult0|auto_generated|add41_result[109]~219  & 
// VCC))
// \Mult0|auto_generated|add41_result[110]~221  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT20  & !\Mult0|auto_generated|add41_result[109]~219 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add41_result[109]~219 ),
	.combout(\Mult0|auto_generated|add41_result[110]~220_combout ),
	.cout(\Mult0|auto_generated|add41_result[110]~221 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[110]~220 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add41_result[110]~220 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[128]~256 (
// Equation(s):
// \Mult0|auto_generated|add33_result[128]~256_combout  = ((\Mult0|auto_generated|mac_out30~DATAOUT20  $ (\Mult0|auto_generated|mac_out32~DATAOUT2  $ (!\Mult0|auto_generated|add33_result[127]~255 )))) # (GND)
// \Mult0|auto_generated|add33_result[128]~257  = CARRY((\Mult0|auto_generated|mac_out30~DATAOUT20  & ((\Mult0|auto_generated|mac_out32~DATAOUT2 ) # (!\Mult0|auto_generated|add33_result[127]~255 ))) # (!\Mult0|auto_generated|mac_out30~DATAOUT20  & 
// (\Mult0|auto_generated|mac_out32~DATAOUT2  & !\Mult0|auto_generated|add33_result[127]~255 )))

	.dataa(\Mult0|auto_generated|mac_out30~DATAOUT20 ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[127]~255 ),
	.combout(\Mult0|auto_generated|add33_result[128]~256_combout ),
	.cout(\Mult0|auto_generated|add33_result[128]~257 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[128]~256 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|add33_result[128]~256 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N2
fiftyfivenm_lcell_comb \reg_sum[146]~399 (
// Equation(s):
// \reg_sum[146]~399_combout  = ((\Mult0|auto_generated|add41_result[110]~220_combout  $ (\Mult0|auto_generated|add33_result[128]~256_combout  $ (!\reg_sum[145]~398 )))) # (GND)
// \reg_sum[146]~400  = CARRY((\Mult0|auto_generated|add41_result[110]~220_combout  & ((\Mult0|auto_generated|add33_result[128]~256_combout ) # (!\reg_sum[145]~398 ))) # (!\Mult0|auto_generated|add41_result[110]~220_combout  & 
// (\Mult0|auto_generated|add33_result[128]~256_combout  & !\reg_sum[145]~398 )))

	.dataa(\Mult0|auto_generated|add41_result[110]~220_combout ),
	.datab(\Mult0|auto_generated|add33_result[128]~256_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[145]~398 ),
	.combout(\reg_sum[146]~399_combout ),
	.cout(\reg_sum[146]~400 ));
// synopsys translate_off
defparam \reg_sum[146]~399 .lut_mask = 16'h698E;
defparam \reg_sum[146]~399 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N3
dffeas \reg_sum[146] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[146]~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[146]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[146] .is_wysiwyg = "true";
defparam \reg_sum[146] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N30
fiftyfivenm_lcell_comb \Mult0|auto_generated|add41_result[111]~222 (
// Equation(s):
// \Mult0|auto_generated|add41_result[111]~222_combout  = \Mult0|auto_generated|add41_result[110]~221 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mult0|auto_generated|add41_result[110]~221 ),
	.combout(\Mult0|auto_generated|add41_result[111]~222_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|add41_result[111]~222 .lut_mask = 16'hF0F0;
defparam \Mult0|auto_generated|add41_result[111]~222 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[129]~258 (
// Equation(s):
// \Mult0|auto_generated|add33_result[129]~258_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT21  & ((\Mult0|auto_generated|mac_out32~DATAOUT3  & (\Mult0|auto_generated|add33_result[128]~257  & VCC)) # (!\Mult0|auto_generated|mac_out32~DATAOUT3  & 
// (!\Mult0|auto_generated|add33_result[128]~257 )))) # (!\Mult0|auto_generated|mac_out28~DATAOUT21  & ((\Mult0|auto_generated|mac_out32~DATAOUT3  & (!\Mult0|auto_generated|add33_result[128]~257 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT3  & 
// ((\Mult0|auto_generated|add33_result[128]~257 ) # (GND)))))
// \Mult0|auto_generated|add33_result[129]~259  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT21  & (!\Mult0|auto_generated|mac_out32~DATAOUT3  & !\Mult0|auto_generated|add33_result[128]~257 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT21  & 
// ((!\Mult0|auto_generated|add33_result[128]~257 ) # (!\Mult0|auto_generated|mac_out32~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[128]~257 ),
	.combout(\Mult0|auto_generated|add33_result[129]~258_combout ),
	.cout(\Mult0|auto_generated|add33_result[129]~259 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[129]~258 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|add33_result[129]~258 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N4
fiftyfivenm_lcell_comb \reg_sum[147]~401 (
// Equation(s):
// \reg_sum[147]~401_combout  = (\Mult0|auto_generated|add41_result[111]~222_combout  & ((\Mult0|auto_generated|add33_result[129]~258_combout  & (\reg_sum[146]~400  & VCC)) # (!\Mult0|auto_generated|add33_result[129]~258_combout  & (!\reg_sum[146]~400 )))) # 
// (!\Mult0|auto_generated|add41_result[111]~222_combout  & ((\Mult0|auto_generated|add33_result[129]~258_combout  & (!\reg_sum[146]~400 )) # (!\Mult0|auto_generated|add33_result[129]~258_combout  & ((\reg_sum[146]~400 ) # (GND)))))
// \reg_sum[147]~402  = CARRY((\Mult0|auto_generated|add41_result[111]~222_combout  & (!\Mult0|auto_generated|add33_result[129]~258_combout  & !\reg_sum[146]~400 )) # (!\Mult0|auto_generated|add41_result[111]~222_combout  & ((!\reg_sum[146]~400 ) # 
// (!\Mult0|auto_generated|add33_result[129]~258_combout ))))

	.dataa(\Mult0|auto_generated|add41_result[111]~222_combout ),
	.datab(\Mult0|auto_generated|add33_result[129]~258_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[146]~400 ),
	.combout(\reg_sum[147]~401_combout ),
	.cout(\reg_sum[147]~402 ));
// synopsys translate_off
defparam \reg_sum[147]~401 .lut_mask = 16'h9617;
defparam \reg_sum[147]~401 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N5
dffeas \reg_sum[147] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[147]~401_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[147]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[147] .is_wysiwyg = "true";
defparam \reg_sum[147] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N8
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[130]~260 (
// Equation(s):
// \Mult0|auto_generated|add33_result[130]~260_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT22  & (\Mult0|auto_generated|add33_result[129]~259  $ (GND))) # (!\Mult0|auto_generated|mac_out28~DATAOUT22  & (!\Mult0|auto_generated|add33_result[129]~259  & 
// VCC))
// \Mult0|auto_generated|add33_result[130]~261  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT22  & !\Mult0|auto_generated|add33_result[129]~259 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[129]~259 ),
	.combout(\Mult0|auto_generated|add33_result[130]~260_combout ),
	.cout(\Mult0|auto_generated|add33_result[130]~261 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[130]~260 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add33_result[130]~260 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N6
fiftyfivenm_lcell_comb \reg_sum[148]~403 (
// Equation(s):
// \reg_sum[148]~403_combout  = ((\Mult0|auto_generated|add33_result[130]~260_combout  $ (\Mult0|auto_generated|mac_out32~DATAOUT4  $ (!\reg_sum[147]~402 )))) # (GND)
// \reg_sum[148]~404  = CARRY((\Mult0|auto_generated|add33_result[130]~260_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT4 ) # (!\reg_sum[147]~402 ))) # (!\Mult0|auto_generated|add33_result[130]~260_combout  & (\Mult0|auto_generated|mac_out32~DATAOUT4  
// & !\reg_sum[147]~402 )))

	.dataa(\Mult0|auto_generated|add33_result[130]~260_combout ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[147]~402 ),
	.combout(\reg_sum[148]~403_combout ),
	.cout(\reg_sum[148]~404 ));
// synopsys translate_off
defparam \reg_sum[148]~403 .lut_mask = 16'h698E;
defparam \reg_sum[148]~403 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N7
dffeas \reg_sum[148] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[148]~403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[148]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[148] .is_wysiwyg = "true";
defparam \reg_sum[148] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[131]~262 (
// Equation(s):
// \Mult0|auto_generated|add33_result[131]~262_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT23  & (!\Mult0|auto_generated|add33_result[130]~261 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT23  & ((\Mult0|auto_generated|add33_result[130]~261 ) # 
// (GND)))
// \Mult0|auto_generated|add33_result[131]~263  = CARRY((!\Mult0|auto_generated|add33_result[130]~261 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT23 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[130]~261 ),
	.combout(\Mult0|auto_generated|add33_result[131]~262_combout ),
	.cout(\Mult0|auto_generated|add33_result[131]~263 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[131]~262 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add33_result[131]~262 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N8
fiftyfivenm_lcell_comb \reg_sum[149]~405 (
// Equation(s):
// \reg_sum[149]~405_combout  = (\Mult0|auto_generated|add33_result[131]~262_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT5  & (\reg_sum[148]~404  & VCC)) # (!\Mult0|auto_generated|mac_out32~DATAOUT5  & (!\reg_sum[148]~404 )))) # 
// (!\Mult0|auto_generated|add33_result[131]~262_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT5  & (!\reg_sum[148]~404 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT5  & ((\reg_sum[148]~404 ) # (GND)))))
// \reg_sum[149]~406  = CARRY((\Mult0|auto_generated|add33_result[131]~262_combout  & (!\Mult0|auto_generated|mac_out32~DATAOUT5  & !\reg_sum[148]~404 )) # (!\Mult0|auto_generated|add33_result[131]~262_combout  & ((!\reg_sum[148]~404 ) # 
// (!\Mult0|auto_generated|mac_out32~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|add33_result[131]~262_combout ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[148]~404 ),
	.combout(\reg_sum[149]~405_combout ),
	.cout(\reg_sum[149]~406 ));
// synopsys translate_off
defparam \reg_sum[149]~405 .lut_mask = 16'h9617;
defparam \reg_sum[149]~405 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N9
dffeas \reg_sum[149] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[149]~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[149]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[149] .is_wysiwyg = "true";
defparam \reg_sum[149] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[132]~264 (
// Equation(s):
// \Mult0|auto_generated|add33_result[132]~264_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT24  & (\Mult0|auto_generated|add33_result[131]~263  $ (GND))) # (!\Mult0|auto_generated|mac_out28~DATAOUT24  & (!\Mult0|auto_generated|add33_result[131]~263  & 
// VCC))
// \Mult0|auto_generated|add33_result[132]~265  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT24  & !\Mult0|auto_generated|add33_result[131]~263 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[131]~263 ),
	.combout(\Mult0|auto_generated|add33_result[132]~264_combout ),
	.cout(\Mult0|auto_generated|add33_result[132]~265 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[132]~264 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add33_result[132]~264 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N10
fiftyfivenm_lcell_comb \reg_sum[150]~407 (
// Equation(s):
// \reg_sum[150]~407_combout  = ((\Mult0|auto_generated|add33_result[132]~264_combout  $ (\Mult0|auto_generated|mac_out32~DATAOUT6  $ (!\reg_sum[149]~406 )))) # (GND)
// \reg_sum[150]~408  = CARRY((\Mult0|auto_generated|add33_result[132]~264_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT6 ) # (!\reg_sum[149]~406 ))) # (!\Mult0|auto_generated|add33_result[132]~264_combout  & (\Mult0|auto_generated|mac_out32~DATAOUT6  
// & !\reg_sum[149]~406 )))

	.dataa(\Mult0|auto_generated|add33_result[132]~264_combout ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[149]~406 ),
	.combout(\reg_sum[150]~407_combout ),
	.cout(\reg_sum[150]~408 ));
// synopsys translate_off
defparam \reg_sum[150]~407 .lut_mask = 16'h698E;
defparam \reg_sum[150]~407 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N11
dffeas \reg_sum[150] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[150]~407_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[150]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[150] .is_wysiwyg = "true";
defparam \reg_sum[150] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[133]~266 (
// Equation(s):
// \Mult0|auto_generated|add33_result[133]~266_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT25  & (!\Mult0|auto_generated|add33_result[132]~265 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT25  & ((\Mult0|auto_generated|add33_result[132]~265 ) # 
// (GND)))
// \Mult0|auto_generated|add33_result[133]~267  = CARRY((!\Mult0|auto_generated|add33_result[132]~265 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT25 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT25 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[132]~265 ),
	.combout(\Mult0|auto_generated|add33_result[133]~266_combout ),
	.cout(\Mult0|auto_generated|add33_result[133]~267 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[133]~266 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add33_result[133]~266 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N12
fiftyfivenm_lcell_comb \reg_sum[151]~409 (
// Equation(s):
// \reg_sum[151]~409_combout  = (\Mult0|auto_generated|add33_result[133]~266_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT7  & (\reg_sum[150]~408  & VCC)) # (!\Mult0|auto_generated|mac_out32~DATAOUT7  & (!\reg_sum[150]~408 )))) # 
// (!\Mult0|auto_generated|add33_result[133]~266_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT7  & (!\reg_sum[150]~408 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT7  & ((\reg_sum[150]~408 ) # (GND)))))
// \reg_sum[151]~410  = CARRY((\Mult0|auto_generated|add33_result[133]~266_combout  & (!\Mult0|auto_generated|mac_out32~DATAOUT7  & !\reg_sum[150]~408 )) # (!\Mult0|auto_generated|add33_result[133]~266_combout  & ((!\reg_sum[150]~408 ) # 
// (!\Mult0|auto_generated|mac_out32~DATAOUT7 ))))

	.dataa(\Mult0|auto_generated|add33_result[133]~266_combout ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[150]~408 ),
	.combout(\reg_sum[151]~409_combout ),
	.cout(\reg_sum[151]~410 ));
// synopsys translate_off
defparam \reg_sum[151]~409 .lut_mask = 16'h9617;
defparam \reg_sum[151]~409 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N13
dffeas \reg_sum[151] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[151]~409_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[151]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[151] .is_wysiwyg = "true";
defparam \reg_sum[151] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[134]~268 (
// Equation(s):
// \Mult0|auto_generated|add33_result[134]~268_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT26  & (\Mult0|auto_generated|add33_result[133]~267  $ (GND))) # (!\Mult0|auto_generated|mac_out28~DATAOUT26  & (!\Mult0|auto_generated|add33_result[133]~267  & 
// VCC))
// \Mult0|auto_generated|add33_result[134]~269  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT26  & !\Mult0|auto_generated|add33_result[133]~267 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[133]~267 ),
	.combout(\Mult0|auto_generated|add33_result[134]~268_combout ),
	.cout(\Mult0|auto_generated|add33_result[134]~269 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[134]~268 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add33_result[134]~268 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N14
fiftyfivenm_lcell_comb \reg_sum[152]~411 (
// Equation(s):
// \reg_sum[152]~411_combout  = ((\Mult0|auto_generated|add33_result[134]~268_combout  $ (\Mult0|auto_generated|mac_out32~DATAOUT8  $ (!\reg_sum[151]~410 )))) # (GND)
// \reg_sum[152]~412  = CARRY((\Mult0|auto_generated|add33_result[134]~268_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT8 ) # (!\reg_sum[151]~410 ))) # (!\Mult0|auto_generated|add33_result[134]~268_combout  & (\Mult0|auto_generated|mac_out32~DATAOUT8  
// & !\reg_sum[151]~410 )))

	.dataa(\Mult0|auto_generated|add33_result[134]~268_combout ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[151]~410 ),
	.combout(\reg_sum[152]~411_combout ),
	.cout(\reg_sum[152]~412 ));
// synopsys translate_off
defparam \reg_sum[152]~411 .lut_mask = 16'h698E;
defparam \reg_sum[152]~411 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N15
dffeas \reg_sum[152] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[152]~411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[152]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[152] .is_wysiwyg = "true";
defparam \reg_sum[152] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[135]~270 (
// Equation(s):
// \Mult0|auto_generated|add33_result[135]~270_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT27  & (!\Mult0|auto_generated|add33_result[134]~269 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT27  & ((\Mult0|auto_generated|add33_result[134]~269 ) # 
// (GND)))
// \Mult0|auto_generated|add33_result[135]~271  = CARRY((!\Mult0|auto_generated|add33_result[134]~269 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT27 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[134]~269 ),
	.combout(\Mult0|auto_generated|add33_result[135]~270_combout ),
	.cout(\Mult0|auto_generated|add33_result[135]~271 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[135]~270 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|add33_result[135]~270 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N16
fiftyfivenm_lcell_comb \reg_sum[153]~413 (
// Equation(s):
// \reg_sum[153]~413_combout  = (\Mult0|auto_generated|mac_out32~DATAOUT9  & ((\Mult0|auto_generated|add33_result[135]~270_combout  & (\reg_sum[152]~412  & VCC)) # (!\Mult0|auto_generated|add33_result[135]~270_combout  & (!\reg_sum[152]~412 )))) # 
// (!\Mult0|auto_generated|mac_out32~DATAOUT9  & ((\Mult0|auto_generated|add33_result[135]~270_combout  & (!\reg_sum[152]~412 )) # (!\Mult0|auto_generated|add33_result[135]~270_combout  & ((\reg_sum[152]~412 ) # (GND)))))
// \reg_sum[153]~414  = CARRY((\Mult0|auto_generated|mac_out32~DATAOUT9  & (!\Mult0|auto_generated|add33_result[135]~270_combout  & !\reg_sum[152]~412 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT9  & ((!\reg_sum[152]~412 ) # 
// (!\Mult0|auto_generated|add33_result[135]~270_combout ))))

	.dataa(\Mult0|auto_generated|mac_out32~DATAOUT9 ),
	.datab(\Mult0|auto_generated|add33_result[135]~270_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[152]~412 ),
	.combout(\reg_sum[153]~413_combout ),
	.cout(\reg_sum[153]~414 ));
// synopsys translate_off
defparam \reg_sum[153]~413 .lut_mask = 16'h9617;
defparam \reg_sum[153]~413 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N17
dffeas \reg_sum[153] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[153]~413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[153]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[153] .is_wysiwyg = "true";
defparam \reg_sum[153] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[136]~272 (
// Equation(s):
// \Mult0|auto_generated|add33_result[136]~272_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT28  & (\Mult0|auto_generated|add33_result[135]~271  $ (GND))) # (!\Mult0|auto_generated|mac_out28~DATAOUT28  & (!\Mult0|auto_generated|add33_result[135]~271  & 
// VCC))
// \Mult0|auto_generated|add33_result[136]~273  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT28  & !\Mult0|auto_generated|add33_result[135]~271 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT28 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[135]~271 ),
	.combout(\Mult0|auto_generated|add33_result[136]~272_combout ),
	.cout(\Mult0|auto_generated|add33_result[136]~273 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[136]~272 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|add33_result[136]~272 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N18
fiftyfivenm_lcell_comb \reg_sum[154]~415 (
// Equation(s):
// \reg_sum[154]~415_combout  = ((\Mult0|auto_generated|mac_out32~DATAOUT10  $ (\Mult0|auto_generated|add33_result[136]~272_combout  $ (!\reg_sum[153]~414 )))) # (GND)
// \reg_sum[154]~416  = CARRY((\Mult0|auto_generated|mac_out32~DATAOUT10  & ((\Mult0|auto_generated|add33_result[136]~272_combout ) # (!\reg_sum[153]~414 ))) # (!\Mult0|auto_generated|mac_out32~DATAOUT10  & 
// (\Mult0|auto_generated|add33_result[136]~272_combout  & !\reg_sum[153]~414 )))

	.dataa(\Mult0|auto_generated|mac_out32~DATAOUT10 ),
	.datab(\Mult0|auto_generated|add33_result[136]~272_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[153]~414 ),
	.combout(\reg_sum[154]~415_combout ),
	.cout(\reg_sum[154]~416 ));
// synopsys translate_off
defparam \reg_sum[154]~415 .lut_mask = 16'h698E;
defparam \reg_sum[154]~415 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N19
dffeas \reg_sum[154] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[154]~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[154]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[154] .is_wysiwyg = "true";
defparam \reg_sum[154] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[137]~274 (
// Equation(s):
// \Mult0|auto_generated|add33_result[137]~274_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT29  & (!\Mult0|auto_generated|add33_result[136]~273 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT29  & ((\Mult0|auto_generated|add33_result[136]~273 ) # 
// (GND)))
// \Mult0|auto_generated|add33_result[137]~275  = CARRY((!\Mult0|auto_generated|add33_result[136]~273 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT29 ))

	.dataa(\Mult0|auto_generated|mac_out28~DATAOUT29 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[136]~273 ),
	.combout(\Mult0|auto_generated|add33_result[137]~274_combout ),
	.cout(\Mult0|auto_generated|add33_result[137]~275 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[137]~274 .lut_mask = 16'h5A5F;
defparam \Mult0|auto_generated|add33_result[137]~274 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N20
fiftyfivenm_lcell_comb \reg_sum[155]~417 (
// Equation(s):
// \reg_sum[155]~417_combout  = (\Mult0|auto_generated|mac_out32~DATAOUT11  & ((\Mult0|auto_generated|add33_result[137]~274_combout  & (\reg_sum[154]~416  & VCC)) # (!\Mult0|auto_generated|add33_result[137]~274_combout  & (!\reg_sum[154]~416 )))) # 
// (!\Mult0|auto_generated|mac_out32~DATAOUT11  & ((\Mult0|auto_generated|add33_result[137]~274_combout  & (!\reg_sum[154]~416 )) # (!\Mult0|auto_generated|add33_result[137]~274_combout  & ((\reg_sum[154]~416 ) # (GND)))))
// \reg_sum[155]~418  = CARRY((\Mult0|auto_generated|mac_out32~DATAOUT11  & (!\Mult0|auto_generated|add33_result[137]~274_combout  & !\reg_sum[154]~416 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT11  & ((!\reg_sum[154]~416 ) # 
// (!\Mult0|auto_generated|add33_result[137]~274_combout ))))

	.dataa(\Mult0|auto_generated|mac_out32~DATAOUT11 ),
	.datab(\Mult0|auto_generated|add33_result[137]~274_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[154]~416 ),
	.combout(\reg_sum[155]~417_combout ),
	.cout(\reg_sum[155]~418 ));
// synopsys translate_off
defparam \reg_sum[155]~417 .lut_mask = 16'h9617;
defparam \reg_sum[155]~417 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N21
dffeas \reg_sum[155] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[155]~417_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[155]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[155] .is_wysiwyg = "true";
defparam \reg_sum[155] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[138]~276 (
// Equation(s):
// \Mult0|auto_generated|add33_result[138]~276_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT30  & (\Mult0|auto_generated|add33_result[137]~275  $ (GND))) # (!\Mult0|auto_generated|mac_out28~DATAOUT30  & (!\Mult0|auto_generated|add33_result[137]~275  & 
// VCC))
// \Mult0|auto_generated|add33_result[138]~277  = CARRY((\Mult0|auto_generated|mac_out28~DATAOUT30  & !\Mult0|auto_generated|add33_result[137]~275 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[137]~275 ),
	.combout(\Mult0|auto_generated|add33_result[138]~276_combout ),
	.cout(\Mult0|auto_generated|add33_result[138]~277 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[138]~276 .lut_mask = 16'hC30C;
defparam \Mult0|auto_generated|add33_result[138]~276 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N22
fiftyfivenm_lcell_comb \reg_sum[156]~419 (
// Equation(s):
// \reg_sum[156]~419_combout  = ((\Mult0|auto_generated|mac_out32~DATAOUT12  $ (\Mult0|auto_generated|add33_result[138]~276_combout  $ (!\reg_sum[155]~418 )))) # (GND)
// \reg_sum[156]~420  = CARRY((\Mult0|auto_generated|mac_out32~DATAOUT12  & ((\Mult0|auto_generated|add33_result[138]~276_combout ) # (!\reg_sum[155]~418 ))) # (!\Mult0|auto_generated|mac_out32~DATAOUT12  & 
// (\Mult0|auto_generated|add33_result[138]~276_combout  & !\reg_sum[155]~418 )))

	.dataa(\Mult0|auto_generated|mac_out32~DATAOUT12 ),
	.datab(\Mult0|auto_generated|add33_result[138]~276_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[155]~418 ),
	.combout(\reg_sum[156]~419_combout ),
	.cout(\reg_sum[156]~420 ));
// synopsys translate_off
defparam \reg_sum[156]~419 .lut_mask = 16'h698E;
defparam \reg_sum[156]~419 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N23
dffeas \reg_sum[156] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[156]~419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[156]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[156] .is_wysiwyg = "true";
defparam \reg_sum[156] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[139]~278 (
// Equation(s):
// \Mult0|auto_generated|add33_result[139]~278_combout  = (\Mult0|auto_generated|mac_out28~DATAOUT31  & (!\Mult0|auto_generated|add33_result[138]~277 )) # (!\Mult0|auto_generated|mac_out28~DATAOUT31  & ((\Mult0|auto_generated|add33_result[138]~277 ) # 
// (GND)))
// \Mult0|auto_generated|add33_result[139]~279  = CARRY((!\Mult0|auto_generated|add33_result[138]~277 ) # (!\Mult0|auto_generated|mac_out28~DATAOUT31 ))

	.dataa(gnd),
	.datab(\Mult0|auto_generated|mac_out28~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|add33_result[138]~277 ),
	.combout(\Mult0|auto_generated|add33_result[139]~278_combout ),
	.cout(\Mult0|auto_generated|add33_result[139]~279 ));
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[139]~278 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|add33_result[139]~278 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N24
fiftyfivenm_lcell_comb \reg_sum[157]~421 (
// Equation(s):
// \reg_sum[157]~421_combout  = (\Mult0|auto_generated|add33_result[139]~278_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT13  & (\reg_sum[156]~420  & VCC)) # (!\Mult0|auto_generated|mac_out32~DATAOUT13  & (!\reg_sum[156]~420 )))) # 
// (!\Mult0|auto_generated|add33_result[139]~278_combout  & ((\Mult0|auto_generated|mac_out32~DATAOUT13  & (!\reg_sum[156]~420 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT13  & ((\reg_sum[156]~420 ) # (GND)))))
// \reg_sum[157]~422  = CARRY((\Mult0|auto_generated|add33_result[139]~278_combout  & (!\Mult0|auto_generated|mac_out32~DATAOUT13  & !\reg_sum[156]~420 )) # (!\Mult0|auto_generated|add33_result[139]~278_combout  & ((!\reg_sum[156]~420 ) # 
// (!\Mult0|auto_generated|mac_out32~DATAOUT13 ))))

	.dataa(\Mult0|auto_generated|add33_result[139]~278_combout ),
	.datab(\Mult0|auto_generated|mac_out32~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[156]~420 ),
	.combout(\reg_sum[157]~421_combout ),
	.cout(\reg_sum[157]~422 ));
// synopsys translate_off
defparam \reg_sum[157]~421 .lut_mask = 16'h9617;
defparam \reg_sum[157]~421 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N25
dffeas \reg_sum[157] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[157]~421_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[157]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[157] .is_wysiwyg = "true";
defparam \reg_sum[157] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
fiftyfivenm_lcell_comb \Mult0|auto_generated|add33_result[140]~280 (
// Equation(s):
// \Mult0|auto_generated|add33_result[140]~280_combout  = !\Mult0|auto_generated|add33_result[139]~279 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mult0|auto_generated|add33_result[139]~279 ),
	.combout(\Mult0|auto_generated|add33_result[140]~280_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|add33_result[140]~280 .lut_mask = 16'h0F0F;
defparam \Mult0|auto_generated|add33_result[140]~280 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N26
fiftyfivenm_lcell_comb \reg_sum[158]~423 (
// Equation(s):
// \reg_sum[158]~423_combout  = ((\Mult0|auto_generated|mac_out32~DATAOUT14  $ (\Mult0|auto_generated|add33_result[140]~280_combout  $ (!\reg_sum[157]~422 )))) # (GND)
// \reg_sum[158]~424  = CARRY((\Mult0|auto_generated|mac_out32~DATAOUT14  & ((\Mult0|auto_generated|add33_result[140]~280_combout ) # (!\reg_sum[157]~422 ))) # (!\Mult0|auto_generated|mac_out32~DATAOUT14  & 
// (\Mult0|auto_generated|add33_result[140]~280_combout  & !\reg_sum[157]~422 )))

	.dataa(\Mult0|auto_generated|mac_out32~DATAOUT14 ),
	.datab(\Mult0|auto_generated|add33_result[140]~280_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[157]~422 ),
	.combout(\reg_sum[158]~423_combout ),
	.cout(\reg_sum[158]~424 ));
// synopsys translate_off
defparam \reg_sum[158]~423 .lut_mask = 16'h698E;
defparam \reg_sum[158]~423 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N27
dffeas \reg_sum[158] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[158]~423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[158]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[158] .is_wysiwyg = "true";
defparam \reg_sum[158] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N28
fiftyfivenm_lcell_comb \reg_sum[159]~425 (
// Equation(s):
// \reg_sum[159]~425_combout  = (\Mult0|auto_generated|mac_out32~DATAOUT15  & (!\reg_sum[158]~424 )) # (!\Mult0|auto_generated|mac_out32~DATAOUT15  & ((\reg_sum[158]~424 ) # (GND)))
// \reg_sum[159]~426  = CARRY((!\reg_sum[158]~424 ) # (!\Mult0|auto_generated|mac_out32~DATAOUT15 ))

	.dataa(\Mult0|auto_generated|mac_out32~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_sum[158]~424 ),
	.combout(\reg_sum[159]~425_combout ),
	.cout(\reg_sum[159]~426 ));
// synopsys translate_off
defparam \reg_sum[159]~425 .lut_mask = 16'h5A5F;
defparam \reg_sum[159]~425 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N29
dffeas \reg_sum[159] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[159]~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[159]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[159] .is_wysiwyg = "true";
defparam \reg_sum[159] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N30
fiftyfivenm_lcell_comb \reg_sum[160]~427 (
// Equation(s):
// \reg_sum[160]~427_combout  = \reg_sum[159]~426  $ (!\Mult0|auto_generated|mac_out32~DATAOUT16 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|mac_out32~DATAOUT16 ),
	.cin(\reg_sum[159]~426 ),
	.combout(\reg_sum[160]~427_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[160]~427 .lut_mask = 16'hF00F;
defparam \reg_sum[160]~427 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y22_N31
dffeas \reg_sum[160] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[160]~427_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[160]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[160] .is_wysiwyg = "true";
defparam \reg_sum[160] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \reg_sum[161]~429 (
// Equation(s):
// \reg_sum[161]~429_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[161]~429_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[161]~429 .lut_mask = 16'h0000;
defparam \reg_sum[161]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
fiftyfivenm_lcell_comb \reg_sum[161]~feeder (
// Equation(s):
// \reg_sum[161]~feeder_combout  = \reg_sum[161]~429_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_sum[161]~429_combout ),
	.cin(gnd),
	.combout(\reg_sum[161]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[161]~feeder .lut_mask = 16'hFF00;
defparam \reg_sum[161]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \reg_sum[161] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[161]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[161]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[161] .is_wysiwyg = "true";
defparam \reg_sum[161] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N0
fiftyfivenm_lcell_comb \reg_sum[162]~430 (
// Equation(s):
// \reg_sum[162]~430_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[162]~430_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[162]~430 .lut_mask = 16'h0000;
defparam \reg_sum[162]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N1
dffeas \reg_sum[162] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[162]~430_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[162]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[162] .is_wysiwyg = "true";
defparam \reg_sum[162] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N24
fiftyfivenm_lcell_comb \reg_sum[163]~431 (
// Equation(s):
// \reg_sum[163]~431_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[163]~431_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[163]~431 .lut_mask = 16'h0000;
defparam \reg_sum[163]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N25
dffeas \reg_sum[163] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[163]~431_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[163]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[163] .is_wysiwyg = "true";
defparam \reg_sum[163] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N0
fiftyfivenm_lcell_comb \reg_sum[164]~432 (
// Equation(s):
// \reg_sum[164]~432_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[164]~432_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[164]~432 .lut_mask = 16'h0000;
defparam \reg_sum[164]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N1
dffeas \reg_sum[164] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[164]~432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[164]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[164] .is_wysiwyg = "true";
defparam \reg_sum[164] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
fiftyfivenm_lcell_comb \reg_sum[165]~433 (
// Equation(s):
// \reg_sum[165]~433_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[165]~433_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[165]~433 .lut_mask = 16'h0000;
defparam \reg_sum[165]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N13
dffeas \reg_sum[165] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[165]~433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[165]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[165] .is_wysiwyg = "true";
defparam \reg_sum[165] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N24
fiftyfivenm_lcell_comb \reg_sum[166]~434 (
// Equation(s):
// \reg_sum[166]~434_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[166]~434_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[166]~434 .lut_mask = 16'h0000;
defparam \reg_sum[166]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N25
dffeas \reg_sum[166] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[166]~434_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[166]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[166] .is_wysiwyg = "true";
defparam \reg_sum[166] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
fiftyfivenm_lcell_comb \reg_sum[167]~435 (
// Equation(s):
// \reg_sum[167]~435_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[167]~435_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[167]~435 .lut_mask = 16'h0000;
defparam \reg_sum[167]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N31
dffeas \reg_sum[167] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[167]~435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[167]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[167] .is_wysiwyg = "true";
defparam \reg_sum[167] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N0
fiftyfivenm_lcell_comb \reg_sum[168]~436 (
// Equation(s):
// \reg_sum[168]~436_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[168]~436_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[168]~436 .lut_mask = 16'h0000;
defparam \reg_sum[168]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N1
dffeas \reg_sum[168] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[168]~436_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[168]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[168] .is_wysiwyg = "true";
defparam \reg_sum[168] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y13_N0
fiftyfivenm_lcell_comb \reg_sum[169]~437 (
// Equation(s):
// \reg_sum[169]~437_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[169]~437_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[169]~437 .lut_mask = 16'h0000;
defparam \reg_sum[169]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y13_N1
dffeas \reg_sum[169] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[169]~437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[169]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[169] .is_wysiwyg = "true";
defparam \reg_sum[169] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
fiftyfivenm_lcell_comb \reg_sum[170]~438 (
// Equation(s):
// \reg_sum[170]~438_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[170]~438_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[170]~438 .lut_mask = 16'h0000;
defparam \reg_sum[170]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N5
dffeas \reg_sum[170] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[170]~438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[170]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[170] .is_wysiwyg = "true";
defparam \reg_sum[170] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
fiftyfivenm_lcell_comb \reg_sum[171]~439 (
// Equation(s):
// \reg_sum[171]~439_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[171]~439_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[171]~439 .lut_mask = 16'h0000;
defparam \reg_sum[171]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N11
dffeas \reg_sum[171] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[171]~439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[171]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[171] .is_wysiwyg = "true";
defparam \reg_sum[171] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N18
fiftyfivenm_lcell_comb \reg_sum[172]~440 (
// Equation(s):
// \reg_sum[172]~440_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[172]~440_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[172]~440 .lut_mask = 16'h0000;
defparam \reg_sum[172]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N19
dffeas \reg_sum[172] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[172]~440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[172]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[172] .is_wysiwyg = "true";
defparam \reg_sum[172] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N4
fiftyfivenm_lcell_comb \reg_sum[173]~441 (
// Equation(s):
// \reg_sum[173]~441_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[173]~441_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[173]~441 .lut_mask = 16'h0000;
defparam \reg_sum[173]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N5
dffeas \reg_sum[173] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[173]~441_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[173]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[173] .is_wysiwyg = "true";
defparam \reg_sum[173] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N14
fiftyfivenm_lcell_comb \reg_sum[174]~442 (
// Equation(s):
// \reg_sum[174]~442_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[174]~442_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[174]~442 .lut_mask = 16'h0000;
defparam \reg_sum[174]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N15
dffeas \reg_sum[174] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[174]~442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[174]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[174] .is_wysiwyg = "true";
defparam \reg_sum[174] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
fiftyfivenm_lcell_comb \reg_sum[175]~443 (
// Equation(s):
// \reg_sum[175]~443_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[175]~443_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[175]~443 .lut_mask = 16'h0000;
defparam \reg_sum[175]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N17
dffeas \reg_sum[175] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[175]~443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[175]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[175] .is_wysiwyg = "true";
defparam \reg_sum[175] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
fiftyfivenm_lcell_comb \reg_sum[176]~444 (
// Equation(s):
// \reg_sum[176]~444_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[176]~444_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[176]~444 .lut_mask = 16'h0000;
defparam \reg_sum[176]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \reg_sum[176] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[176]~444_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[176]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[176] .is_wysiwyg = "true";
defparam \reg_sum[176] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
fiftyfivenm_lcell_comb \reg_sum[177]~445 (
// Equation(s):
// \reg_sum[177]~445_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[177]~445_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[177]~445 .lut_mask = 16'h0000;
defparam \reg_sum[177]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \reg_sum[177] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[177]~445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[177]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[177] .is_wysiwyg = "true";
defparam \reg_sum[177] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
fiftyfivenm_lcell_comb \reg_sum[178]~446 (
// Equation(s):
// \reg_sum[178]~446_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[178]~446_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[178]~446 .lut_mask = 16'h0000;
defparam \reg_sum[178]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \reg_sum[178] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[178]~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[178]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[178] .is_wysiwyg = "true";
defparam \reg_sum[178] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
fiftyfivenm_lcell_comb \reg_sum[179]~447 (
// Equation(s):
// \reg_sum[179]~447_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[179]~447_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[179]~447 .lut_mask = 16'h0000;
defparam \reg_sum[179]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N29
dffeas \reg_sum[179] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[179]~447_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[179]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[179] .is_wysiwyg = "true";
defparam \reg_sum[179] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N20
fiftyfivenm_lcell_comb \reg_sum[180]~448 (
// Equation(s):
// \reg_sum[180]~448_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[180]~448_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[180]~448 .lut_mask = 16'h0000;
defparam \reg_sum[180]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N21
dffeas \reg_sum[180] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[180]~448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[180]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[180] .is_wysiwyg = "true";
defparam \reg_sum[180] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
fiftyfivenm_lcell_comb \reg_sum[181]~449 (
// Equation(s):
// \reg_sum[181]~449_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[181]~449_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[181]~449 .lut_mask = 16'h0000;
defparam \reg_sum[181]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \reg_sum[181] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[181]~449_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[181]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[181] .is_wysiwyg = "true";
defparam \reg_sum[181] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
fiftyfivenm_lcell_comb \reg_sum[182]~450 (
// Equation(s):
// \reg_sum[182]~450_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[182]~450_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[182]~450 .lut_mask = 16'h0000;
defparam \reg_sum[182]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \reg_sum[182] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[182]~450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[182]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[182] .is_wysiwyg = "true";
defparam \reg_sum[182] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
fiftyfivenm_lcell_comb \reg_sum[183]~451 (
// Equation(s):
// \reg_sum[183]~451_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[183]~451_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[183]~451 .lut_mask = 16'h0000;
defparam \reg_sum[183]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \reg_sum[183] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[183]~451_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[183]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[183] .is_wysiwyg = "true";
defparam \reg_sum[183] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
fiftyfivenm_lcell_comb \reg_sum[184]~452 (
// Equation(s):
// \reg_sum[184]~452_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[184]~452_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[184]~452 .lut_mask = 16'h0000;
defparam \reg_sum[184]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \reg_sum[184] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[184]~452_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[184]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[184] .is_wysiwyg = "true";
defparam \reg_sum[184] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
fiftyfivenm_lcell_comb \reg_sum[185]~453 (
// Equation(s):
// \reg_sum[185]~453_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[185]~453_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[185]~453 .lut_mask = 16'h0000;
defparam \reg_sum[185]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N25
dffeas \reg_sum[185] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[185]~453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[185]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[185] .is_wysiwyg = "true";
defparam \reg_sum[185] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
fiftyfivenm_lcell_comb \reg_sum[186]~454 (
// Equation(s):
// \reg_sum[186]~454_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[186]~454_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[186]~454 .lut_mask = 16'h0000;
defparam \reg_sum[186]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N15
dffeas \reg_sum[186] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[186]~454_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[186]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[186] .is_wysiwyg = "true";
defparam \reg_sum[186] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
fiftyfivenm_lcell_comb \reg_sum[187]~455 (
// Equation(s):
// \reg_sum[187]~455_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[187]~455_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[187]~455 .lut_mask = 16'h0000;
defparam \reg_sum[187]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \reg_sum[187] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[187]~455_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[187]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[187] .is_wysiwyg = "true";
defparam \reg_sum[187] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \reg_sum[188]~456 (
// Equation(s):
// \reg_sum[188]~456_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[188]~456_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[188]~456 .lut_mask = 16'h0000;
defparam \reg_sum[188]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N29
dffeas \reg_sum[188] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[188]~456_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[188]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[188] .is_wysiwyg = "true";
defparam \reg_sum[188] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
fiftyfivenm_lcell_comb \reg_sum[189]~457 (
// Equation(s):
// \reg_sum[189]~457_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[189]~457_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[189]~457 .lut_mask = 16'h0000;
defparam \reg_sum[189]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \reg_sum[189] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[189]~457_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[189]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[189] .is_wysiwyg = "true";
defparam \reg_sum[189] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
fiftyfivenm_lcell_comb \reg_sum[190]~458 (
// Equation(s):
// \reg_sum[190]~458_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[190]~458_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[190]~458 .lut_mask = 16'h0000;
defparam \reg_sum[190]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \reg_sum[190] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[190]~458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[190]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[190] .is_wysiwyg = "true";
defparam \reg_sum[190] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
fiftyfivenm_lcell_comb \reg_sum[191]~459 (
// Equation(s):
// \reg_sum[191]~459_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[191]~459_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[191]~459 .lut_mask = 16'h0000;
defparam \reg_sum[191]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N25
dffeas \reg_sum[191] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[191]~459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[191]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[191] .is_wysiwyg = "true";
defparam \reg_sum[191] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N0
fiftyfivenm_lcell_comb \reg_sum[192]~460 (
// Equation(s):
// \reg_sum[192]~460_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[192]~460_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[192]~460 .lut_mask = 16'h0000;
defparam \reg_sum[192]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N1
dffeas \reg_sum[192] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[192]~460_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[192]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[192] .is_wysiwyg = "true";
defparam \reg_sum[192] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
fiftyfivenm_lcell_comb \reg_sum[193]~461 (
// Equation(s):
// \reg_sum[193]~461_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[193]~461_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[193]~461 .lut_mask = 16'h0000;
defparam \reg_sum[193]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N25
dffeas \reg_sum[193] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[193]~461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[193]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[193] .is_wysiwyg = "true";
defparam \reg_sum[193] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N4
fiftyfivenm_lcell_comb \reg_sum[194]~462 (
// Equation(s):
// \reg_sum[194]~462_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[194]~462_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[194]~462 .lut_mask = 16'h0000;
defparam \reg_sum[194]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y19_N5
dffeas \reg_sum[194] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[194]~462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[194]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[194] .is_wysiwyg = "true";
defparam \reg_sum[194] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N4
fiftyfivenm_lcell_comb \reg_sum[195]~463 (
// Equation(s):
// \reg_sum[195]~463_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[195]~463_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[195]~463 .lut_mask = 16'h0000;
defparam \reg_sum[195]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y18_N5
dffeas \reg_sum[195] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[195]~463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[195]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[195] .is_wysiwyg = "true";
defparam \reg_sum[195] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N24
fiftyfivenm_lcell_comb \reg_sum[196]~464 (
// Equation(s):
// \reg_sum[196]~464_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[196]~464_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[196]~464 .lut_mask = 16'h0000;
defparam \reg_sum[196]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N25
dffeas \reg_sum[196] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[196]~464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[196]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[196] .is_wysiwyg = "true";
defparam \reg_sum[196] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N14
fiftyfivenm_lcell_comb \reg_sum[197]~465 (
// Equation(s):
// \reg_sum[197]~465_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[197]~465_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[197]~465 .lut_mask = 16'h0000;
defparam \reg_sum[197]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N15
dffeas \reg_sum[197] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[197]~465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[197]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[197] .is_wysiwyg = "true";
defparam \reg_sum[197] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N24
fiftyfivenm_lcell_comb \reg_sum[198]~466 (
// Equation(s):
// \reg_sum[198]~466_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[198]~466_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[198]~466 .lut_mask = 16'h0000;
defparam \reg_sum[198]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N25
dffeas \reg_sum[198] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[198]~466_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[198]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[198] .is_wysiwyg = "true";
defparam \reg_sum[198] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N8
fiftyfivenm_lcell_comb \reg_sum[199]~467 (
// Equation(s):
// \reg_sum[199]~467_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[199]~467_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[199]~467 .lut_mask = 16'h0000;
defparam \reg_sum[199]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N9
dffeas \reg_sum[199] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[199]~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[199]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[199] .is_wysiwyg = "true";
defparam \reg_sum[199] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N28
fiftyfivenm_lcell_comb \reg_sum[200]~468 (
// Equation(s):
// \reg_sum[200]~468_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[200]~468_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[200]~468 .lut_mask = 16'h0000;
defparam \reg_sum[200]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N29
dffeas \reg_sum[200] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[200]~468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[200]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[200] .is_wysiwyg = "true";
defparam \reg_sum[200] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
fiftyfivenm_lcell_comb \reg_sum[201]~469 (
// Equation(s):
// \reg_sum[201]~469_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[201]~469_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[201]~469 .lut_mask = 16'h0000;
defparam \reg_sum[201]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N17
dffeas \reg_sum[201] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[201]~469_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[201]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[201] .is_wysiwyg = "true";
defparam \reg_sum[201] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
fiftyfivenm_lcell_comb \reg_sum[202]~470 (
// Equation(s):
// \reg_sum[202]~470_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[202]~470_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[202]~470 .lut_mask = 16'h0000;
defparam \reg_sum[202]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N25
dffeas \reg_sum[202] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[202]~470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[202]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[202] .is_wysiwyg = "true";
defparam \reg_sum[202] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
fiftyfivenm_lcell_comb \reg_sum[203]~471 (
// Equation(s):
// \reg_sum[203]~471_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[203]~471_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[203]~471 .lut_mask = 16'h0000;
defparam \reg_sum[203]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N19
dffeas \reg_sum[203] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[203]~471_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[203]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[203] .is_wysiwyg = "true";
defparam \reg_sum[203] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N6
fiftyfivenm_lcell_comb \reg_sum[204]~472 (
// Equation(s):
// \reg_sum[204]~472_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[204]~472_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[204]~472 .lut_mask = 16'h0000;
defparam \reg_sum[204]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N7
dffeas \reg_sum[204] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[204]~472_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[204]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[204] .is_wysiwyg = "true";
defparam \reg_sum[204] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
fiftyfivenm_lcell_comb \reg_sum[205]~473 (
// Equation(s):
// \reg_sum[205]~473_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[205]~473_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[205]~473 .lut_mask = 16'h0000;
defparam \reg_sum[205]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y20_N5
dffeas \reg_sum[205] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[205]~473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[205]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[205] .is_wysiwyg = "true";
defparam \reg_sum[205] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N14
fiftyfivenm_lcell_comb \reg_sum[206]~474 (
// Equation(s):
// \reg_sum[206]~474_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[206]~474_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[206]~474 .lut_mask = 16'h0000;
defparam \reg_sum[206]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N15
dffeas \reg_sum[206] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[206]~474_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[206]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[206] .is_wysiwyg = "true";
defparam \reg_sum[206] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N4
fiftyfivenm_lcell_comb \reg_sum[207]~475 (
// Equation(s):
// \reg_sum[207]~475_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[207]~475_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[207]~475 .lut_mask = 16'h0000;
defparam \reg_sum[207]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \reg_sum[207] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[207]~475_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[207]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[207] .is_wysiwyg = "true";
defparam \reg_sum[207] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
fiftyfivenm_lcell_comb \reg_sum[208]~476 (
// Equation(s):
// \reg_sum[208]~476_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[208]~476_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[208]~476 .lut_mask = 16'h0000;
defparam \reg_sum[208]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N29
dffeas \reg_sum[208] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[208]~476_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[208]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[208] .is_wysiwyg = "true";
defparam \reg_sum[208] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
fiftyfivenm_lcell_comb \reg_sum[209]~477 (
// Equation(s):
// \reg_sum[209]~477_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[209]~477_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[209]~477 .lut_mask = 16'h0000;
defparam \reg_sum[209]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N11
dffeas \reg_sum[209] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[209]~477_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[209]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[209] .is_wysiwyg = "true";
defparam \reg_sum[209] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
fiftyfivenm_lcell_comb \reg_sum[210]~478 (
// Equation(s):
// \reg_sum[210]~478_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[210]~478_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[210]~478 .lut_mask = 16'h0000;
defparam \reg_sum[210]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N5
dffeas \reg_sum[210] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[210]~478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[210]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[210] .is_wysiwyg = "true";
defparam \reg_sum[210] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
fiftyfivenm_lcell_comb \reg_sum[211]~479 (
// Equation(s):
// \reg_sum[211]~479_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[211]~479_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[211]~479 .lut_mask = 16'h0000;
defparam \reg_sum[211]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N19
dffeas \reg_sum[211] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[211]~479_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[211]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[211] .is_wysiwyg = "true";
defparam \reg_sum[211] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
fiftyfivenm_lcell_comb \reg_sum[212]~480 (
// Equation(s):
// \reg_sum[212]~480_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[212]~480_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[212]~480 .lut_mask = 16'h0000;
defparam \reg_sum[212]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N5
dffeas \reg_sum[212] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[212]~480_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[212]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[212] .is_wysiwyg = "true";
defparam \reg_sum[212] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
fiftyfivenm_lcell_comb \reg_sum[213]~481 (
// Equation(s):
// \reg_sum[213]~481_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[213]~481_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[213]~481 .lut_mask = 16'h0000;
defparam \reg_sum[213]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N9
dffeas \reg_sum[213] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[213]~481_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[213]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[213] .is_wysiwyg = "true";
defparam \reg_sum[213] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
fiftyfivenm_lcell_comb \reg_sum[214]~482 (
// Equation(s):
// \reg_sum[214]~482_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[214]~482_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[214]~482 .lut_mask = 16'h0000;
defparam \reg_sum[214]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \reg_sum[214] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[214]~482_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[214]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[214] .is_wysiwyg = "true";
defparam \reg_sum[214] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
fiftyfivenm_lcell_comb \reg_sum[215]~483 (
// Equation(s):
// \reg_sum[215]~483_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[215]~483_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[215]~483 .lut_mask = 16'h0000;
defparam \reg_sum[215]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N15
dffeas \reg_sum[215] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[215]~483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[215]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[215] .is_wysiwyg = "true";
defparam \reg_sum[215] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
fiftyfivenm_lcell_comb \reg_sum[216]~484 (
// Equation(s):
// \reg_sum[216]~484_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[216]~484_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[216]~484 .lut_mask = 16'h0000;
defparam \reg_sum[216]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N31
dffeas \reg_sum[216] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[216]~484_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[216]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[216] .is_wysiwyg = "true";
defparam \reg_sum[216] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
fiftyfivenm_lcell_comb \reg_sum[217]~485 (
// Equation(s):
// \reg_sum[217]~485_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[217]~485_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[217]~485 .lut_mask = 16'h0000;
defparam \reg_sum[217]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \reg_sum[217] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[217]~485_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[217]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[217] .is_wysiwyg = "true";
defparam \reg_sum[217] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
fiftyfivenm_lcell_comb \reg_sum[218]~486 (
// Equation(s):
// \reg_sum[218]~486_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[218]~486_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[218]~486 .lut_mask = 16'h0000;
defparam \reg_sum[218]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \reg_sum[218] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[218]~486_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[218]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[218] .is_wysiwyg = "true";
defparam \reg_sum[218] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
fiftyfivenm_lcell_comb \reg_sum[219]~487 (
// Equation(s):
// \reg_sum[219]~487_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[219]~487_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[219]~487 .lut_mask = 16'h0000;
defparam \reg_sum[219]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N9
dffeas \reg_sum[219] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[219]~487_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[219]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[219] .is_wysiwyg = "true";
defparam \reg_sum[219] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
fiftyfivenm_lcell_comb \reg_sum[220]~488 (
// Equation(s):
// \reg_sum[220]~488_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[220]~488_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[220]~488 .lut_mask = 16'h0000;
defparam \reg_sum[220]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \reg_sum[220] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[220]~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[220]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[220] .is_wysiwyg = "true";
defparam \reg_sum[220] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
fiftyfivenm_lcell_comb \reg_sum[221]~489 (
// Equation(s):
// \reg_sum[221]~489_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[221]~489_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[221]~489 .lut_mask = 16'h0000;
defparam \reg_sum[221]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N9
dffeas \reg_sum[221] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[221]~489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[221]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[221] .is_wysiwyg = "true";
defparam \reg_sum[221] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
fiftyfivenm_lcell_comb \reg_sum[222]~490 (
// Equation(s):
// \reg_sum[222]~490_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[222]~490_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[222]~490 .lut_mask = 16'h0000;
defparam \reg_sum[222]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N1
dffeas \reg_sum[222] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[222]~490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[222]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[222] .is_wysiwyg = "true";
defparam \reg_sum[222] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
fiftyfivenm_lcell_comb \reg_sum[223]~491 (
// Equation(s):
// \reg_sum[223]~491_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[223]~491_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[223]~491 .lut_mask = 16'h0000;
defparam \reg_sum[223]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N13
dffeas \reg_sum[223] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[223]~491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[223]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[223] .is_wysiwyg = "true";
defparam \reg_sum[223] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
fiftyfivenm_lcell_comb \reg_sum[224]~492 (
// Equation(s):
// \reg_sum[224]~492_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[224]~492_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[224]~492 .lut_mask = 16'h0000;
defparam \reg_sum[224]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \reg_sum[224] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[224]~492_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[224]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[224] .is_wysiwyg = "true";
defparam \reg_sum[224] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
fiftyfivenm_lcell_comb \reg_sum[225]~493 (
// Equation(s):
// \reg_sum[225]~493_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[225]~493_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[225]~493 .lut_mask = 16'h0000;
defparam \reg_sum[225]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \reg_sum[225] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[225]~493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[225]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[225] .is_wysiwyg = "true";
defparam \reg_sum[225] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
fiftyfivenm_lcell_comb \reg_sum[226]~494 (
// Equation(s):
// \reg_sum[226]~494_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[226]~494_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[226]~494 .lut_mask = 16'h0000;
defparam \reg_sum[226]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \reg_sum[226] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[226]~494_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[226]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[226] .is_wysiwyg = "true";
defparam \reg_sum[226] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
fiftyfivenm_lcell_comb \reg_sum[227]~495 (
// Equation(s):
// \reg_sum[227]~495_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[227]~495_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[227]~495 .lut_mask = 16'h0000;
defparam \reg_sum[227]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \reg_sum[227] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[227]~495_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[227]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[227] .is_wysiwyg = "true";
defparam \reg_sum[227] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
fiftyfivenm_lcell_comb \reg_sum[228]~496 (
// Equation(s):
// \reg_sum[228]~496_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[228]~496_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[228]~496 .lut_mask = 16'h0000;
defparam \reg_sum[228]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \reg_sum[228] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[228]~496_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[228]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[228] .is_wysiwyg = "true";
defparam \reg_sum[228] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
fiftyfivenm_lcell_comb \reg_sum[229]~497 (
// Equation(s):
// \reg_sum[229]~497_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[229]~497_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[229]~497 .lut_mask = 16'h0000;
defparam \reg_sum[229]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \reg_sum[229] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[229]~497_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[229]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[229] .is_wysiwyg = "true";
defparam \reg_sum[229] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
fiftyfivenm_lcell_comb \reg_sum[230]~498 (
// Equation(s):
// \reg_sum[230]~498_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[230]~498_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[230]~498 .lut_mask = 16'h0000;
defparam \reg_sum[230]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \reg_sum[230] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[230]~498_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[230]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[230] .is_wysiwyg = "true";
defparam \reg_sum[230] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
fiftyfivenm_lcell_comb \reg_sum[231]~499 (
// Equation(s):
// \reg_sum[231]~499_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[231]~499_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[231]~499 .lut_mask = 16'h0000;
defparam \reg_sum[231]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \reg_sum[231] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[231]~499_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[231]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[231] .is_wysiwyg = "true";
defparam \reg_sum[231] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
fiftyfivenm_lcell_comb \reg_sum[232]~500 (
// Equation(s):
// \reg_sum[232]~500_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[232]~500_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[232]~500 .lut_mask = 16'h0000;
defparam \reg_sum[232]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \reg_sum[232] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[232]~500_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[232]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[232] .is_wysiwyg = "true";
defparam \reg_sum[232] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
fiftyfivenm_lcell_comb \reg_sum[233]~501 (
// Equation(s):
// \reg_sum[233]~501_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[233]~501_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[233]~501 .lut_mask = 16'h0000;
defparam \reg_sum[233]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \reg_sum[233] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[233]~501_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[233]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[233] .is_wysiwyg = "true";
defparam \reg_sum[233] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
fiftyfivenm_lcell_comb \reg_sum[234]~502 (
// Equation(s):
// \reg_sum[234]~502_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[234]~502_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[234]~502 .lut_mask = 16'h0000;
defparam \reg_sum[234]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N25
dffeas \reg_sum[234] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[234]~502_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[234]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[234] .is_wysiwyg = "true";
defparam \reg_sum[234] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
fiftyfivenm_lcell_comb \reg_sum[235]~503 (
// Equation(s):
// \reg_sum[235]~503_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[235]~503_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[235]~503 .lut_mask = 16'h0000;
defparam \reg_sum[235]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \reg_sum[235] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[235]~503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[235]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[235] .is_wysiwyg = "true";
defparam \reg_sum[235] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
fiftyfivenm_lcell_comb \reg_sum[236]~504 (
// Equation(s):
// \reg_sum[236]~504_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[236]~504_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[236]~504 .lut_mask = 16'h0000;
defparam \reg_sum[236]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N15
dffeas \reg_sum[236] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[236]~504_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[236]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[236] .is_wysiwyg = "true";
defparam \reg_sum[236] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
fiftyfivenm_lcell_comb \reg_sum[237]~505 (
// Equation(s):
// \reg_sum[237]~505_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[237]~505_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[237]~505 .lut_mask = 16'h0000;
defparam \reg_sum[237]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \reg_sum[237] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[237]~505_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[237]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[237] .is_wysiwyg = "true";
defparam \reg_sum[237] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
fiftyfivenm_lcell_comb \reg_sum[238]~506 (
// Equation(s):
// \reg_sum[238]~506_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[238]~506_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[238]~506 .lut_mask = 16'h0000;
defparam \reg_sum[238]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \reg_sum[238] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[238]~506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[238]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[238] .is_wysiwyg = "true";
defparam \reg_sum[238] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
fiftyfivenm_lcell_comb \reg_sum[239]~507 (
// Equation(s):
// \reg_sum[239]~507_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[239]~507_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[239]~507 .lut_mask = 16'h0000;
defparam \reg_sum[239]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \reg_sum[239] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[239]~507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[239]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[239] .is_wysiwyg = "true";
defparam \reg_sum[239] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
fiftyfivenm_lcell_comb \reg_sum[240]~508 (
// Equation(s):
// \reg_sum[240]~508_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[240]~508_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[240]~508 .lut_mask = 16'h0000;
defparam \reg_sum[240]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N29
dffeas \reg_sum[240] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[240]~508_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[240]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[240] .is_wysiwyg = "true";
defparam \reg_sum[240] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
fiftyfivenm_lcell_comb \reg_sum[241]~509 (
// Equation(s):
// \reg_sum[241]~509_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[241]~509_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[241]~509 .lut_mask = 16'h0000;
defparam \reg_sum[241]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N15
dffeas \reg_sum[241] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[241]~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[241]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[241] .is_wysiwyg = "true";
defparam \reg_sum[241] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
fiftyfivenm_lcell_comb \reg_sum[242]~510 (
// Equation(s):
// \reg_sum[242]~510_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[242]~510_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[242]~510 .lut_mask = 16'h0000;
defparam \reg_sum[242]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N25
dffeas \reg_sum[242] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[242]~510_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[242]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[242] .is_wysiwyg = "true";
defparam \reg_sum[242] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
fiftyfivenm_lcell_comb \reg_sum[243]~511 (
// Equation(s):
// \reg_sum[243]~511_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[243]~511_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[243]~511 .lut_mask = 16'h0000;
defparam \reg_sum[243]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N11
dffeas \reg_sum[243] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[243]~511_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[243]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[243] .is_wysiwyg = "true";
defparam \reg_sum[243] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
fiftyfivenm_lcell_comb \reg_sum[244]~512 (
// Equation(s):
// \reg_sum[244]~512_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[244]~512_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[244]~512 .lut_mask = 16'h0000;
defparam \reg_sum[244]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N21
dffeas \reg_sum[244] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[244]~512_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[244]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[244] .is_wysiwyg = "true";
defparam \reg_sum[244] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
fiftyfivenm_lcell_comb \reg_sum[245]~513 (
// Equation(s):
// \reg_sum[245]~513_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[245]~513_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[245]~513 .lut_mask = 16'h0000;
defparam \reg_sum[245]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N19
dffeas \reg_sum[245] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[245]~513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[245]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[245] .is_wysiwyg = "true";
defparam \reg_sum[245] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
fiftyfivenm_lcell_comb \reg_sum[246]~514 (
// Equation(s):
// \reg_sum[246]~514_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[246]~514_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[246]~514 .lut_mask = 16'h0000;
defparam \reg_sum[246]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \reg_sum[246] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[246]~514_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[246]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[246] .is_wysiwyg = "true";
defparam \reg_sum[246] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
fiftyfivenm_lcell_comb \reg_sum[247]~515 (
// Equation(s):
// \reg_sum[247]~515_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[247]~515_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[247]~515 .lut_mask = 16'h0000;
defparam \reg_sum[247]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N13
dffeas \reg_sum[247] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[247]~515_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[247]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[247] .is_wysiwyg = "true";
defparam \reg_sum[247] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
fiftyfivenm_lcell_comb \reg_sum[248]~516 (
// Equation(s):
// \reg_sum[248]~516_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[248]~516_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[248]~516 .lut_mask = 16'h0000;
defparam \reg_sum[248]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N23
dffeas \reg_sum[248] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[248]~516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[248]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[248] .is_wysiwyg = "true";
defparam \reg_sum[248] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
fiftyfivenm_lcell_comb \reg_sum[249]~517 (
// Equation(s):
// \reg_sum[249]~517_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[249]~517_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[249]~517 .lut_mask = 16'h0000;
defparam \reg_sum[249]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N15
dffeas \reg_sum[249] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[249]~517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[249]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[249] .is_wysiwyg = "true";
defparam \reg_sum[249] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
fiftyfivenm_lcell_comb \reg_sum[250]~518 (
// Equation(s):
// \reg_sum[250]~518_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[250]~518_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[250]~518 .lut_mask = 16'h0000;
defparam \reg_sum[250]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \reg_sum[250] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[250]~518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[250]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[250] .is_wysiwyg = "true";
defparam \reg_sum[250] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
fiftyfivenm_lcell_comb \reg_sum[251]~519 (
// Equation(s):
// \reg_sum[251]~519_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[251]~519_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[251]~519 .lut_mask = 16'h0000;
defparam \reg_sum[251]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \reg_sum[251] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[251]~519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[251]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[251] .is_wysiwyg = "true";
defparam \reg_sum[251] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
fiftyfivenm_lcell_comb \reg_sum[252]~520 (
// Equation(s):
// \reg_sum[252]~520_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[252]~520_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[252]~520 .lut_mask = 16'h0000;
defparam \reg_sum[252]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N5
dffeas \reg_sum[252] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[252]~520_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[252]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[252] .is_wysiwyg = "true";
defparam \reg_sum[252] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
fiftyfivenm_lcell_comb \reg_sum[253]~521 (
// Equation(s):
// \reg_sum[253]~521_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[253]~521_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[253]~521 .lut_mask = 16'h0000;
defparam \reg_sum[253]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \reg_sum[253] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[253]~521_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[253]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[253] .is_wysiwyg = "true";
defparam \reg_sum[253] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
fiftyfivenm_lcell_comb \reg_sum[254]~522 (
// Equation(s):
// \reg_sum[254]~522_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[254]~522_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[254]~522 .lut_mask = 16'h0000;
defparam \reg_sum[254]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N21
dffeas \reg_sum[254] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[254]~522_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[254]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[254] .is_wysiwyg = "true";
defparam \reg_sum[254] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
fiftyfivenm_lcell_comb \reg_sum[255]~523 (
// Equation(s):
// \reg_sum[255]~523_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[255]~523_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[255]~523 .lut_mask = 16'h0000;
defparam \reg_sum[255]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \reg_sum[255] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[255]~523_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[255]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[255] .is_wysiwyg = "true";
defparam \reg_sum[255] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
fiftyfivenm_lcell_comb \reg_sum[256]~524 (
// Equation(s):
// \reg_sum[256]~524_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[256]~524_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[256]~524 .lut_mask = 16'h0000;
defparam \reg_sum[256]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \reg_sum[256] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[256]~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[256]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[256] .is_wysiwyg = "true";
defparam \reg_sum[256] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
fiftyfivenm_lcell_comb \reg_sum[257]~525 (
// Equation(s):
// \reg_sum[257]~525_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_sum[257]~525_combout ),
	.cout());
// synopsys translate_off
defparam \reg_sum[257]~525 .lut_mask = 16'h0000;
defparam \reg_sum[257]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N9
dffeas \reg_sum[257] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_sum[257]~525_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[257]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[257] .is_wysiwyg = "true";
defparam \reg_sum[257] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\reg_sum[161]~429_combout ),
	.par_en(vcc),
	.xe_ye(\reg_sum[161]~429_combout ),
	.se(\reg_sum[161]~429_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\reg_sum[161]~429_combout ),
	.usr_pwd(vcc),
	.tsen(\reg_sum[161]~429_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\reg_sum[161]~429_combout ),
	.usr_pwd(vcc),
	.tsen(\reg_sum[161]~429_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout ,\reg_sum[161]~429_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign sum[0] = \sum[0]~output_o ;

assign sum[1] = \sum[1]~output_o ;

assign sum[2] = \sum[2]~output_o ;

assign sum[3] = \sum[3]~output_o ;

assign sum[4] = \sum[4]~output_o ;

assign sum[5] = \sum[5]~output_o ;

assign sum[6] = \sum[6]~output_o ;

assign sum[7] = \sum[7]~output_o ;

assign sum[8] = \sum[8]~output_o ;

assign sum[9] = \sum[9]~output_o ;

assign sum[10] = \sum[10]~output_o ;

assign sum[11] = \sum[11]~output_o ;

assign sum[12] = \sum[12]~output_o ;

assign sum[13] = \sum[13]~output_o ;

assign sum[14] = \sum[14]~output_o ;

assign sum[15] = \sum[15]~output_o ;

assign sum[16] = \sum[16]~output_o ;

assign sum[17] = \sum[17]~output_o ;

assign sum[18] = \sum[18]~output_o ;

assign sum[19] = \sum[19]~output_o ;

assign sum[20] = \sum[20]~output_o ;

assign sum[21] = \sum[21]~output_o ;

assign sum[22] = \sum[22]~output_o ;

assign sum[23] = \sum[23]~output_o ;

assign sum[24] = \sum[24]~output_o ;

assign sum[25] = \sum[25]~output_o ;

assign sum[26] = \sum[26]~output_o ;

assign sum[27] = \sum[27]~output_o ;

assign sum[28] = \sum[28]~output_o ;

assign sum[29] = \sum[29]~output_o ;

assign sum[30] = \sum[30]~output_o ;

assign sum[31] = \sum[31]~output_o ;

assign sum[32] = \sum[32]~output_o ;

assign sum[33] = \sum[33]~output_o ;

assign sum[34] = \sum[34]~output_o ;

assign sum[35] = \sum[35]~output_o ;

assign sum[36] = \sum[36]~output_o ;

assign sum[37] = \sum[37]~output_o ;

assign sum[38] = \sum[38]~output_o ;

assign sum[39] = \sum[39]~output_o ;

assign sum[40] = \sum[40]~output_o ;

assign sum[41] = \sum[41]~output_o ;

assign sum[42] = \sum[42]~output_o ;

assign sum[43] = \sum[43]~output_o ;

assign sum[44] = \sum[44]~output_o ;

assign sum[45] = \sum[45]~output_o ;

assign sum[46] = \sum[46]~output_o ;

assign sum[47] = \sum[47]~output_o ;

assign sum[48] = \sum[48]~output_o ;

assign sum[49] = \sum[49]~output_o ;

assign sum[50] = \sum[50]~output_o ;

assign sum[51] = \sum[51]~output_o ;

assign sum[52] = \sum[52]~output_o ;

assign sum[53] = \sum[53]~output_o ;

assign sum[54] = \sum[54]~output_o ;

assign sum[55] = \sum[55]~output_o ;

assign sum[56] = \sum[56]~output_o ;

assign sum[57] = \sum[57]~output_o ;

assign sum[58] = \sum[58]~output_o ;

assign sum[59] = \sum[59]~output_o ;

assign sum[60] = \sum[60]~output_o ;

assign sum[61] = \sum[61]~output_o ;

assign sum[62] = \sum[62]~output_o ;

assign sum[63] = \sum[63]~output_o ;

assign sum[64] = \sum[64]~output_o ;

assign sum[65] = \sum[65]~output_o ;

assign sum[66] = \sum[66]~output_o ;

assign sum[67] = \sum[67]~output_o ;

assign sum[68] = \sum[68]~output_o ;

assign sum[69] = \sum[69]~output_o ;

assign sum[70] = \sum[70]~output_o ;

assign sum[71] = \sum[71]~output_o ;

assign sum[72] = \sum[72]~output_o ;

assign sum[73] = \sum[73]~output_o ;

assign sum[74] = \sum[74]~output_o ;

assign sum[75] = \sum[75]~output_o ;

assign sum[76] = \sum[76]~output_o ;

assign sum[77] = \sum[77]~output_o ;

assign sum[78] = \sum[78]~output_o ;

assign sum[79] = \sum[79]~output_o ;

assign sum[80] = \sum[80]~output_o ;

assign sum[81] = \sum[81]~output_o ;

assign sum[82] = \sum[82]~output_o ;

assign sum[83] = \sum[83]~output_o ;

assign sum[84] = \sum[84]~output_o ;

assign sum[85] = \sum[85]~output_o ;

assign sum[86] = \sum[86]~output_o ;

assign sum[87] = \sum[87]~output_o ;

assign sum[88] = \sum[88]~output_o ;

assign sum[89] = \sum[89]~output_o ;

assign sum[90] = \sum[90]~output_o ;

assign sum[91] = \sum[91]~output_o ;

assign sum[92] = \sum[92]~output_o ;

assign sum[93] = \sum[93]~output_o ;

assign sum[94] = \sum[94]~output_o ;

assign sum[95] = \sum[95]~output_o ;

assign sum[96] = \sum[96]~output_o ;

assign sum[97] = \sum[97]~output_o ;

assign sum[98] = \sum[98]~output_o ;

assign sum[99] = \sum[99]~output_o ;

assign sum[100] = \sum[100]~output_o ;

assign sum[101] = \sum[101]~output_o ;

assign sum[102] = \sum[102]~output_o ;

assign sum[103] = \sum[103]~output_o ;

assign sum[104] = \sum[104]~output_o ;

assign sum[105] = \sum[105]~output_o ;

assign sum[106] = \sum[106]~output_o ;

assign sum[107] = \sum[107]~output_o ;

assign sum[108] = \sum[108]~output_o ;

assign sum[109] = \sum[109]~output_o ;

assign sum[110] = \sum[110]~output_o ;

assign sum[111] = \sum[111]~output_o ;

assign sum[112] = \sum[112]~output_o ;

assign sum[113] = \sum[113]~output_o ;

assign sum[114] = \sum[114]~output_o ;

assign sum[115] = \sum[115]~output_o ;

assign sum[116] = \sum[116]~output_o ;

assign sum[117] = \sum[117]~output_o ;

assign sum[118] = \sum[118]~output_o ;

assign sum[119] = \sum[119]~output_o ;

assign sum[120] = \sum[120]~output_o ;

assign sum[121] = \sum[121]~output_o ;

assign sum[122] = \sum[122]~output_o ;

assign sum[123] = \sum[123]~output_o ;

assign sum[124] = \sum[124]~output_o ;

assign sum[125] = \sum[125]~output_o ;

assign sum[126] = \sum[126]~output_o ;

assign sum[127] = \sum[127]~output_o ;

assign sum[128] = \sum[128]~output_o ;

assign sum[129] = \sum[129]~output_o ;

assign sum[130] = \sum[130]~output_o ;

assign sum[131] = \sum[131]~output_o ;

assign sum[132] = \sum[132]~output_o ;

assign sum[133] = \sum[133]~output_o ;

assign sum[134] = \sum[134]~output_o ;

assign sum[135] = \sum[135]~output_o ;

assign sum[136] = \sum[136]~output_o ;

assign sum[137] = \sum[137]~output_o ;

assign sum[138] = \sum[138]~output_o ;

assign sum[139] = \sum[139]~output_o ;

assign sum[140] = \sum[140]~output_o ;

assign sum[141] = \sum[141]~output_o ;

assign sum[142] = \sum[142]~output_o ;

assign sum[143] = \sum[143]~output_o ;

assign sum[144] = \sum[144]~output_o ;

assign sum[145] = \sum[145]~output_o ;

assign sum[146] = \sum[146]~output_o ;

assign sum[147] = \sum[147]~output_o ;

assign sum[148] = \sum[148]~output_o ;

assign sum[149] = \sum[149]~output_o ;

assign sum[150] = \sum[150]~output_o ;

assign sum[151] = \sum[151]~output_o ;

assign sum[152] = \sum[152]~output_o ;

assign sum[153] = \sum[153]~output_o ;

assign sum[154] = \sum[154]~output_o ;

assign sum[155] = \sum[155]~output_o ;

assign sum[156] = \sum[156]~output_o ;

assign sum[157] = \sum[157]~output_o ;

assign sum[158] = \sum[158]~output_o ;

assign sum[159] = \sum[159]~output_o ;

assign sum[160] = \sum[160]~output_o ;

assign sum[161] = \sum[161]~output_o ;

assign sum[162] = \sum[162]~output_o ;

assign sum[163] = \sum[163]~output_o ;

assign sum[164] = \sum[164]~output_o ;

assign sum[165] = \sum[165]~output_o ;

assign sum[166] = \sum[166]~output_o ;

assign sum[167] = \sum[167]~output_o ;

assign sum[168] = \sum[168]~output_o ;

assign sum[169] = \sum[169]~output_o ;

assign sum[170] = \sum[170]~output_o ;

assign sum[171] = \sum[171]~output_o ;

assign sum[172] = \sum[172]~output_o ;

assign sum[173] = \sum[173]~output_o ;

assign sum[174] = \sum[174]~output_o ;

assign sum[175] = \sum[175]~output_o ;

assign sum[176] = \sum[176]~output_o ;

assign sum[177] = \sum[177]~output_o ;

assign sum[178] = \sum[178]~output_o ;

assign sum[179] = \sum[179]~output_o ;

assign sum[180] = \sum[180]~output_o ;

assign sum[181] = \sum[181]~output_o ;

assign sum[182] = \sum[182]~output_o ;

assign sum[183] = \sum[183]~output_o ;

assign sum[184] = \sum[184]~output_o ;

assign sum[185] = \sum[185]~output_o ;

assign sum[186] = \sum[186]~output_o ;

assign sum[187] = \sum[187]~output_o ;

assign sum[188] = \sum[188]~output_o ;

assign sum[189] = \sum[189]~output_o ;

assign sum[190] = \sum[190]~output_o ;

assign sum[191] = \sum[191]~output_o ;

assign sum[192] = \sum[192]~output_o ;

assign sum[193] = \sum[193]~output_o ;

assign sum[194] = \sum[194]~output_o ;

assign sum[195] = \sum[195]~output_o ;

assign sum[196] = \sum[196]~output_o ;

assign sum[197] = \sum[197]~output_o ;

assign sum[198] = \sum[198]~output_o ;

assign sum[199] = \sum[199]~output_o ;

assign sum[200] = \sum[200]~output_o ;

assign sum[201] = \sum[201]~output_o ;

assign sum[202] = \sum[202]~output_o ;

assign sum[203] = \sum[203]~output_o ;

assign sum[204] = \sum[204]~output_o ;

assign sum[205] = \sum[205]~output_o ;

assign sum[206] = \sum[206]~output_o ;

assign sum[207] = \sum[207]~output_o ;

assign sum[208] = \sum[208]~output_o ;

assign sum[209] = \sum[209]~output_o ;

assign sum[210] = \sum[210]~output_o ;

assign sum[211] = \sum[211]~output_o ;

assign sum[212] = \sum[212]~output_o ;

assign sum[213] = \sum[213]~output_o ;

assign sum[214] = \sum[214]~output_o ;

assign sum[215] = \sum[215]~output_o ;

assign sum[216] = \sum[216]~output_o ;

assign sum[217] = \sum[217]~output_o ;

assign sum[218] = \sum[218]~output_o ;

assign sum[219] = \sum[219]~output_o ;

assign sum[220] = \sum[220]~output_o ;

assign sum[221] = \sum[221]~output_o ;

assign sum[222] = \sum[222]~output_o ;

assign sum[223] = \sum[223]~output_o ;

assign sum[224] = \sum[224]~output_o ;

assign sum[225] = \sum[225]~output_o ;

assign sum[226] = \sum[226]~output_o ;

assign sum[227] = \sum[227]~output_o ;

assign sum[228] = \sum[228]~output_o ;

assign sum[229] = \sum[229]~output_o ;

assign sum[230] = \sum[230]~output_o ;

assign sum[231] = \sum[231]~output_o ;

assign sum[232] = \sum[232]~output_o ;

assign sum[233] = \sum[233]~output_o ;

assign sum[234] = \sum[234]~output_o ;

assign sum[235] = \sum[235]~output_o ;

assign sum[236] = \sum[236]~output_o ;

assign sum[237] = \sum[237]~output_o ;

assign sum[238] = \sum[238]~output_o ;

assign sum[239] = \sum[239]~output_o ;

assign sum[240] = \sum[240]~output_o ;

assign sum[241] = \sum[241]~output_o ;

assign sum[242] = \sum[242]~output_o ;

assign sum[243] = \sum[243]~output_o ;

assign sum[244] = \sum[244]~output_o ;

assign sum[245] = \sum[245]~output_o ;

assign sum[246] = \sum[246]~output_o ;

assign sum[247] = \sum[247]~output_o ;

assign sum[248] = \sum[248]~output_o ;

assign sum[249] = \sum[249]~output_o ;

assign sum[250] = \sum[250]~output_o ;

assign sum[251] = \sum[251]~output_o ;

assign sum[252] = \sum[252]~output_o ;

assign sum[253] = \sum[253]~output_o ;

assign sum[254] = \sum[254]~output_o ;

assign sum[255] = \sum[255]~output_o ;

assign sum[256] = \sum[256]~output_o ;

assign sum[257] = \sum[257]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
