NDFramePage.OnPageTitleLoaded("File:mvau_stream/mvau_stream_control_block.sv","mvau_stream_control_block.sv");NDSummary.OnSummaryLoaded("File:mvau_stream/mvau_stream_control_block.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[508,0,2,"Module","Module"],[509,0,3,"<span class=\"Qualifier\">MVAU Streaming Block Control Unit (mvau_stream_control_block.</span>&#8203;sv)","MVAU_Streaming_Block_Control_Unit"],[510,0,2,"Signals","Signals"],[511,0,4,"inp_active","inp_active"],[512,0,4,"do_mvau_stream","do_mvau_stream"],[513,0,4,"sf_full","sf_full"],[514,0,4,"ap_start","ap_start"],[515,0,4,"halt_mvau_stream","halt_mvau_stream"],[516,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[517,0,1,"SF_CNT","SF_CNT"],[518,0,1,"DLY_WAIT_READY","DLY_WAIT_READY"],[519,0,2,"Signals","Signals(2)"],[520,0,4,"State variables","State_variables"],[521,0,4,"nf_clr","nf_clr"],[522,0,4,"nf_zero","nf_zero"],[523,0,4,"nf_cnt","nf_cnt"],[524,0,4,"nf_full","nf_full"],[525,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[526,0,1,"PRES_STATE","PRES_STATE"],[527,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[528,0,0,"NEXT_STATE","NEXT_STATE"],[529,0,0,"STATE_OUT","STATE_OUT"],[530,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[531,0,1,"NF_CLR","NF_CLR"],[532,0,1,"WRDY","WRDY"],[533,0,1,"NF_CNT","NF_CNT"],[534,0,1,"SF_CNT","SF_CNT(2)"],[535,0,1,"AP_START","AP_START"],[536,0,1,"SF_CLR","SF_CLR"]]);