Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/10-openroad-detailedrouting/counter_dut.odb'…
Reading design constraints file at 'counter_dut.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_2.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[WARNING CTS-0105] Net "clk" already has clock buffer clkbuf_0_clk. Skipping...
[WARNING CTS-0105] Net "clknet_0_clk" already has clock buffer clkbuf_1_1__f_clk. Skipping...
[WARNING CTS-0105] Net "clknet_1_1__leaf_clk" already has clock buffer clkbuf_1_1__f_clk. Skipping...
[WARNING CTS-0105] Net "clknet_1_0__leaf_clk" already has clock buffer clkbuf_1_0__f_clk. Skipping...
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              3      75.07
  Timing Repair Buffer                      7      26.28
  Inverter                                  1       3.75
  Sequential cell                           4      80.08
  Multi-Input combinational cell           22     132.63
  Total                                    37     317.80
Writing OpenROAD database to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.odb'…
Writing netlist to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.nl.v'…
Writing powered netlist to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.pnl.v'…
Writing layout to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.def'…
Writing timing constraints to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             395.3 u
legalized HPWL            414.8 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 9 instances
[INFO DPL-0021] HPWL before             414.8 u
[INFO DPL-0022] HPWL after              395.3 u
[INFO DPL-0023] HPWL delta               -4.7 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              3      75.07
  Timing Repair Buffer                      7      26.28
  Inverter                                  1       3.75
  Sequential cell                           4      80.08
  Multi-Input combinational cell           22     132.63
  Total                                    37     317.80
Writing OpenROAD database to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.odb'…
Writing netlist to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.nl.v'…
Writing powered netlist to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.pnl.v'…
Writing layout to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.def'…
Writing timing constraints to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-00-19/14-openroad-cts-1/counter_dut.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 0.
[INFO CTS-0004] Total number of Buffers Inserted: 0.
[INFO CTS-0005] Total number of Clock Subnets: 0.
[INFO CTS-0006] Total number of Sinks: 0.
%OL_END_REPORT
