# ./config/COLUTAV2

[Categories]
# channelName: Template, FPGA address, i2cAddress, ADC
global: Global,0,8,00000000
ch1: SlowControl,0,0,00000001
ch2: SlowControl,0,0,00000010
exp1: SlowControl,0,0,00001000
exp2: Experimental,0,0,00000100
ad9650_duty: AD9650_duty,1
ad9650_sync: AD9650_sync,1
ad9650_clock: AD9650_clock,1
ad9650_phase: AD9650_phase,1
dacA: DACA,2
dacB: DACB,2
ad121: AD121,3
histogram: Histogram,4
ad9508: AD9508,5
misc__: Misc,3

[SlowControl]
Total: 224
# This is for DRE(x1) mode.  MS=0: autogain; MS=1: gain select.  GS=0: x4 gain; GS=1: x1 gain
#Total: 240
# MSB to LSB
DriveStrength: 1
PBoostVREF: 00110111
NBoostVREF: 00110111
MainAmpVREF: 00110111
PBoostBias: 00110
NBoostBias: 00110
MainBias: 00110
FStageDelay: 11111111
CStageDelay: 11111111
DecisionWidth: 0
CalRegB: 000000000
CalRegA: 000000000
EnableCalFStage: 0
EnableCalCStage: 0
EnableDREToSAR: 0
EnableExtToSAR: 0
MS: 1
GS: 1
ENSARIN: 1
ENASD: 1
OUTEXTERNALEN: 0
IDAC: 10101000
CLK_EN: 1
AmpSt2: 000
REFDAC: 101
CAPGAIN: 00000
BLShiftSA: 0
MilSt2CMFB_EN: 0
BLPol: 1
BLShift: 0
Gain4Pedestal: 100001100100
GainOffset: 000000000000
SARCStage5: 10000000000000
SARCStage4: 1000000000000
SARCStage3: 100000000000
SARCStage2: 10000000000
SARCStage1: 1000000000
SARCStage0: 100000000
SARFStage9: 1000000000
SARFStage8: 100000000
SerializerMode: 0
CorrectionMode: 1
ArithmeticMode: 11

[Global]
Total: 64
SARENABLEExperimental: 1
SARENABLEChannel1: 1
SARENABLEChannel2: 1
switchcapvoltageselect: 100
capselect: 00101
deviceselect: 000
IOAunitygain: 0
IOAfrontendgain: 000
IOAbackendgain: 111
IOAoffsetenable: 0
IOAEnableFirstStageN: 1
IOAEnableFirstStageP: 1
IOAEnableSecondStage: 1
IOAbiasDAC: 01010
dosiemeterSelect: 0000
dosiemeterbiasDAC: 01011
spareDAC: 00000
MUXOUTselect: 00
MUXAMPselect: 00
MUXINselect: 00
Fill: 0
drivestrength: 1
syncmode: 10

[AD9650_duty]
Total: 64
Addr: 0000000001001
Data: 00000001

[AD9650_sync]
Total: 64
Addr: 0000100000000
Data: 00000111

[AD9650_clock]
Total: 64
Addr: 0000000001011
Data: 00000011

[AD9650_phase]
Total: 64
ReadWrite: 1
Phase: 1
Fill: 00000000000000000000000000

[DACA]
# Fill5, Fill2  are the DAC command   (MSB->LSB)
# Fill4, Fill1 are the DAC addresses (MSB->LSB)
# Fill5, Fill4 are part of SPI2
# Fill2, Fill1 are part of SPI1
# Fill3 = {SPI length, RSTSel, RST, LDAC1, LDAC0} (MSB->LSB)
Total: 56
Fill5: 0001
Fill4: 0001
# SPI2 is DRE+SAR DAC
SPI2: 1000000000000000
Fill3: 11001
Fill2: 0001
Fill1: 0001
# SPI1 is Dosimeter DAC
SPI1: 1000000000000000

[DACB]
Total: 56
Fill5: 0001
Fill4: 1000
SPI2: 1000000000000000
Fill3: 11001
Fill2: 0001
Fill1: 1000
SPI1: 1000000000000000

[AD121]
Total:64
SPB: 0
SPA: 0
SCLKSpeed: 00001

[Histogram]
Total: 32
ShiftBits: 0
Read: 0
Reset: 1
Fill: 00
Number: 0000000000111111111111

[AD9508]
Total: 24
BCRSTperiod: 111111111111
BCRSTenable: 1
SYNCBduration: 010
RSTBduration: 010
SYNCBenable: 1
RSTBenable: 1

[Experimental]
Total: 224
EnableDREToSAR: 0
EnableExtToSAR: 0
MS: 1
GS: 1
ENSARIN: 1
ENASD: 1
OUTEXTERNALEN: 0
IDAC: 10101000
CLK_EN: 1
AmpSt2: 000
REFDAC: 000
CAPGAIN: 00000
BLShiftSA: 0
MilSt2CMFB_EN: 0
BLPol: 1
BLShift: 0
Fill: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

[Misc]
# double-underscore represents a read-only configuration bit
Total: 8
Fill: 0
I2C_USB_done__: 1
Last_I2C_ACK__: 0
AD121_done__: 1
PLL_Locked__: 1111
