// Seed: 1576860068
module module_0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd40,
    parameter id_13 = 32'd41
) (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    output supply1 id_4,
    input wor id_5,
    output wire id_6,
    input wire id_7,
    output uwire id_8,
    output tri0 id_9,
    input supply1 id_10
);
  generate
    defparam id_12.id_13 = 1;
  endgenerate
  module_0();
  wor id_14 = id_0#(.id_5(id_13));
  wire id_15, id_16, id_17;
  assign id_16 = 1;
endmodule
