#PBL preamble and RCW header for T1024RDB
aa55aa55 010e0100
#SerDes Protocol: 0x5A
#Core/DDR: 1200Mhz/800MT/s with single source clock
#0808000c 00000000 00000000 00000000
#2d000003 00000012 5c027000 21000000
#00000000 00000000 00000000 00033f00
#00000704 49260208 00000000 00000006

#SENAO
#Core/DDR: 1200Mhz/1600MT/s with single source clock
#0810000c 00000000 00000000 00000000
#2d000003 00000012 5c027000 21000000
#00000000 00000000 00000000 00033f00
#00000704 49260208 00000000 00000006

#SENAO
#Core/DDR: 1200Mhz/1600MT/s with single source clock, SATA 125MHz
#0810000c 00000000 00000000 00000000
#2d000003 0000001a 5c027000 21000000
#00000000 00000000 00000000 00033f00
#00000704 49260208 00000000 00000006

#SENAO
#Core/DDR: 1200Mhz/1600MT/s with single source clock, SATA 125MHz, 1G, 436-437: 10 (3.3V)
0810000c 00000000 00000000 00000000
2d000003 0000001a 5c027000 21000000
00000000 00000000 00000000 00033f00
00000704 49260a08 00000000 00000006
