// Seed: 3130885427
module module_0 #(
    parameter id_2 = 32'd4
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  assign module_1.id_1 = 0;
  input wire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [1 'h0 : id_2] id_6;
  ;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
    , id_5,
    output tri0 id_2,
    input  tri1 id_3
);
  assign id_5 = -1 && {id_3{-1}};
  assign id_1 = -1 - -1;
  localparam id_6 = -1'b0, id_7 = 1;
  always $signed(id_7);
  ;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_6,
      id_5,
      id_6
  );
  tri0 id_8;
  ;
  assign id_8 = -1'b0;
  wire id_9;
  wire id_10;
endmodule : SymbolIdentifier
