dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
RandomX_Rom.v,verilog,xil_defaultlib,../../../../RandomX_normal.srcs/sources_1/ip/RandomX_Rom/sim/RandomX_Rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
