ISim log file
Running: D:\Verilog\MIPS\Mips_testfinal_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Verilog/MIPS/Mips_testfinal_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Verilog/MIPS/Alu_final.v" Line 30.  For instance Alu_final/A1/, width 4 of formal port ctrl is not equal to width 6 of actual signal control.
WARNING: File "D:/Verilog/MIPS/Alu_final.v" Line 30.  For instance Alu_final/C2/, width 4 of formal port ctrl is not equal to width 6 of actual signal control.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
