


ARM Macro Assembler    Page 1 


    1 00000000         ;/*
    2 00000000         ; * Copyright (c) 2013-2018 Arm Limited. All rights rese
                       rved.
    3 00000000         ; *
    4 00000000         ; * SPDX-License-Identifier: Apache-2.0
    5 00000000         ; *
    6 00000000         ; * Licensed under the Apache License, Version 2.0 (the 
                       License); you may
    7 00000000         ; * not use this file except in compliance with the Lice
                       nse.
    8 00000000         ; * You may obtain a copy of the License at
    9 00000000         ; *
   10 00000000         ; * www.apache.org/licenses/LICENSE-2.0
   11 00000000         ; *
   12 00000000         ; * Unless required by applicable law or agreed to in wr
                       iting, software
   13 00000000         ; * distributed under the License is distributed on an A
                       S IS BASIS, WITHOUT
   14 00000000         ; * WARRANTIES OR CONDITIONS OF ANY KIND, either express
                        or implied.
   15 00000000         ; * See the License for the specific language governing 
                       permissions and
   16 00000000         ; * limitations under the License.
   17 00000000         ; *
   18 00000000         ; * ----------------------------------------------------
                       -------------------------
   19 00000000         ; *
   20 00000000         ; * Project:     CMSIS-RTOS RTX
   21 00000000         ; * Title:       Cortex-M4F Exception handlers
   22 00000000         ; *
   23 00000000         ; * ----------------------------------------------------
                       -------------------------
   24 00000000         ; */
   25 00000000         
   26 00000000         
   27 00000000 00000014 
                       I_T_RUN_OFS
                               EQU              20          ; osRtxInfo.thread.
                                                            run offset
   28 00000000 00000038 
                       TCB_SP_OFS
                               EQU              56          ; TCB.SP offset
   29 00000000 00000022 
                       TCB_SF_OFS
                               EQU              34          ; TCB.stack_frame o
                                                            ffset
   30 00000000         
   31 00000000         
   32 00000000                 PRESERVE8
   33 00000000                 THUMB
   34 00000000         
   35 00000000         
   36 00000000                 AREA             |.constdata|, DATA, READONLY
   37 00000000                 EXPORT           irqRtxLib
   38 00000000 00      irqRtxLib
                               DCB              0           ; Non weak library 
                                                            reference
   39 00000001         
   40 00000001         



ARM Macro Assembler    Page 2 


   41 00000001                 AREA             |.text|, CODE, READONLY
   42 00000000         
   43 00000000         
   44 00000000         SVC_Handler
                               PROC
   45 00000000                 EXPORT           SVC_Handler
   46 00000000                 IMPORT           osRtxUserSVC
   47 00000000                 IMPORT           osRtxInfo
   48 00000000                 IF               :DEF:MPU_LOAD
   50                          ENDIF
   51 00000000         
   52 00000000 F01E 0F04       TST              LR,#0x04    ; Determine return 
                                                            stack from EXC_RETU
                                                            RN bit 2
   53 00000004 BF0C            ITE              EQ
   54 00000006 F3EF 8008       MRSEQ            R0,MSP      ; Get MSP if return
                                                             stack is MSP
   55 0000000A F3EF 8009       MRSNE            R0,PSP      ; Get PSP if return
                                                             stack is PSP
   56 0000000E         
   57 0000000E 6981            LDR              R1,[R0,#24] ; Load saved PC fro
                                                            m stack
   58 00000010 F811 1C02       LDRB             R1,[R1,#-2] ; Load SVC number
   59 00000014 BB91            CBNZ             R1,SVC_User ; Branch if not SVC
                                                             0
   60 00000016         
   61 00000016 B501            PUSH             {R0,LR}     ; Save SP and EXC_R
                                                            ETURN
   62 00000018 E890 100F       LDM              R0,{R0-R3,R12} ; Load function 
                                                            parameters and addr
                                                            ess from stack
   63 0000001C 47E0            BLX              R12         ; Call service func
                                                            tion
   64 0000001E E8BD 5000       POP              {R12,LR}    ; Restore SP and EX
                                                            C_RETURN
   65 00000022 E88C 0003       STM              R12,{R0-R1} ; Store function re
                                                            turn values
   66 00000026         
   67 00000026         SVC_Context
   68 00000026 4B24            LDR              R3,=osRtxInfo+I_T_RUN_OFS ; Loa
                                                            d address of osRtxI
                                                            nfo.run
   69 00000028 E893 0006       LDM              R3,{R1,R2}  ; Load osRtxInfo.th
                                                            read.run: curr & ne
                                                            xt
   70 0000002C 4291            CMP              R1,R2       ; Check if thread s
                                                            witch is required
   71 0000002E BF08            IT               EQ
   72 00000030 4770            BXEQ             LR          ; Exit when threads
                                                             are the same
   73 00000032         
   74 00000032 B941            CBNZ             R1,SVC_ContextSave ; Branch if 
                                                            running thread is n
                                                            ot deleted
   75 00000034 F01E 0F10       TST              LR,#0x10    ; Check if extended
                                                             stack frame
   76 00000038 D110            BNE              SVC_ContextSwitch
   77 0000003A 4920            LDR              R1,=0xE000EF34 ; FPCCR Address
   78 0000003C 6808            LDR              R0,[R1]     ; Load FPCCR



ARM Macro Assembler    Page 3 


   79 0000003E F020 0001       BIC              R0,R0,#1    ; Clear LSPACT (Laz
                                                            y state)
   80 00000042 6008            STR              R0,[R1]     ; Store FPCCR
   81 00000044 E00A            B                SVC_ContextSwitch
   82 00000046         
   83 00000046         SVC_ContextSave
   84 00000046 E92C 0FF0       STMDB            R12!,{R4-R11} ; Save R4..R11
   85 0000004A F01E 0F10       TST              LR,#0x10    ; Check if extended
                                                             stack frame
   86 0000004E BF08            IT               EQ
   87 00000050 ED2C 8A10       VSTMDBEQ         R12!,{S16-S31} 
                                                            ;  Save VFP S16.S31
                                                            
   88 00000054 F8C1 C038       STR              R12,[R1,#TCB_SP_OFS] ; Store SP
                                                            
   89 00000058 F881 E022       STRB             LR, [R1,#TCB_SF_OFS] ; Store st
                                                            ack frame informati
                                                            on
   90 0000005C         
   91 0000005C         SVC_ContextSwitch
   92 0000005C 601A            STR              R2,[R3]     ; osRtxInfo.thread.
                                                            run: curr = next
   93 0000005E         
   94 0000005E                 IF               :DEF:MPU_LOAD
   99                          ENDIF
  100 0000005E         
  101 0000005E         SVC_ContextRestore
  102 0000005E F892 1022       LDRB             R1,[R2,#TCB_SF_OFS] ; Load stac
                                                            k frame information
                                                            
  103 00000062 6B90            LDR              R0,[R2,#TCB_SP_OFS] ; Load SP
  104 00000064 F061 0EFF       ORR              LR,R1,#0xFFFFFF00 
                                                            ; Set EXC_RETURN
  105 00000068         
  106 00000068 F01E 0F10       TST              LR,#0x10    ; Check if extended
                                                             stack frame
  107 0000006C BF08            IT               EQ
  108 0000006E ECB0 8A10       VLDMIAEQ         R0!,{S16-S31} ;  Restore VFP S1
                                                            6..S31
  109 00000072 E8B0 0FF0       LDMIA            R0!,{R4-R11} ; Restore R4..R11
  110 00000076 F380 8809       MSR              PSP,R0      ; Set PSP
  111 0000007A         
  112 0000007A         SVC_Exit
  113 0000007A 4770            BX               LR          ; Exit from handler
                                                            
  114 0000007C         
  115 0000007C         SVC_User
  116 0000007C 4A10            LDR              R2,=osRtxUserSVC ; Load address
                                                             of SVC table
  117 0000007E 6813            LDR              R3,[R2]     ; Load SVC maximum 
                                                            number
  118 00000080 4299            CMP              R1,R3       ; Check SVC number 
                                                            range
  119 00000082 D8FA            BHI              SVC_Exit    ; Branch if out of 
                                                            range
  120 00000084         
  121 00000084 B501            PUSH             {R0,LR}     ; Save SP and EXC_R
                                                            ETURN
  122 00000086 F852 C021       LDR              R12,[R2,R1,LSL #2] ; Load addre



ARM Macro Assembler    Page 4 


                                                            ss of SVC function
  123 0000008A C80F            LDM              R0,{R0-R3}  ; Load function par
                                                            ameters from stack
  124 0000008C 47E0            BLX              R12         ; Call service func
                                                            tion
  125 0000008E E8BD 5000       POP              {R12,LR}    ; Restore SP and EX
                                                            C_RETURN
  126 00000092 F8CC 0000       STR              R0,[R12]    ; Store function re
                                                            turn value
  127 00000096         
  128 00000096 4770            BX               LR          ; Return from handl
                                                            er
  129 00000098         
  130 00000098                 ALIGN
  131 00000098                 ENDP
  132 00000098         
  133 00000098         
  134 00000098         PendSV_Handler
                               PROC
  135 00000098                 EXPORT           PendSV_Handler
  136 00000098                 IMPORT           osRtxPendSV_Handler
  137 00000098         
  138 00000098 B501            PUSH             {R0,LR}     ; Save EXC_RETURN
  139 0000009A F7FF FFFE       BL               osRtxPendSV_Handler ; Call osRt
                                                            xPendSV_Handler
  140 0000009E E8BD 4001       POP              {R0,LR}     ; Restore EXC_RETUR
                                                            N
  141 000000A2 F3EF 8C09       MRS              R12,PSP
  142 000000A6 E7BE            B                SVC_Context
  143 000000A8         
  144 000000A8                 ALIGN
  145 000000A8                 ENDP
  146 000000A8         
  147 000000A8         
  148 000000A8         SysTick_Handler
                               PROC
  149 000000A8                 EXPORT           SysTick_Handler
  150 000000A8                 IMPORT           osRtxTick_Handler
  151 000000A8         
  152 000000A8 B501            PUSH             {R0,LR}     ; Save EXC_RETURN
  153 000000AA F7FF FFFE       BL               osRtxTick_Handler ; Call osRtxT
                                                            ick_Handler
  154 000000AE E8BD 4001       POP              {R0,LR}     ; Restore EXC_RETUR
                                                            N
  155 000000B2 F3EF 8C09       MRS              R12,PSP
  156 000000B6 E7B6            B                SVC_Context
  157 000000B8         
  158 000000B8                 ALIGN
  159 000000B8                 ENDP
  160 000000B8         
  161 000000B8         
  162 000000B8                 END
              00000014 
              E000EF34 
              00000000 
Command Line: --debug --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --depend=debug
\irq_cm4f.d -odebug\irq_cm4f.o -Iboard -Isource -ICMSIS -I.\RTE\CMSIS -I.\RTE\C
ompiler -I.\RTE\Device\MK64FN1M0VLL12 -I.\RTE\USB -I.\RTE\_DEBUG_MK64FN1M_Flash
 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK



ARM Macro Assembler    Page 5 


\ARM\CMSIS\5.7.0\CMSIS\Driver\Include -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMS
IS\RTOS2\Include -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\RTOS2\RTX\Include 
-IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\RTOS2\RTX\Include1 -IC:\Keil_v5\ARM
\PACK\Keil\ARM_Compiler\1.6.3\Include -IC:\Keil_v5\ARM\PACK\Keil\MDK-Middleware
\7.11.0\USB\Include -IC:\Keil_v5\ARM\PACK\NXP\MK64F12_DFP\12.1.0 -IC:\Keil_v5\A
RM\PACK\NXP\MK64F12_DFP\12.1.0\components\lists -IC:\Keil_v5\ARM\PACK\NXP\MK64F
12_DFP\12.1.0\components\serial_manager -IC:\Keil_v5\ARM\PACK\NXP\MK64F12_DFP\1
2.1.0\components\uart -IC:\Keil_v5\ARM\PACK\NXP\MK64F12_DFP\12.1.0\drivers -IC:
\Keil_v5\ARM\PACK\NXP\MK64F12_DFP\12.1.0\utilities\debug_console -IC:\Keil_v5\A
RM\PACK\NXP\MK64F12_DFP\12.1.0\utilities\str --predefine="__RTX SETA 1" --prede
fine="__UVISION_VERSION SETA 529" --predefine="_RTE_ SETA 1" --predefine="CPU_M
K64FN1M0VLL12 SETA 1" --predefine="DEBUG SETA 1" --list=.\output\irq_cm4f.lst C
:\Keil_v5\ARM\PACK\ARM\CMSIS\5.7.0\CMSIS\RTOS2\RTX\Source\ARM\irq_cm4f.s
