Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Nov 23 14:15:52 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   XLXI_511/XLXI_476/Mram_pen1_RAMD_D1_O
   XLXI_511/XLXI_476/Mram_pen2_RAMD_D1_O
   XLXI_511/XLXI_476/Mram_pen_RAMD_D1_O
   XLXI_512/GA_interrupt/Mram_pen_RAMD_D1_O


