#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec  2 23:12:45 2021
# Process ID: 100397
# Current directory: /misc/scratch/zwei1/raw_data
# Command line: vivado -mode batch -source /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/run_tcl.tcl
# Log file: /misc/scratch/zwei1/raw_data/vivado.log
# Journal file: /misc/scratch/zwei1/raw_data/vivado.jou
#-----------------------------------------------------------
source /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v
# synth_design -part xc7z020clg484-3 -top LU
Command: synth_design -part xc7z020clg484-3 -top LU
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 100718 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1396.953 ; gain = 88.996 ; free physical = 314824 ; free virtual = 349513
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LU' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:187]
INFO: [Synth 8-638] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2822]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3488]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3454]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[6:0]' into 'curReadAddrDelay11_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3666]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[6:0]' into 'curWriteAddr_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3976]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[127:0]' into 'curWriteByteEn_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3977]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3666]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3976]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3977]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[6:0]' into 'curReadAddrDelay10_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3665]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[6:0]' into 'curReadAddrDelay9_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3664]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[6:0]' into 'curReadAddrDelay8_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3663]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[6:0]' into 'curReadAddrDelay7_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3662]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[6:0]' into 'curReadAddrDelay6_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3661]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[6:0]' into 'curReadAddrDelay5_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3660]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[6:0]' into 'curReadAddrDelay4_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3659]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[6:0]' into 'curReadAddrDelay3_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3658]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[6:0]' into 'curReadAddrDelay2_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3657]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[6:0]' into 'curReadAddrDelay1_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3656]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[6:0]' into 'curReadAddrDelay0_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3655]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3655]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3656]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3657]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3658]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3659]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3660]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3661]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3662]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3663]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3664]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3665]
INFO: [Synth 8-256] done synthesizing module 'LUControl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2822]
INFO: [Synth 8-638] synthesizing module 'fpu_div' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2435]
INFO: [Synth 8-638] synthesizing module 'div_24b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2586]
INFO: [Synth 8-256] done synthesizing module 'div_24b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2586]
INFO: [Synth 8-256] done synthesizing module 'fpu_div' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2435]
INFO: [Synth 8-638] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2392]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
	Parameter DATA_WIDTH bound to: 12'b010000000000 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_ram' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
INFO: [Synth 8-256] done synthesizing module 'ram' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2392]
INFO: [Synth 8-638] synthesizing module 'ram1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2349]
INFO: [Synth 8-256] done synthesizing module 'ram1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2349]
INFO: [Synth 8-638] synthesizing module 'ram2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2306]
INFO: [Synth 8-256] done synthesizing module 'ram2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2306]
INFO: [Synth 8-638] synthesizing module 'ram3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2264]
INFO: [Synth 8-256] done synthesizing module 'ram3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2264]
INFO: [Synth 8-638] synthesizing module 'top_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2225]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_ram__parameterized0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
INFO: [Synth 8-256] done synthesizing module 'top_ram' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2225]
INFO: [Synth 8-638] synthesizing module 'mult_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:893]
INFO: [Synth 8-638] synthesizing module 'fpmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1280]
INFO: [Synth 8-638] synthesizing module 'preprocess' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2155]
INFO: [Synth 8-256] done synthesizing module 'preprocess' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2155]
INFO: [Synth 8-638] synthesizing module 'special' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2101]
INFO: [Synth 8-256] done synthesizing module 'special' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2101]
INFO: [Synth 8-638] synthesizing module 'prenorm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1811]
INFO: [Synth 8-256] done synthesizing module 'prenorm' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1811]
INFO: [Synth 8-638] synthesizing module 'multiply_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1795]
INFO: [Synth 8-256] done synthesizing module 'multiply_a' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1795]
INFO: [Synth 8-638] synthesizing module 'exponent' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1773]
INFO: [Synth 8-256] done synthesizing module 'exponent' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1773]
INFO: [Synth 8-638] synthesizing module 'normalize' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1753]
INFO: [Synth 8-256] done synthesizing module 'normalize' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1753]
INFO: [Synth 8-638] synthesizing module 'shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1567]
INFO: [Synth 8-256] done synthesizing module 'shift' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1567]
INFO: [Synth 8-638] synthesizing module 'round' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1461]
INFO: [Synth 8-256] done synthesizing module 'round' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1461]
INFO: [Synth 8-638] synthesizing module 'flag' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1441]
INFO: [Synth 8-256] done synthesizing module 'flag' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1441]
INFO: [Synth 8-638] synthesizing module 'assemble' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1394]
INFO: [Synth 8-256] done synthesizing module 'assemble' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1394]
INFO: [Synth 8-256] done synthesizing module 'fpmul' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1280]
INFO: [Synth 8-638] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:915]
INFO: [Synth 8-256] done synthesizing module 'fpu_add' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:915]
INFO: [Synth 8-256] done synthesizing module 'mult_add' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:893]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:569]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:638]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg0_reg[6:0]' into 'leftReadAddr0Reg0_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:514]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:514]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg1_reg[6:0]' into 'leftReadAddr0Reg1_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:522]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:522]
INFO: [Synth 8-256] done synthesizing module 'LU' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:187]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[127]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[126]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[125]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[124]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[123]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[122]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[121]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[120]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[119]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[118]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[117]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[116]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[115]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[114]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[113]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[112]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[111]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[110]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[109]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[108]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[107]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[106]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[105]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[104]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[103]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[102]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[101]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[100]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[99]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[98]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[97]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[96]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[95]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[94]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[93]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[92]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[91]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[90]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[89]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[88]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[87]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[86]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[85]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[84]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[83]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[82]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[81]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[80]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[79]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[78]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[77]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[76]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[75]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[74]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[73]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[72]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[71]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[70]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[69]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[68]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[67]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[66]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[65]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[64]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[63]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[62]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[61]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[60]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[59]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[58]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[57]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[56]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[55]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[54]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[53]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[52]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.500 ; gain = 156.543 ; free physical = 314664 ; free virtual = 349354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1464.500 ; gain = 156.543 ; free physical = 314702 ; free virtual = 349403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1472.496 ; gain = 164.539 ; free physical = 314702 ; free virtual = 349402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element leftIdx_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3099]
WARNING: [Synth 8-6014] Unused sequential element nextTopIdx_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3139]
WARNING: [Synth 8-6014] Unused sequential element i1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3158]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3479]
WARNING: [Synth 8-6014] Unused sequential element divCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3484]
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i1modkByteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1805]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1151]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE2 |                             0110 |                             0010
                 iSTATE3 |                             0111 |                             0011
                 iSTATE1 |                             0011 |                             1110
                 iSTATE5 |                             1000 |                             0100
                 iSTATE6 |                             1010 |                             1101
                 iSTATE7 |                             1001 |                             0101
                 iSTATE8 |                             0100 |                             0110
                 iSTATE9 |                             1011 |                             0111
                iSTATE10 |                             1100 |                             1000
                iSTATE11 |                             1101 |                             1001
                iSTATE12 |                             1110 |                             1010
                 iSTATE4 |                             0010 |                             1100
                iSTATE13 |                             0101 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'LUControl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1488.516 ; gain = 180.559 ; free physical = 314596 ; free virtual = 349287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          32|     10619|
|2     |LU__GCB0      |           1|     44922|
|3     |LU__GCB1      |           1|      9925|
|4     |fpu_div       |           1|     11113|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 33    
	   2 Input     25 Bit       Adders := 32    
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 128   
	   4 Input     10 Bit       Adders := 32    
	   3 Input      8 Bit       Adders := 66    
	   2 Input      8 Bit       Adders := 793   
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 129   
+---Registers : 
	             1024 Bit    Registers := 20    
	              128 Bit    Registers := 43    
	               32 Bit    Registers := 171   
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 43    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 66    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 37    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 24    
+---RAMs : 
	               7K Bit         RAMs := 4     
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 6     
	  32 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 32    
	   2 Input     48 Bit        Muxes := 64    
	   2 Input     47 Bit        Muxes := 23    
	   2 Input     32 Bit        Muxes := 34    
	   4 Input     31 Bit        Muxes := 32    
	   2 Input     31 Bit        Muxes := 64    
	   5 Input     31 Bit        Muxes := 32    
	  23 Input     27 Bit        Muxes := 64    
	   2 Input     25 Bit        Muxes := 96    
	   2 Input     24 Bit        Muxes := 256   
	   2 Input     23 Bit        Muxes := 64    
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 96    
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      7 Bit        Muxes := 25    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 35    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 189   
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LU 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 12    
	              128 Bit    Registers := 8     
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 6     
	                7 Bit    Registers := 14    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 34    
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module div_24b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
Module fpu_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module preprocess 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module special 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module prenorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	  23 Input     27 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
Module exponent 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
Module normalize 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
Module assemble 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpmul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mult_add 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 35    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 37    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 37    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	  32 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 19    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
WARNING: [Synth 8-6014] Unused sequential element curWriteByteEn1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:847]
WARNING: [Synth 8-6014] Unused sequential element curWriteByteEn1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:871]
WARNING: [Synth 8-6014] Unused sequential element curWriteByteEn0Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:842]
WARNING: [Synth 8-6014] Unused sequential element curWriteByteEn0Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:866]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn0Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:495]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn0Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:518]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:499]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:523]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:870]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:846]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:869]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:845]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:865]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:841]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:864]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:840]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:521]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:498]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:516]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:494]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg2_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:720]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:716]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:712]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddr_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3987]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3820]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3820]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay2_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3821]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay3_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3822]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay4_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3823]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay5_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3827]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay6_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3828]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay7_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3829]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay8_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3830]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay9_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3831]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay10_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3832]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay11_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3833]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay12_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3834]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay13_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3835]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay14_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3836]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay15_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3837]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay16_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3838]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay17_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3839]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay18_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3840]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay19_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3841]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay20_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3842]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay21_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3843]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay22_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3844]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay23_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3845]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay24_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3846]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay25_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3847]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay26_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3848]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay27_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3849]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay28_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3850]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay29_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3851]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay30_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3852]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topWriteAddrDelay31_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3853]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg2_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:719]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:715]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:711]
WARNING: [Synth 8-3936] Found unconnected internal register 'conBlock/topReadAddr_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3982]
INFO: [Synth 8-5544] ROM "conBlock/topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "conBlock/updateCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element conBlock/i1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3158]
WARNING: [Synth 8-6014] Unused sequential element conBlock/nextTopIdx_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3139]
WARNING: [Synth 8-6014] Unused sequential element conBlock/leftIdx_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3099]
WARNING: [Synth 8-6014] Unused sequential element conBlock/counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3479]
WARNING: [Synth 8-6014] Unused sequential element conBlock/divCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3484]
WARNING: [Synth 8-6014] Unused sequential element currentBlock0/inst1/out1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4039]
WARNING: [Synth 8-6014] Unused sequential element currentBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element currentBlock1/inst1/out1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4039]
WARNING: [Synth 8-6014] Unused sequential element currentBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock0/inst1/out1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4039]
WARNING: [Synth 8-6014] Unused sequential element leftBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock1/inst1/out1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4039]
WARNING: [Synth 8-6014] Unused sequential element leftBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element topBlock/inst2/out1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4039]
WARNING: [Synth 8-6014] Unused sequential element topBlock/inst2/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'rec/d_man_reg[23]' (FD) to 'rec/n_man_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rec/\n_man_reg[23] )
WARNING: [Synth 8-3332] Sequential element (n_man_reg[23]) is unused and will be removed from module fpu_div.
INFO: [Synth 8-3886] merging instance 'mult_add:/ADD/b_reg[30]' (FD) to 'mult_add:/ADD/b_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_add:/ADD/\b_reg[31] )
WARNING: [Synth 8-3332] Sequential element (b_reg[31]) is unused and will be removed from module fpu_add.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[74] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[77] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[80] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[81] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[82] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[84] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[85] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[87] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[88] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[89] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[90] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[92] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[93] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[94] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[96] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[97] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[100]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[101]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[101]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[102]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[102]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[103]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[104]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[105]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[106]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[106]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[107]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[108]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[109]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[109]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[110]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[110]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[111]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[112]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[113]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[113]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[114]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[114]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[115]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[116]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[117]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[117]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[118]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[118]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[119]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[120]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[121]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[122]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[124]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[125]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[126]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[0]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[1]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[2]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[3]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[4]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[5]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[6]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[7]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[8]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[9]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[10]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[11]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[12]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[13]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[14]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[15]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[16]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[17]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[18]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[19]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[20]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[21]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[22]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[23]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[24]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[25]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[26]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[27]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[28]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[29]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[30]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[31]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[32]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[33]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[34]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[35]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[36]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[37]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[38]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[39]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[40]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[41]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[42]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[43]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[44]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[45]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[46]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[47]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[48]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[49]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[50]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[51]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[52]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[53]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[54]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[55]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[56]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[57]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[58]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[59]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[60]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[61]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[62]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[63]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[64]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[65]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[66]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[67]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[68]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[69]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[70]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[71]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[72]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[73]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[74]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[75]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[76]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (n_sign_reg) is unused and will be removed from module fpu_div.
WARNING: [Synth 8-3332] Sequential element (n_exp_reg[6]) is unused and will be removed from module fpu_div.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:44 . Memory (MB): peak = 1878.496 ; gain = 570.539 ; free physical = 313087 ; free virtual = 347780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU          | currentBlock0/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | currentBlock1/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock0/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock1/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU          | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_a  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_a  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          32|      5747|
|2     |LU__GCB0      |           1|     42186|
|3     |LU__GCB1      |           1|      2346|
|4     |fpu_div       |           1|      5497|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1878.500 ; gain = 570.543 ; free physical = 313074 ; free virtual = 347768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU          | currentBlock0/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | currentBlock1/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock0/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock1/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU          | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          32|      5747|
|2     |LU__GCB0      |           1|     42186|
|3     |LU__GCB1      |           1|      2346|
|4     |fpu_div       |           1|      5497|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:02:01 . Memory (MB): peak = 1893.895 ; gain = 585.938 ; free physical = 312537 ; free virtual = 347230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net leftWriteEn1 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn0 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1_reg_rep_n_0 is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1_reg_rep_n_0 is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (curWriteEn1Reg1_reg) is unused and will be removed from module LU.
WARNING: [Synth 8-3332] Sequential element (curWriteEn0Reg1_reg) is unused and will be removed from module LU.
WARNING: [Synth 8-3332] Sequential element (leftWriteEn1Reg1_reg) is unused and will be removed from module LU.
WARNING: [Synth 8-3332] Sequential element (leftWriteEn0Reg1_reg) is unused and will be removed from module LU.
WARNING: [Synth 8-3332] Sequential element (curWriteEn1Reg1_reg_rep) is unused and will be removed from module LU.
WARNING: [Synth 8-3332] Sequential element (curWriteEn0Reg1_reg_rep) is unused and will be removed from module LU.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:02:05 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 313459 ; free virtual = 348152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:02:06 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 313276 ; free virtual = 347969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:02:09 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 313218 ; free virtual = 347911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:02:12 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 313170 ; free virtual = 347864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:14 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 313148 ; free virtual = 347840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:02:14 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 313908 ; free virtual = 348600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LU          | leftReadAddr0Reg1_reg[2]            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/MOEnDelay_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/diagEn_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/start_reg                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteAddrDelay5_reg[2]  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curReadAddrDelay0_reg[2]   | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddrDelay16_reg[2] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddr_reg[2]        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteEn_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteSel_reg            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[5]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEn_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteSel_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/topWriteSelDelay5_reg[4]   | 27     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|LU          | conBlock/topWriteSel_reg[4]         | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LU          | conBlock/topSourceSel_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | topWriteDataReg2_reg[31]            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LU          | topReadAddrReg2_reg[3]              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU          | conBlock/topWriteAddrDelay5_reg[3]  | 27     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|LU          | topWriteAddrReg2_reg[3]             | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU          | conBlock/topWriteEnDelay_reg[5]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LU          | topWriteEnReg2_reg                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1476|
|3     |DSP48E1  |    64|
|4     |LUT1     |   162|
|5     |LUT2     |  3252|
|6     |LUT3     |  8176|
|7     |LUT4     |  5660|
|8     |LUT5     | 15410|
|9     |LUT6     | 23723|
|10    |MUXF7    |   643|
|11    |MUXF8    |    64|
|12    |RAM32M   |     6|
|13    |RAMB18E1 |     4|
|14    |RAMB36E1 |    56|
|15    |SRL16E   |    72|
|16    |SRLC32E  |    10|
|17    |FDRE     | 12680|
|18    |FDSE     |   196|
|19    |IBUF     |  2086|
|20    |OBUF     |  1025|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              | 74766|
|2     |  PE0            |mult_add                      |  1408|
|3     |    ADD          |fpu_add_244                   |   760|
|4     |    MUL          |fpmul_245                     |   417|
|5     |      exponenter |exponent_246                  |    12|
|6     |      multiplier |multiply_a_247                |   136|
|7     |      rounder    |round_248                     |     6|
|8     |      shifter    |shift_249                     |   220|
|9     |      specialer  |special_250                   |     3|
|10    |  PE1            |mult_add_0                    |  1383|
|11    |    ADD          |fpu_add_237                   |   760|
|12    |    MUL          |fpmul_238                     |   392|
|13    |      exponenter |exponent_239                  |    12|
|14    |      multiplier |multiply_a_240                |   119|
|15    |      rounder    |round_241                     |     6|
|16    |      shifter    |shift_242                     |   220|
|17    |      specialer  |special_243                   |     3|
|18    |  PE10           |mult_add_1                    |  1383|
|19    |    ADD          |fpu_add_230                   |   760|
|20    |    MUL          |fpmul_231                     |   392|
|21    |      exponenter |exponent_232                  |    12|
|22    |      multiplier |multiply_a_233                |   119|
|23    |      rounder    |round_234                     |     6|
|24    |      shifter    |shift_235                     |   220|
|25    |      specialer  |special_236                   |     3|
|26    |  PE11           |mult_add_2                    |  1383|
|27    |    ADD          |fpu_add_223                   |   760|
|28    |    MUL          |fpmul_224                     |   392|
|29    |      exponenter |exponent_225                  |    12|
|30    |      multiplier |multiply_a_226                |   119|
|31    |      rounder    |round_227                     |     6|
|32    |      shifter    |shift_228                     |   220|
|33    |      specialer  |special_229                   |     3|
|34    |  PE12           |mult_add_3                    |  1384|
|35    |    ADD          |fpu_add_216                   |   760|
|36    |    MUL          |fpmul_217                     |   393|
|37    |      exponenter |exponent_218                  |    12|
|38    |      multiplier |multiply_a_219                |   119|
|39    |      rounder    |round_220                     |     6|
|40    |      shifter    |shift_221                     |   220|
|41    |      specialer  |special_222                   |     3|
|42    |  PE13           |mult_add_4                    |  1383|
|43    |    ADD          |fpu_add_209                   |   760|
|44    |    MUL          |fpmul_210                     |   392|
|45    |      exponenter |exponent_211                  |    12|
|46    |      multiplier |multiply_a_212                |   119|
|47    |      rounder    |round_213                     |     6|
|48    |      shifter    |shift_214                     |   220|
|49    |      specialer  |special_215                   |     3|
|50    |  PE14           |mult_add_5                    |  1383|
|51    |    ADD          |fpu_add_202                   |   760|
|52    |    MUL          |fpmul_203                     |   392|
|53    |      exponenter |exponent_204                  |    12|
|54    |      multiplier |multiply_a_205                |   119|
|55    |      rounder    |round_206                     |     6|
|56    |      shifter    |shift_207                     |   220|
|57    |      specialer  |special_208                   |     3|
|58    |  PE15           |mult_add_6                    |  1383|
|59    |    ADD          |fpu_add_195                   |   760|
|60    |    MUL          |fpmul_196                     |   392|
|61    |      exponenter |exponent_197                  |    12|
|62    |      multiplier |multiply_a_198                |   119|
|63    |      rounder    |round_199                     |     6|
|64    |      shifter    |shift_200                     |   220|
|65    |      specialer  |special_201                   |     3|
|66    |  PE16           |mult_add_7                    |  1383|
|67    |    ADD          |fpu_add_188                   |   760|
|68    |    MUL          |fpmul_189                     |   392|
|69    |      exponenter |exponent_190                  |    12|
|70    |      multiplier |multiply_a_191                |   119|
|71    |      rounder    |round_192                     |     6|
|72    |      shifter    |shift_193                     |   220|
|73    |      specialer  |special_194                   |     3|
|74    |  PE17           |mult_add_8                    |  1384|
|75    |    ADD          |fpu_add_181                   |   760|
|76    |    MUL          |fpmul_182                     |   393|
|77    |      exponenter |exponent_183                  |    12|
|78    |      multiplier |multiply_a_184                |   119|
|79    |      rounder    |round_185                     |     6|
|80    |      shifter    |shift_186                     |   220|
|81    |      specialer  |special_187                   |     3|
|82    |  PE18           |mult_add_9                    |  1383|
|83    |    ADD          |fpu_add_174                   |   760|
|84    |    MUL          |fpmul_175                     |   392|
|85    |      exponenter |exponent_176                  |    12|
|86    |      multiplier |multiply_a_177                |   119|
|87    |      rounder    |round_178                     |     6|
|88    |      shifter    |shift_179                     |   220|
|89    |      specialer  |special_180                   |     3|
|90    |  PE19           |mult_add_10                   |  1383|
|91    |    ADD          |fpu_add_167                   |   760|
|92    |    MUL          |fpmul_168                     |   392|
|93    |      exponenter |exponent_169                  |    12|
|94    |      multiplier |multiply_a_170                |   119|
|95    |      rounder    |round_171                     |     6|
|96    |      shifter    |shift_172                     |   220|
|97    |      specialer  |special_173                   |     3|
|98    |  PE2            |mult_add_11                   |  1384|
|99    |    ADD          |fpu_add_160                   |   760|
|100   |    MUL          |fpmul_161                     |   393|
|101   |      exponenter |exponent_162                  |    12|
|102   |      multiplier |multiply_a_163                |   119|
|103   |      rounder    |round_164                     |     6|
|104   |      shifter    |shift_165                     |   220|
|105   |      specialer  |special_166                   |     3|
|106   |  PE20           |mult_add_12                   |  1383|
|107   |    ADD          |fpu_add_153                   |   760|
|108   |    MUL          |fpmul_154                     |   392|
|109   |      exponenter |exponent_155                  |    12|
|110   |      multiplier |multiply_a_156                |   119|
|111   |      rounder    |round_157                     |     6|
|112   |      shifter    |shift_158                     |   220|
|113   |      specialer  |special_159                   |     3|
|114   |  PE21           |mult_add_13                   |  1383|
|115   |    ADD          |fpu_add_146                   |   760|
|116   |    MUL          |fpmul_147                     |   392|
|117   |      exponenter |exponent_148                  |    12|
|118   |      multiplier |multiply_a_149                |   119|
|119   |      rounder    |round_150                     |     6|
|120   |      shifter    |shift_151                     |   220|
|121   |      specialer  |special_152                   |     3|
|122   |  PE22           |mult_add_14                   |  1384|
|123   |    ADD          |fpu_add_139                   |   760|
|124   |    MUL          |fpmul_140                     |   393|
|125   |      exponenter |exponent_141                  |    12|
|126   |      multiplier |multiply_a_142                |   119|
|127   |      rounder    |round_143                     |     6|
|128   |      shifter    |shift_144                     |   220|
|129   |      specialer  |special_145                   |     3|
|130   |  PE23           |mult_add_15                   |  1383|
|131   |    ADD          |fpu_add_132                   |   760|
|132   |    MUL          |fpmul_133                     |   392|
|133   |      exponenter |exponent_134                  |    12|
|134   |      multiplier |multiply_a_135                |   119|
|135   |      rounder    |round_136                     |     6|
|136   |      shifter    |shift_137                     |   220|
|137   |      specialer  |special_138                   |     3|
|138   |  PE24           |mult_add_16                   |  1383|
|139   |    ADD          |fpu_add_125                   |   760|
|140   |    MUL          |fpmul_126                     |   392|
|141   |      exponenter |exponent_127                  |    12|
|142   |      multiplier |multiply_a_128                |   119|
|143   |      rounder    |round_129                     |     6|
|144   |      shifter    |shift_130                     |   220|
|145   |      specialer  |special_131                   |     3|
|146   |  PE25           |mult_add_17                   |  1383|
|147   |    ADD          |fpu_add_118                   |   760|
|148   |    MUL          |fpmul_119                     |   392|
|149   |      exponenter |exponent_120                  |    12|
|150   |      multiplier |multiply_a_121                |   119|
|151   |      rounder    |round_122                     |     6|
|152   |      shifter    |shift_123                     |   220|
|153   |      specialer  |special_124                   |     3|
|154   |  PE26           |mult_add_18                   |  1383|
|155   |    ADD          |fpu_add_111                   |   760|
|156   |    MUL          |fpmul_112                     |   392|
|157   |      exponenter |exponent_113                  |    12|
|158   |      multiplier |multiply_a_114                |   119|
|159   |      rounder    |round_115                     |     6|
|160   |      shifter    |shift_116                     |   220|
|161   |      specialer  |special_117                   |     3|
|162   |  PE27           |mult_add_19                   |  1383|
|163   |    ADD          |fpu_add_104                   |   760|
|164   |    MUL          |fpmul_105                     |   392|
|165   |      exponenter |exponent_106                  |    12|
|166   |      multiplier |multiply_a_107                |   119|
|167   |      rounder    |round_108                     |     6|
|168   |      shifter    |shift_109                     |   220|
|169   |      specialer  |special_110                   |     3|
|170   |  PE28           |mult_add_20                   |  1384|
|171   |    ADD          |fpu_add_97                    |   760|
|172   |    MUL          |fpmul_98                      |   393|
|173   |      exponenter |exponent_99                   |    12|
|174   |      multiplier |multiply_a_100                |   119|
|175   |      rounder    |round_101                     |     6|
|176   |      shifter    |shift_102                     |   220|
|177   |      specialer  |special_103                   |     3|
|178   |  PE29           |mult_add_21                   |  1383|
|179   |    ADD          |fpu_add_90                    |   760|
|180   |    MUL          |fpmul_91                      |   392|
|181   |      exponenter |exponent_92                   |    12|
|182   |      multiplier |multiply_a_93                 |   119|
|183   |      rounder    |round_94                      |     6|
|184   |      shifter    |shift_95                      |   220|
|185   |      specialer  |special_96                    |     3|
|186   |  PE3            |mult_add_22                   |  1383|
|187   |    ADD          |fpu_add_83                    |   760|
|188   |    MUL          |fpmul_84                      |   392|
|189   |      exponenter |exponent_85                   |    12|
|190   |      multiplier |multiply_a_86                 |   119|
|191   |      rounder    |round_87                      |     6|
|192   |      shifter    |shift_88                      |   220|
|193   |      specialer  |special_89                    |     3|
|194   |  PE30           |mult_add_23                   |  1390|
|195   |    ADD          |fpu_add_76                    |   760|
|196   |    MUL          |fpmul_77                      |   399|
|197   |      exponenter |exponent_78                   |    12|
|198   |      multiplier |multiply_a_79                 |   125|
|199   |      rounder    |round_80                      |     6|
|200   |      shifter    |shift_81                      |   220|
|201   |      specialer  |special_82                    |     3|
|202   |  PE31           |mult_add_24                   |  1479|
|203   |    ADD          |fpu_add_69                    |   760|
|204   |    MUL          |fpmul_70                      |   488|
|205   |      exponenter |exponent_71                   |    12|
|206   |      multiplier |multiply_a_72                 |   214|
|207   |      rounder    |round_73                      |     6|
|208   |      shifter    |shift_74                      |   220|
|209   |      specialer  |special_75                    |     3|
|210   |  PE4            |mult_add_25                   |  1383|
|211   |    ADD          |fpu_add_62                    |   760|
|212   |    MUL          |fpmul_63                      |   392|
|213   |      exponenter |exponent_64                   |    12|
|214   |      multiplier |multiply_a_65                 |   119|
|215   |      rounder    |round_66                      |     6|
|216   |      shifter    |shift_67                      |   220|
|217   |      specialer  |special_68                    |     3|
|218   |  PE5            |mult_add_26                   |  1383|
|219   |    ADD          |fpu_add_55                    |   760|
|220   |    MUL          |fpmul_56                      |   392|
|221   |      exponenter |exponent_57                   |    12|
|222   |      multiplier |multiply_a_58                 |   119|
|223   |      rounder    |round_59                      |     6|
|224   |      shifter    |shift_60                      |   220|
|225   |      specialer  |special_61                    |     3|
|226   |  PE6            |mult_add_27                   |  1383|
|227   |    ADD          |fpu_add_48                    |   760|
|228   |    MUL          |fpmul_49                      |   392|
|229   |      exponenter |exponent_50                   |    12|
|230   |      multiplier |multiply_a_51                 |   119|
|231   |      rounder    |round_52                      |     6|
|232   |      shifter    |shift_53                      |   220|
|233   |      specialer  |special_54                    |     3|
|234   |  PE7            |mult_add_28                   |  1384|
|235   |    ADD          |fpu_add_41                    |   760|
|236   |    MUL          |fpmul_42                      |   393|
|237   |      exponenter |exponent_43                   |    12|
|238   |      multiplier |multiply_a_44                 |   119|
|239   |      rounder    |round_45                      |     6|
|240   |      shifter    |shift_46                      |   220|
|241   |      specialer  |special_47                    |     3|
|242   |  PE8            |mult_add_29                   |  1383|
|243   |    ADD          |fpu_add_34                    |   760|
|244   |    MUL          |fpmul_35                      |   392|
|245   |      exponenter |exponent_36                   |    12|
|246   |      multiplier |multiply_a_37                 |   119|
|247   |      rounder    |round_38                      |     6|
|248   |      shifter    |shift_39                      |   220|
|249   |      specialer  |special_40                    |     3|
|250   |  PE9            |mult_add_30                   |  1383|
|251   |    ADD          |fpu_add                       |   760|
|252   |    MUL          |fpmul                         |   392|
|253   |      exponenter |exponent                      |    12|
|254   |      multiplier |multiply_a                    |   119|
|255   |      rounder    |round                         |     6|
|256   |      shifter    |shift                         |   220|
|257   |      specialer  |special                       |     3|
|258   |  conBlock       |LUControl                     |  1314|
|259   |  currentBlock0  |ram                           |  1871|
|260   |    inst1        |dual_port_ram_33              |  1871|
|261   |  currentBlock1  |ram1                          |  1039|
|262   |    inst1        |dual_port_ram_32              |  1039|
|263   |  leftBlock0     |ram2                          | 11407|
|264   |    inst1        |dual_port_ram_31              | 11407|
|265   |  leftBlock1     |ram3                          |    15|
|266   |    inst1        |dual_port_ram                 |    15|
|267   |  rec            |fpu_div                       |  3080|
|268   |  topBlock       |top_ram                       |    38|
|269   |    inst2        |dual_port_ram__parameterized0 |    38|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:02:14 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 314046 ; free virtual = 348739
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 643 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:02:14 . Memory (MB): peak = 1893.898 ; gain = 585.941 ; free physical = 314073 ; free virtual = 348765
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:02:14 . Memory (MB): peak = 1893.902 ; gain = 585.941 ; free physical = 314079 ; free virtual = 348771
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
373 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:27 . Memory (MB): peak = 1966.066 ; gain = 683.930 ; free physical = 313388 ; free virtual = 348081
# write_checkpoint -force $outputDir/post_synth
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.090 ; gain = 24.023 ; free physical = 314010 ; free virtual = 348799
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2491.766 ; gain = 501.676 ; free physical = 312756 ; free virtual = 347473
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_synth_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2765.047 ; gain = 273.281 ; free physical = 311298 ; free virtual = 345990
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.055 ; gain = 0.008 ; free physical = 311483 ; free virtual = 346176

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4454de8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.055 ; gain = 0.000 ; free physical = 311161 ; free virtual = 345853
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4454de8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2765.055 ; gain = 0.000 ; free physical = 310712 ; free virtual = 345405
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f8c3e0d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2765.055 ; gain = 0.000 ; free physical = 310384 ; free virtual = 345076
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f8c3e0d4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2765.055 ; gain = 0.000 ; free physical = 310415 ; free virtual = 345108
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 6d2aac39

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2765.055 ; gain = 0.000 ; free physical = 310343 ; free virtual = 345035
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2765.055 ; gain = 0.000 ; free physical = 310294 ; free virtual = 344986
Ending Logic Optimization Task | Checksum: 6d2aac39

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2765.055 ; gain = 0.000 ; free physical = 310311 ; free virtual = 345004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
