/* -- This file is automatically generated -- */ 
/* 

  Copyright (C) 2002, 2004 ST Microelectronics, Inc.  All Rights Reserved. 

  This program is free software; you can redistribute it and/or modify it 
  under the terms of version 2 of the GNU General Public License as 
  published by the Free Software Foundation. 
  This program is distributed in the hope that it would be useful, but 
  WITHOUT ANY WARRANTY; without even the implied warranty of 
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. 

  Further, this software is distributed without any warranty that it is 
  free of the rightful claim of any third person regarding infringement 
  or the like.  Any license provided herein, whether implied or 
  otherwise, applies only to this software file.  Patent licenses, if 
  any, provided herein do not apply to combinations of this program with 
  other software, or any other product whatsoever. 
  You should have received a copy of the GNU General Public License along 
  with this program; if not, write the Free Software Foundation, Inc., 59 
  Temple Place - Suite 330, Boston MA 02111-1307, USA. 

  Contact information:  ST Microelectronics, Inc., 
  , or: 

  http://www.st.com 

  For further information regarding this notice, see: 

  http: 
*/ 

// AUTOMATICALLY GENERATED FROM MDS DATA BASE !!! 
// Group TOPS with similar operands/results format. 
///////////////////////////////////////////////////////// 


#include <stddef.h> 
#include "topcode.h" 
#include "isa_operands_gen.h" 

main() 
{ 

  ISA_Operands_Begin("arm"); 

  /* Create the operand types: */ 

  OPERAND_VALUE_TYPE Opd_amode4l = 
      ISA_Enum_Opnd_Type_Create("Opd_amode4l", 
                                1, 
                                UNSIGNED, 
                                ISA_EC_amode4l); 
  OPERAND_VALUE_TYPE Opd_amode4s = 
      ISA_Enum_Opnd_Type_Create("Opd_amode4s", 
                                1, 
                                UNSIGNED, 
                                ISA_EC_amode4s); 
  OPERAND_VALUE_TYPE Opd_bkptnum = 
      ISA_Lit_Opnd_Type_Create("Opd_bkptnum", 
                               16, 
                               UNSIGNED, 
                               LC_bkptnum,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_btarg1 = 
      ISA_Lit_Opnd_Type_Create("Opd_btarg1", 
                               24, 
                               PCREL, 
                               LC_btarg1,
                               ISA_RELOC_R_ARM_JUMP24,
                               ISA_RELOC_R_ARM_JUMP24,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_btarg2 = 
      ISA_Lit_Opnd_Type_Create("Opd_btarg2", 
                               25, 
                               PCREL, 
                               LC_btarg2,
                               ISA_RELOC_R_ARM_CALL,
                               ISA_RELOC_R_ARM_CALL,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_cond = 
      ISA_Enum_Opnd_Type_Create("Opd_cond", 
                                1, 
                                UNSIGNED, 
                                ISA_EC_cond); 
  OPERAND_VALUE_TYPE Opd_cpnum = 
      ISA_Enum_Opnd_Type_Create("Opd_cpnum", 
                                1, 
                                UNSIGNED, 
                                ISA_EC_cpnum); 
  OPERAND_VALUE_TYPE Opd_cpreg = 
      ISA_Enum_Opnd_Type_Create("Opd_cpreg", 
                                1, 
                                UNSIGNED, 
                                ISA_EC_cpreg); 
  OPERAND_VALUE_TYPE Opd_cpsr = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsr", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_UNDEFINED, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrc = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrc", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrc, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrcond = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrcond", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrcond, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrcontrol = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrcontrol", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrcontrol, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrext = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrext", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrext, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrflags = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrflags", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrflags, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrge = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrge", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrge, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrge0 = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrge0", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrge0, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrge1 = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrge1", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrge1, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrge2 = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrge2", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrge2, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrge3 = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrge3", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrge3, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrj = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrj", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrj, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrmode = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrmode", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrmode, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrnz = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrnz", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrnz, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrnzc = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrnzc", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrnzc, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrq = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrq", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrq, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrstatus = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrstatus", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrstatus, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_cpsrt = 
      ISA_Reg_Opnd_Type_Create("Opd_cpsrt", 
                               ISA_REGISTER_CLASS_cpsr, 
                               ISA_REGISTER_SUBCLASS_cpsrt, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_immed8 = 
      ISA_Lit_Opnd_Type_Create("Opd_immed8", 
                               32, 
                               UNSIGNED, 
                               LC_immed8,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_integer = 
      ISA_Reg_Opnd_Type_Create("Opd_integer", 
                               ISA_REGISTER_CLASS_integer, 
                               ISA_REGISTER_SUBCLASS_UNDEFINED, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_lr = 
      ISA_Reg_Opnd_Type_Create("Opd_lr", 
                               ISA_REGISTER_CLASS_integer, 
                               ISA_REGISTER_SUBCLASS_lr, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_nopc = 
      ISA_Reg_Opnd_Type_Create("Opd_nopc", 
                               ISA_REGISTER_CLASS_integer, 
                               ISA_REGISTER_SUBCLASS_nopc, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_offset12 = 
      ISA_Lit_Opnd_Type_Create("Opd_offset12", 
                               12, 
                               UNSIGNED, 
                               LC_offset12,
                               ISA_RELOC_offset12,
                               ISA_RELOC_offset12,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_offset12pc = 
      ISA_Lit_Opnd_Type_Create("Opd_offset12pc", 
                               12, 
                               PCREL, 
                               LC_offset12pc,
                               ISA_RELOC_offset12PC,
                               ISA_RELOC_offset12PC,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_offset8 = 
      ISA_Lit_Opnd_Type_Create("Opd_offset8", 
                               8, 
                               UNSIGNED, 
                               LC_offset8,
                               ISA_RELOC_offset8,
                               ISA_RELOC_offset8,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_offset8cp = 
      ISA_Lit_Opnd_Type_Create("Opd_offset8cp", 
                               8, 
                               UNSIGNED, 
                               LC_offset8cp,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_offset8pc = 
      ISA_Lit_Opnd_Type_Create("Opd_offset8pc", 
                               8, 
                               PCREL, 
                               LC_offset8pc,
                               ISA_RELOC_offset8PC,
                               ISA_RELOC_offset8PC,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_opcode1d = 
      ISA_Lit_Opnd_Type_Create("Opd_opcode1d", 
                               4, 
                               UNSIGNED, 
                               LC_opcode1d,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_opcode1m = 
      ISA_Lit_Opnd_Type_Create("Opd_opcode1m", 
                               3, 
                               UNSIGNED, 
                               LC_opcode1m,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_opcode2 = 
      ISA_Lit_Opnd_Type_Create("Opd_opcode2", 
                               4, 
                               UNSIGNED, 
                               LC_opcode2,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_option = 
      ISA_Lit_Opnd_Type_Create("Opd_option", 
                               8, 
                               UNSIGNED, 
                               LC_option,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_paired = 
      ISA_Reg_Opnd_Type_Create("Opd_paired", 
                               ISA_REGISTER_CLASS_paired, 
                               ISA_REGISTER_SUBCLASS_UNDEFINED, 
                               64, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_pairedfirst = 
      ISA_Reg_Opnd_Type_Create("Opd_pairedfirst", 
                               ISA_REGISTER_CLASS_integer, 
                               ISA_REGISTER_SUBCLASS_pairedfirst, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_pairedsecond = 
      ISA_Reg_Opnd_Type_Create("Opd_pairedsecond", 
                               ISA_REGISTER_CLASS_integer, 
                               ISA_REGISTER_SUBCLASS_pairedsecond, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_pc = 
      ISA_Reg_Opnd_Type_Create("Opd_pc", 
                               ISA_REGISTER_CLASS_integer, 
                               ISA_REGISTER_SUBCLASS_pc, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_psrfld = 
      ISA_Enum_Opnd_Type_Create("Opd_psrfld", 
                                1, 
                                UNSIGNED, 
                                ISA_EC_psrfld); 
  OPERAND_VALUE_TYPE Opd_reglist = 
      ISA_Lit_Opnd_Type_Create("Opd_reglist", 
                               4, 
                               UNSIGNED, 
                               LC_reglist, 
                               ISA_RELOC_UNDEFINED, 
                               ISA_RELOC_UNDEFINED); 
  OPERAND_VALUE_TYPE Opd_rot = 
      ISA_Lit_Opnd_Type_Create("Opd_rot", 
                               2, 
                               UNSIGNED, 
                               LC_rot,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_s = 
      ISA_Enum_Opnd_Type_Create("Opd_s", 
                                1, 
                                UNSIGNED, 
                                ISA_EC_s); 
  OPERAND_VALUE_TYPE Opd_s13 = 
      ISA_Lit_Opnd_Type_Create("Opd_s13", 
                               13, 
                               SIGNED, 
                               LC_s13,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_gen_s32 = 
      ISA_Lit_Opnd_Type_Create("Opd_gen_s32", 
                               32, 
                               SIGNED, 
                               LC_gen_s32,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_s9 = 
      ISA_Lit_Opnd_Type_Create("Opd_s9", 
                               9, 
                               SIGNED, 
                               LC_s9,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_shfimml = 
      ISA_Lit_Opnd_Type_Create("Opd_shfimml", 
                               5, 
                               UNSIGNED, 
                               LC_shfimml,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_shfimmr = 
      ISA_Lit_Opnd_Type_Create("Opd_shfimmr", 
                               5, 
                               UNSIGNED, 
                               LC_shfimmr,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_spsr = 
      ISA_Reg_Opnd_Type_Create("Opd_spsr", 
                               ISA_REGISTER_CLASS_spsr, 
                               ISA_REGISTER_SUBCLASS_UNDEFINED, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_spsrcontrol = 
      ISA_Reg_Opnd_Type_Create("Opd_spsrcontrol", 
                               ISA_REGISTER_CLASS_spsr, 
                               ISA_REGISTER_SUBCLASS_spsrcontrol, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_spsrext = 
      ISA_Reg_Opnd_Type_Create("Opd_spsrext", 
                               ISA_REGISTER_CLASS_spsr, 
                               ISA_REGISTER_SUBCLASS_spsrext, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_spsrflags = 
      ISA_Reg_Opnd_Type_Create("Opd_spsrflags", 
                               ISA_REGISTER_CLASS_spsr, 
                               ISA_REGISTER_SUBCLASS_spsrflags, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_spsrstatus = 
      ISA_Reg_Opnd_Type_Create("Opd_spsrstatus", 
                               ISA_REGISTER_CLASS_spsr, 
                               ISA_REGISTER_SUBCLASS_spsrstatus, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_spsrt = 
      ISA_Reg_Opnd_Type_Create("Opd_spsrt", 
                               ISA_REGISTER_CLASS_spsr, 
                               ISA_REGISTER_SUBCLASS_spsrt, 
                               32, SIGNED, INVALID); 
  OPERAND_VALUE_TYPE Opd_ssat4 = 
      ISA_Lit_Opnd_Type_Create("Opd_ssat4", 
                               4, 
                               UNSIGNED, 
                               LC_ssat4,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_ssat5 = 
      ISA_Lit_Opnd_Type_Create("Opd_ssat5", 
                               5, 
                               UNSIGNED, 
                               LC_ssat5,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_swinum = 
      ISA_Lit_Opnd_Type_Create("Opd_swinum", 
                               24, 
                               UNSIGNED, 
                               LC_swinum,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_usat4 = 
      ISA_Lit_Opnd_Type_Create("Opd_usat4", 
                               4, 
                               UNSIGNED, 
                               LC_usat4,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  OPERAND_VALUE_TYPE Opd_usat5 = 
      ISA_Lit_Opnd_Type_Create("Opd_usat5", 
                               5, 
                               UNSIGNED, 
                               LC_usat5,
                               ISA_RELOC_UNDEFINED,
                               ISA_RELOC_UNDEFINED);
  /* Create the operand uses: */ 

  /* ------------------------------------------------------
   *   Following built-in use types must be specified: 
   *     1. base operand use for TOP_load, TOP_store; 
   *     2. offset operand use for TOP_load, TOP_store; 
   *     3. storeval operand use for TOP_store; 
   *     4. condition operand use for TOP_select; 
   *     5. uniq_res operand
   *     6. predicate operand
   * 
   *   Following built-in use types may be specified: 
   *     5. implicit operand use for TOPs when the operand is implicitely used; 
   * 
   *   Here you can specify any additional operand uses. 
   * ------------------------------------------------------
   */

  OPERAND_USE_TYPE base = Create_Operand_Use("base"); 
  OPERAND_USE_TYPE condition = Create_Operand_Use("condition"); 
  OPERAND_USE_TYPE condvariant = Create_Operand_Use("condvariant"); 
  OPERAND_USE_TYPE multi = Create_Operand_Use("multi"); 
  OPERAND_USE_TYPE negoffset = Create_Operand_Use("negoffset"); 
  OPERAND_USE_TYPE offset = Create_Operand_Use("offset"); 
  OPERAND_USE_TYPE opnd1 = Create_Operand_Use("opnd1"); 
  OPERAND_USE_TYPE opnd2 = Create_Operand_Use("opnd2"); 
  OPERAND_USE_TYPE postincr = Create_Operand_Use("postincr"); 
  OPERAND_USE_TYPE predicate = Create_Operand_Use("predicate"); 
  OPERAND_USE_TYPE preincr = Create_Operand_Use("preincr"); 
  OPERAND_USE_TYPE reglist = Create_Operand_Use("reglist"); 
  OPERAND_USE_TYPE storeval = Create_Operand_Use("storeval"); 
  OPERAND_USE_TYPE target = Create_Operand_Use("target"); 
  OPERAND_USE_TYPE uniq_res = Create_Operand_Use("uniq_res"); 

  /* ====================================== */ 
  Instruction_Group("O_0", 
		 TOP_intrncall,	/* 'APPLY' */ /* MDS Operator: Operator:arm:APPLY */
		 TOP_begin_pregtn,	/* 'BEGIN_PREGTN %1' */ /* MDS Operator: Operator:arm:BEGIN_PREGTN */
		 TOP_bwd_bar,	/* 'BWDBAR' */ /* MDS Operator: Operator:arm:BWDBAR */
		 TOP_COPY,	/* 'COPY %1 = %2' */ /* MDS Operator: Operator:arm:COPY */
		 TOP_end_pregtn,	/* 'END_PREGTN %1' */ /* MDS Operator: Operator:arm:END_PREGTN */
		 TOP_fwd_bar,	/* 'FWDBAR' */ /* MDS Operator: Operator:arm:FWDBAR */
		 TOP_asm,	/* 'GNUASM' */ /* MDS Operator: Operator:arm:GNUASM */
		 TOP_ifixup,	/* 'IFIXUP %1 =' */ /* MDS Operator: Operator:arm:IFIXUP */
		 TOP_KILL,	/* 'KILL' */ /* MDS Operator: Operator:arm:KILL */
		 TOP_label,	/* 'LABEL %1' */ /* MDS Operator: Operator:arm:LABEL */
		 TOP_nop,	/* 'nop' */ /* MDS Operator: Operator:arm:nop */
		 TOP_PCOPY,	/* 'PCOPY' */ /* MDS Operator: Operator:arm:PCOPY */
		 TOP_phi,	/* 'PHI' */ /* MDS Operator: Operator:arm:PHI */
		 TOP_psi,	/* 'PSI' */ /* MDS Operator: Operator:arm:PSI */
		 TOP_SIGMA,	/* 'SIGMA' */ /* MDS Operator: Operator:arm:SIGMA */
		 TOP_noop,	/* 'SKIP' */ /* MDS Operator: Operator:arm:SKIP */
		 TOP_UNDEFINED);


  /* ====================================== */ 
  Instruction_Group("O_1", 
		 TOP_ldm_reglist_npc_amode4l,	/* 'ldm%1 %2, { %3 }' */ /* MDS Operator: Operator:arm:ldmal_1amode4L_2noPC_3reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_amode4l);
  Operand (1, Opd_nopc);
  Operand (2, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_2", 
		 TOP_stm_reglist_npc_amode4s,	/* 'stm%1 %2, { %3 }' */ /* MDS Operator: Operator:arm:stmal_1amode4S_2noPC_3reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_amode4s);
  Operand (1, Opd_nopc);
  Operand (2, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_3", 
		 TOP_bkpt,	/* 'bkpt %1' */ /* MDS Operator: Operator:arm:bkpt_1bkptnum */
		 TOP_UNDEFINED);

  Operand (0, Opd_bkptnum);

  /* ====================================== */ 
  Instruction_Group("O_4", 
		 TOP_ldc2l_i8_r_cpreg_cpnum,	/* 'ldc2l %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldc2l_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_ldc2l_i8_sub_r_cpreg_cpnum,	/* 'ldc2l %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldc2l_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_ldc2_i8_r_cpreg_cpnum,	/* 'ldc2 %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldc2_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_ldc2_i8_sub_r_cpreg_cpnum,	/* 'ldc2 %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldc2_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_ldc_i8_r_cpreg_cpnum_l,	/* 'ldcl %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldcall_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_ldc_i8_sub_r_cpreg_cpnum_l,	/* 'ldcl %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldcall_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_ldc_i8_r_cpreg_cpnum,	/* 'ldc %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldcal_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_ldc_i8_sub_r_cpreg_cpnum,	/* 'ldc %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldcal_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc2l_i8_r_cpreg_cpnum,	/* 'stc2l %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:stc2l_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc2l_i8_sub_r_cpreg_cpnum,	/* 'stc2l %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:stc2l_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc2_i8_r_cpreg_cpnum,	/* 'stc2 %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:stc2_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc2_i8_sub_r_cpreg_cpnum,	/* 'stc2 %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:stc2_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc_i8_r_cpreg_cpnum_l,	/* 'stcl %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:stcall_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc_i8_sub_r_cpreg_cpnum_l,	/* 'stcl %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:stcall_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc_i8_r_cpreg_cpnum,	/* 'stc %1, %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:stcal_add_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_stc_i8_sub_r_cpreg_cpnum,	/* 'stc %1, %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:stcal_sub_1cpnum_2cpreg_3general_4offset8CP */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpnum);
  Operand (1, Opd_cpreg);
  Operand (2, Opd_integer);
  Operand (3, Opd_offset8cp);

  /* ====================================== */ 
  Instruction_Group("O_5", 
		 TOP_ldc2l_i8_post_r_cpreg_cpnum,	/* 'ldc2l %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:ldc2l_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_ldc2_i8_post_r_cpreg_cpnum,	/* 'ldc2 %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:ldc2_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_ldc_i8_post_r_cpreg_cpnum_l,	/* 'ldcl %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:ldcall_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_ldc_i8_post_r_cpreg_cpnum,	/* 'ldc %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:ldcal_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_stc2l_i8_post_r_cpreg_cpnum,	/* 'stc2l %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:stc2l_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_stc2_i8_post_r_cpreg_cpnum,	/* 'stc2 %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:stc2_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_stc_i8_post_r_cpreg_cpnum_l,	/* 'stcl %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:stcall_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_stc_i8_post_r_cpreg_cpnum,	/* 'stc %1, %2, [%3], {%4}' */ /* MDS Operator: Operator:arm:stcal_unindexed_1cpnum_2cpreg_3general_4option */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpnum);
  Operand (1, Opd_cpreg);
  Operand (2, Opd_integer);
  Operand (3, Opd_option);

  /* ====================================== */ 
  Instruction_Group("O_6", 
		 TOP_cdp2,	/* 'cdp2 %1, %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:cdp2_1cpnum_2opcode1d_3cpreg_4cpreg_5cpreg_6opcode2 */
		 TOP_cdp,	/* 'cdp %1, %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:cdpal_1cpnum_2opcode1d_3cpreg_4cpreg_5cpreg_6opcode2 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode1d);
  Operand (2, Opd_cpreg);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_cpreg);
  Operand (5, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_7", 
		 TOP_mcr2_cpreg_npc_i3_cpnum,	/* 'mcr2 %1, %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mcr2_x2_1cpnum_2opcode1m_3noPC_4cpreg_5cpreg */
		 TOP_mcr_cpreg_npc_i3_cpnum,	/* 'mcr %1, %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mcral_x2_1cpnum_2opcode1m_3noPC_4cpreg_5cpreg */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode1m);
  Operand (2, Opd_nopc);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_8", 
		 TOP_mcr2_i4_cpreg_npc_i3_cpnum,	/* 'mcr2 %1, %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mcr2_1cpnum_2opcode1m_3noPC_4cpreg_5cpreg_6opcode2 */
		 TOP_mcr_i4_cpreg_npc_i3_cpnum,	/* 'mcr %1, %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mcral_1cpnum_2opcode1m_3noPC_4cpreg_5cpreg_6opcode2 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode1m);
  Operand (2, Opd_nopc);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_cpreg);
  Operand (5, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_9", 
		 TOP_mcrr,	/* 'mcrr %1, %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mcrral_1cpnum_2opcode2_3noPC_4noPC_5cpreg */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode2);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_10", 
		 TOP_str_rrx_npc_r_npc_b_cond,	/* 'str%1b %2, [%3, %4, rrx]' */ /* MDS Operator: Operator:arm:strb_add_rrx_1cond_2noPC_3general_4noPC */
		 TOP_str_rrx_npc_sub_r_npc_b_cond,	/* 'str%1b %2, [%3, -%4, rrx]' */ /* MDS Operator: Operator:arm:strb_sub_rrx_1cond_2noPC_3general_4noPC */
		 TOP_str_rrx_npc_r_npc_cond,	/* 'str%1 %2, [%3, %4, rrx]' */ /* MDS Operator: Operator:arm:str_add_rrx_1cond_2noPC_3general_4noPC */
		 TOP_str_rrx_npc_sub_r_npc_cond,	/* 'str%1 %2, [%3, -%4, rrx]' */ /* MDS Operator: Operator:arm:str_sub_rrx_1cond_2noPC_3general_4noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_integer);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_11", 
		 TOP_str_i5_ror_npc_r_npc_b_cond,	/* 'str%1b %2, [%3, %4, ror #%5]' */ /* MDS Operator: Operator:arm:strb_add_ror_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_r_npc_b_cond,	/* 'str%1b %2, [%3, -%4, ror #%5]' */ /* MDS Operator: Operator:arm:strb_sub_ror_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_r_npc_cond,	/* 'str%1 %2, [%3, %4, ror #%5]' */ /* MDS Operator: Operator:arm:str_add_ror_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_r_npc_cond,	/* 'str%1 %2, [%3, -%4, ror #%5]' */ /* MDS Operator: Operator:arm:str_sub_ror_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_integer);
  Operand (5, Opd_nopc);
  Operand (6, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_12", 
		 TOP_str_rrx_npc_r_pc_cond,	/* 'str%1 %2, [%3, %4, rrx]' */ /* MDS Operator: Operator:arm:str_pc_add_rrx_1cond_2pc_3general_4noPC */
		 TOP_str_rrx_npc_sub_r_pc_cond,	/* 'str%1 %2, [%3, -%4, rrx]' */ /* MDS Operator: Operator:arm:str_pc_sub_rrx_1cond_2pc_3general_4noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_pc);
  Operand (4, Opd_integer);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_13", 
		 TOP_str_i5_ror_npc_r_pc_cond,	/* 'str%1 %2, [%3, %4, ror #%5]' */ /* MDS Operator: Operator:arm:str_pc_add_ror_1cond_2pc_3general_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_r_pc_cond,	/* 'str%1 %2, [%3, -%4, ror #%5]' */ /* MDS Operator: Operator:arm:str_pc_sub_ror_1cond_2pc_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_pc);
  Operand (4, Opd_integer);
  Operand (5, Opd_nopc);
  Operand (6, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_14", 
		 TOP_pld_rrx_npc_r,	/* 'pld [%1, %2, rrx]' */ /* MDS Operator: Operator:arm:pld_add_rrx_1general_2noPC */
		 TOP_pld_rrx_npc_sub_r,	/* 'pld [%1, -%2, rrx]' */ /* MDS Operator: Operator:arm:pld_sub_rrx_1general_2noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_15", 
		 TOP_pld_i5_ror_npc_r,	/* 'pld [%1, %2, ror #%3]' */ /* MDS Operator: Operator:arm:pld_add_ror_1general_2noPC_3shfimml */
		 TOP_pld_i5_ror_npc_sub_r,	/* 'pld [%1, -%2, ror #%3]' */ /* MDS Operator: Operator:arm:pld_sub_ror_1general_2noPC_3shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_16", 
		 TOP_str_rrx_npc_r_npc_b,	/* 'strb %1, [%2, %3, rrx]' */ /* MDS Operator: Operator:arm:stralb_add_rrx_1noPC_2general_3noPC */
		 TOP_str_rrx_npc_sub_r_npc_b,	/* 'strb %1, [%2, -%3, rrx]' */ /* MDS Operator: Operator:arm:stralb_sub_rrx_1noPC_2general_3noPC */
		 TOP_str_rrx_npc_r_npc,	/* 'str %1, [%2, %3, rrx]' */ /* MDS Operator: Operator:arm:stral_add_rrx_1noPC_2general_3noPC */
		 TOP_str_rrx_npc_sub_r_npc,	/* 'str %1, [%2, -%3, rrx]' */ /* MDS Operator: Operator:arm:stral_sub_rrx_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_17", 
		 TOP_str_i5_ror_npc_r_npc_b,	/* 'strb %1, [%2, %3, ror #%4]' */ /* MDS Operator: Operator:arm:stralb_add_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_r_npc_b,	/* 'strb %1, [%2, -%3, ror #%4]' */ /* MDS Operator: Operator:arm:stralb_sub_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_r_npc,	/* 'str %1, [%2, %3, ror #%4]' */ /* MDS Operator: Operator:arm:stral_add_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_r_npc,	/* 'str %1, [%2, -%3, ror #%4]' */ /* MDS Operator: Operator:arm:stral_sub_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_18", 
		 TOP_str_rrx_npc_r_pc,	/* 'str %1, [%2, %3, rrx]' */ /* MDS Operator: Operator:arm:stral_pc_add_rrx_1pc_2general_3noPC */
		 TOP_str_rrx_npc_sub_r_pc,	/* 'str %1, [%2, -%3, rrx]' */ /* MDS Operator: Operator:arm:stral_pc_sub_rrx_1pc_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_pc);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_19", 
		 TOP_str_i5_ror_npc_r_pc,	/* 'str %1, [%2, %3, ror #%4]' */ /* MDS Operator: Operator:arm:stral_pc_add_ror_1pc_2general_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_r_pc,	/* 'str %1, [%2, -%3, ror #%4]' */ /* MDS Operator: Operator:arm:stral_pc_sub_ror_1pc_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrc);
  Operand (1, Opd_pc);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_20", 
		 TOP_ldm_reglist_npc_amode4l_cond,	/* 'ldm%1%2 %3, { %4 }' */ /* MDS Operator: Operator:arm:ldm_1cond_2amode4L_3noPC_4reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_amode4l);
  Operand (3, Opd_nopc);
  Operand (4, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_21", 
		 TOP_stm_reglist_npc_amode4s_cond,	/* 'stm%1%2 %3, { %4 }' */ /* MDS Operator: Operator:arm:stm_1cond_2amode4S_3noPC_4reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_amode4s);
  Operand (3, Opd_nopc);
  Operand (4, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_22", 
		 TOP_ldc_i8_r_cpreg_cpnum_l_cond,	/* 'ldc%1l %2, %3, [%4, #%5]' */ /* MDS Operator: Operator:arm:ldcl_add_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_ldc_i8_sub_r_cpreg_cpnum_l_cond,	/* 'ldc%1l %2, %3, [%4, #-%5]' */ /* MDS Operator: Operator:arm:ldcl_sub_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_ldc_i8_r_cpreg_cpnum_cond,	/* 'ldc%1 %2, %3, [%4, #%5]' */ /* MDS Operator: Operator:arm:ldc_add_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_ldc_i8_sub_r_cpreg_cpnum_cond,	/* 'ldc%1 %2, %3, [%4, #-%5]' */ /* MDS Operator: Operator:arm:ldc_sub_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_stc_i8_r_cpreg_cpnum_l_cond,	/* 'stc%1l %2, %3, [%4, #%5]' */ /* MDS Operator: Operator:arm:stcl_add_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_stc_i8_sub_r_cpreg_cpnum_l_cond,	/* 'stc%1l %2, %3, [%4, #-%5]' */ /* MDS Operator: Operator:arm:stcl_sub_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_stc_i8_r_cpreg_cpnum_cond,	/* 'stc%1 %2, %3, [%4, #%5]' */ /* MDS Operator: Operator:arm:stc_add_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_stc_i8_sub_r_cpreg_cpnum_cond,	/* 'stc%1 %2, %3, [%4, #-%5]' */ /* MDS Operator: Operator:arm:stc_sub_1cond_2cpnum_3cpreg_4general_5offset8CP */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_integer);
  Operand (5, Opd_offset8cp);

  /* ====================================== */ 
  Instruction_Group("O_23", 
		 TOP_ldc_i8_post_r_cpreg_cpnum_l_cond,	/* 'ldc%1l %2, %3, [%4], {%5}' */ /* MDS Operator: Operator:arm:ldcl_unindexed_1cond_2cpnum_3cpreg_4general_5option */
		 TOP_ldc_i8_post_r_cpreg_cpnum_cond,	/* 'ldc%1 %2, %3, [%4], {%5}' */ /* MDS Operator: Operator:arm:ldc_unindexed_1cond_2cpnum_3cpreg_4general_5option */
		 TOP_stc_i8_post_r_cpreg_cpnum_l_cond,	/* 'stc%1l %2, %3, [%4], {%5}' */ /* MDS Operator: Operator:arm:stcl_unindexed_1cond_2cpnum_3cpreg_4general_5option */
		 TOP_stc_i8_post_r_cpreg_cpnum_cond,	/* 'stc%1 %2, %3, [%4], {%5}' */ /* MDS Operator: Operator:arm:stc_unindexed_1cond_2cpnum_3cpreg_4general_5option */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_integer);
  Operand (5, Opd_option);

  /* ====================================== */ 
  Instruction_Group("O_24", 
		 TOP_cdp_cond,	/* 'cdp%1 %2, %3, %4, %5, %6, %7' */ /* MDS Operator: Operator:arm:cdp_1cond_2cpnum_3opcode1d_4cpreg_5cpreg_6cpreg_7opcode2 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode1d);
  Operand (4, Opd_cpreg);
  Operand (5, Opd_cpreg);
  Operand (6, Opd_cpreg);
  Operand (7, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_25", 
		 TOP_mcr_cpreg_npc_i3_cpnum_cond,	/* 'mcr%1 %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mcr_x2_1cond_2cpnum_3opcode1m_4noPC_5cpreg_6cpreg */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode1m);
  Operand (4, Opd_nopc);
  Operand (5, Opd_cpreg);
  Operand (6, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_26", 
		 TOP_mcr_i4_cpreg_npc_i3_cpnum_cond,	/* 'mcr%1 %2, %3, %4, %5, %6, %7' */ /* MDS Operator: Operator:arm:mcr_1cond_2cpnum_3opcode1m_4noPC_5cpreg_6cpreg_7opcode2 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode1m);
  Operand (4, Opd_nopc);
  Operand (5, Opd_cpreg);
  Operand (6, Opd_cpreg);
  Operand (7, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_27", 
		 TOP_mcrr_cond,	/* 'mcrr%1 %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mcrr_1cond_2cpnum_3opcode2_4noPC_5noPC_6cpreg */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode2);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);
  Operand (6, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_28", 
		 TOP_str_ozero_r_npc_b_cond,	/* 'str%1b %2, [%3]' */ /* MDS Operator: Operator:arm:strb_1cond_2noPC_3general */
		 TOP_str_ozero_r_npc_cond,	/* 'str%1 %2, [%3]' */ /* MDS Operator: Operator:arm:str_1cond_2noPC_3general */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_29", 
		 TOP_str_lsl_npc_r_npc_b_cond,	/* 'str%1b %2, [%3, %4, lsl #2]' */ /* MDS Operator: Operator:arm:strb_addsh2_1cond_2noPC_3general_4noPC */
		 TOP_str_npc_r_npc_b_cond,	/* 'str%1b %2, [%3, %4]' */ /* MDS Operator: Operator:arm:strb_add_1cond_2noPC_3general_4noPC */
		 TOP_str_npc_sub_r_npc_b_cond,	/* 'str%1b %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:strb_sub_1cond_2noPC_3general_4noPC */
		 TOP_str_npc_r_npc_h_cond,	/* 'str%1h %2, [%3, %4]' */ /* MDS Operator: Operator:arm:strh_add_1cond_2noPC_3general_4noPC */
		 TOP_str_npc_sub_r_npc_h_cond,	/* 'str%1h %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:strh_sub_1cond_2noPC_3general_4noPC */
		 TOP_str_lsl_npc_r_npc_cond,	/* 'str%1 %2, [%3, %4, lsl #2]' */ /* MDS Operator: Operator:arm:str_addsh2_1cond_2noPC_3general_4noPC */
		 TOP_str_npc_r_npc_cond,	/* 'str%1 %2, [%3, %4]' */ /* MDS Operator: Operator:arm:str_add_1cond_2noPC_3general_4noPC */
		 TOP_str_npc_sub_r_npc_cond,	/* 'str%1 %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:str_sub_1cond_2noPC_3general_4noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_30", 
		 TOP_str_i5_lsl_npc_r_npc_b_cond,	/* 'str%1b %2, [%3, %4, lsl #%5]' */ /* MDS Operator: Operator:arm:strb_add_lsl_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_r_npc_b_cond,	/* 'str%1b %2, [%3, -%4, lsl #%5]' */ /* MDS Operator: Operator:arm:strb_sub_lsl_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_r_npc_cond,	/* 'str%1 %2, [%3, %4, lsl #%5]' */ /* MDS Operator: Operator:arm:str_add_lsl_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_r_npc_cond,	/* 'str%1 %2, [%3, -%4, lsl #%5]' */ /* MDS Operator: Operator:arm:str_sub_lsl_1cond_2noPC_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_31", 
		 TOP_str_i5_asr_npc_r_npc_b_cond,	/* 'str%1b %2, [%3, %4, asr #%5]' */ /* MDS Operator: Operator:arm:strb_add_asr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_r_npc_b_cond,	/* 'str%1b %2, [%3, %4, lsr #%5]' */ /* MDS Operator: Operator:arm:strb_add_lsr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_r_npc_b_cond,	/* 'str%1b %2, [%3, -%4, asr #%5]' */ /* MDS Operator: Operator:arm:strb_sub_asr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_r_npc_b_cond,	/* 'str%1b %2, [%3, -%4, lsr #%5]' */ /* MDS Operator: Operator:arm:strb_sub_lsr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_r_npc_cond,	/* 'str%1 %2, [%3, %4, asr #%5]' */ /* MDS Operator: Operator:arm:str_add_asr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_r_npc_cond,	/* 'str%1 %2, [%3, %4, lsr #%5]' */ /* MDS Operator: Operator:arm:str_add_lsr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_r_npc_cond,	/* 'str%1 %2, [%3, -%4, asr #%5]' */ /* MDS Operator: Operator:arm:str_sub_asr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_r_npc_cond,	/* 'str%1 %2, [%3, -%4, lsr #%5]' */ /* MDS Operator: Operator:arm:str_sub_lsr_1cond_2noPC_3general_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_32", 
		 TOP_str_i12_sub_r_npc_b_cond,	/* 'str%1b %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:strb_subi_1cond_2noPC_3general_4offset12 */
		 TOP_str_i12_sub_r_npc_cond,	/* 'str%1 %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:str_subi_1cond_2noPC_3general_4offset12 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);
  Operand (4, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_33", 
		 TOP_str_i8_sub_r_npc_h_cond,	/* 'str%1h %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:strh_subi_1cond_2noPC_3general_4offset8 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);
  Operand (4, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_34", 
		 TOP_str_i13_r_npc_b_cond,	/* 'str%1b %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:strb_addi_1cond_2noPC_3general_4s13 */
		 TOP_str_i13_r_npc_cond,	/* 'str%1 %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:str_addi_1cond_2noPC_3general_4s13 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);
  Operand (4, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_35", 
		 TOP_str_i9_r_npc_h_cond,	/* 'str%1h %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:strh_addi_1cond_2noPC_3general_4s9 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_integer);
  Operand (4, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_36", 
		 TOP_str_npc_r_p_d_cond,	/* 'str%1d %2, [%3, %4]' */ /* MDS Operator: Operator:arm:strd_add_1cond_2paired_3general_4noPC */
		 TOP_str_npc_sub_r_p_d_cond,	/* 'str%1d %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:strd_sub_1cond_2paired_3general_4noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_paired);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_37", 
		 TOP_str_i8_sub_r_p_d_cond,	/* 'str%1d %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:strd_subi_1cond_2paired_3general_4offset8 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_paired);
  Operand (3, Opd_integer);
  Operand (4, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_38", 
		 TOP_str_i9_r_p_d_cond,	/* 'str%1d %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:strd_addi_1cond_2paired_3general_4s9 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_paired);
  Operand (3, Opd_integer);
  Operand (4, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_39", 
		 TOP_multi_str_npc_r_ps_d_cond,	/* 'str%1d %2, [%3, %4]' */ /* MDS Operator: Operator:arm:MULTI_strd_add_1cond_2paired_3general_4noPC */
		 TOP_multi_str_npc_sub_r_ps_d_cond,	/* 'str%1d %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:MULTI_strd_sub_1cond_2paired_3general_4noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pairedfirst);
  Operand (3, Opd_pairedsecond);
  Operand (4, Opd_integer);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_40", 
		 TOP_multi_str_i8_sub_r_ps_d_cond,	/* 'str%1d %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:MULTI_strd_subi_1cond_2paired_3general_4offset8 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pairedfirst);
  Operand (3, Opd_pairedsecond);
  Operand (4, Opd_integer);
  Operand (5, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_41", 
		 TOP_multi_str_i9_r_ps_d_cond,	/* 'str%1d %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:MULTI_strd_addi_1cond_2paired_3general_4s9 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pairedfirst);
  Operand (3, Opd_pairedsecond);
  Operand (4, Opd_integer);
  Operand (5, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_42", 
		 TOP_str_ozero_r_pc_cond,	/* 'str%1 %2, [%3]' */ /* MDS Operator: Operator:arm:str_pc_1cond_2pc_3general */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_43", 
		 TOP_str_lsl_npc_r_pc_cond,	/* 'str%1 %2, [%3, %4, lsl #2]' */ /* MDS Operator: Operator:arm:str_pc_addsh2_1cond_2pc_3general_4noPC */
		 TOP_str_npc_r_pc_cond,	/* 'str%1 %2, [%3, %4]' */ /* MDS Operator: Operator:arm:str_pc_add_1cond_2pc_3general_4noPC */
		 TOP_str_npc_sub_r_pc_cond,	/* 'str%1 %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:str_pc_sub_1cond_2pc_3general_4noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_44", 
		 TOP_str_i5_lsl_npc_r_pc_cond,	/* 'str%1 %2, [%3, %4, lsl #%5]' */ /* MDS Operator: Operator:arm:str_pc_add_lsl_1cond_2pc_3general_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_r_pc_cond,	/* 'str%1 %2, [%3, -%4, lsl #%5]' */ /* MDS Operator: Operator:arm:str_pc_sub_lsl_1cond_2pc_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_45", 
		 TOP_str_i5_asr_npc_r_pc_cond,	/* 'str%1 %2, [%3, %4, asr #%5]' */ /* MDS Operator: Operator:arm:str_pc_add_asr_1cond_2pc_3general_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_r_pc_cond,	/* 'str%1 %2, [%3, %4, lsr #%5]' */ /* MDS Operator: Operator:arm:str_pc_add_lsr_1cond_2pc_3general_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_r_pc_cond,	/* 'str%1 %2, [%3, -%4, asr #%5]' */ /* MDS Operator: Operator:arm:str_pc_sub_asr_1cond_2pc_3general_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_r_pc_cond,	/* 'str%1 %2, [%3, -%4, lsr #%5]' */ /* MDS Operator: Operator:arm:str_pc_sub_lsr_1cond_2pc_3general_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_46", 
		 TOP_str_i12_sub_r_pc_cond,	/* 'str%1 %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:str_pc_subi_1cond_2pc_3general_4offset12 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_integer);
  Operand (4, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_47", 
		 TOP_str_i13_r_pc_cond,	/* 'str%1 %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:str_pc_addi_1cond_2pc_3general_4s13 */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_integer);
  Operand (4, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_48", 
		 TOP_swi_cond,	/* 'swi%1 %2' */ /* MDS Operator: Operator:arm:swi_1cond_2swinum */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_swinum);

  /* ====================================== */ 
  Instruction_Group("O_49", 
		 TOP_ldm_umr_reglist_npc_amode4l_cond,	/* 'ldm%1%2 %3, { %4 }^' */ /* MDS Operator: Operator:arm:ldm_s10_1cond_2amode4L_3noPC_4reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cpsrmode);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_amode4l);
  Operand (4, Opd_nopc);
  Operand (5, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_50", 
		 TOP_stm_umr_reglist_npc_amode4s_cond,	/* 'stm%1%2 %3, { %4 }^' */ /* MDS Operator: Operator:arm:stm_s1_1cond_2amode4S_3noPC_4reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cpsrmode);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_amode4s);
  Operand (4, Opd_nopc);
  Operand (5, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_51", 
		 TOP_str_i12_npc_b_cond,	/* 'str%1b %2, %3' */ /* MDS Operator: Operator:arm:strb_addpc_1cond_2noPC_3offset12PC */
		 TOP_str_i12_sub_npc_b_cond,	/* 'str%1b %2, -%3' */ /* MDS Operator: Operator:arm:strb_subpc_1cond_2noPC_3offset12PC */
		 TOP_str_i12_npc_cond,	/* 'str%1 %2, %3' */ /* MDS Operator: Operator:arm:str_addpc_1cond_2noPC_3offset12PC */
		 TOP_str_i12_sub_npc_cond,	/* 'str%1 %2, -%3' */ /* MDS Operator: Operator:arm:str_subpc_1cond_2noPC_3offset12PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_offset12pc);

  /* ====================================== */ 
  Instruction_Group("O_52", 
		 TOP_str_i8_npc_h_cond,	/* 'str%1h %2, %3' */ /* MDS Operator: Operator:arm:strh_addpc_1cond_2noPC_3offset8PC */
		 TOP_str_i8_sub_npc_h_cond,	/* 'str%1h %2, -%3' */ /* MDS Operator: Operator:arm:strh_subpc_1cond_2noPC_3offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_offset8pc);

  /* ====================================== */ 
  Instruction_Group("O_53", 
		 TOP_str_i8_p_d_cond,	/* 'str%1d %2, %3' */ /* MDS Operator: Operator:arm:strd_addpc_1cond_2paired_3offset8PC */
		 TOP_str_i8_sub_p_d_cond,	/* 'str%1d %2, -%3' */ /* MDS Operator: Operator:arm:strd_subpc_1cond_2paired_3offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_paired);
  Operand (4, Opd_offset8pc);

  /* ====================================== */ 
  Instruction_Group("O_54", 
		 TOP_multi_str_i8_ps_d_cond,	/* 'str%1d %2, %3' */ /* MDS Operator: Operator:arm:MULTI_strd_addpc_1cond_2paired_3offset8PC */
		 TOP_multi_str_i8_sub_ps_d_cond,	/* 'str%1d %2, -%3' */ /* MDS Operator: Operator:arm:MULTI_strd_subpc_1cond_2paired_3offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_pairedfirst);
  Operand (4, Opd_pairedsecond);
  Operand (5, Opd_offset8pc);

  /* ====================================== */ 
  Instruction_Group("O_55", 
		 TOP_str_i12_pc_cond,	/* 'str%1 %2, %3' */ /* MDS Operator: Operator:arm:str_pc_addpc_1cond_2pc_3offset12PC */
		 TOP_str_i12_sub_pc_cond,	/* 'str%1 %2, -%3' */ /* MDS Operator: Operator:arm:str_pc_subpc_1cond_2pc_3offset12PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_pc);
  Operand (4, Opd_offset12pc);

  /* ====================================== */ 
  Instruction_Group("O_56", 
		 TOP_ldm_umr_reglist_npc_amode4l,	/* 'ldm%1 %2, { %3 }^' */ /* MDS Operator: Operator:arm:ldmal_s10_1amode4L_2noPC_3reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrmode);
  Operand (1, Opd_amode4l);
  Operand (2, Opd_nopc);
  Operand (3, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_57", 
		 TOP_stm_umr_reglist_npc_amode4s,	/* 'stm%1 %2, { %3 }^' */ /* MDS Operator: Operator:arm:stmal_s1_1amode4S_2noPC_3reglist */
		 TOP_UNDEFINED);

  Operand (0, Opd_cpsrmode);
  Operand (1, Opd_amode4s);
  Operand (2, Opd_nopc);
  Operand (3, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_58", 
		 TOP_pld_ozero_r,	/* 'pld [%1]' */ /* MDS Operator: Operator:arm:pld_1general */
		 TOP_UNDEFINED);

  Operand (0, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_59", 
		 TOP_pld_lsl_npc_r,	/* 'pld [%1, %2, lsl #2]' */ /* MDS Operator: Operator:arm:pld_addsh2_1general_2noPC */
		 TOP_pld_npc_r,	/* 'pld [%1, %2]' */ /* MDS Operator: Operator:arm:pld_add_1general_2noPC */
		 TOP_pld_npc_sub_r,	/* 'pld [%1, -%2]' */ /* MDS Operator: Operator:arm:pld_sub_1general_2noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_60", 
		 TOP_pld_i5_lsl_npc_r,	/* 'pld [%1, %2, lsl #%3]' */ /* MDS Operator: Operator:arm:pld_add_lsl_1general_2noPC_3shfimml */
		 TOP_pld_i5_lsl_npc_sub_r,	/* 'pld [%1, -%2, lsl #%3]' */ /* MDS Operator: Operator:arm:pld_sub_lsl_1general_2noPC_3shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_61", 
		 TOP_pld_i5_asr_npc_r,	/* 'pld [%1, %2, asr #%3]' */ /* MDS Operator: Operator:arm:pld_add_asr_1general_2noPC_3shfimmr */
		 TOP_pld_i5_lsr_npc_r,	/* 'pld [%1, %2, lsr #%3]' */ /* MDS Operator: Operator:arm:pld_add_lsr_1general_2noPC_3shfimmr */
		 TOP_pld_i5_asr_npc_sub_r,	/* 'pld [%1, -%2, asr #%3]' */ /* MDS Operator: Operator:arm:pld_sub_asr_1general_2noPC_3shfimmr */
		 TOP_pld_i5_lsr_npc_sub_r,	/* 'pld [%1, -%2, lsr #%3]' */ /* MDS Operator: Operator:arm:pld_sub_lsr_1general_2noPC_3shfimmr */
		 TOP_UNDEFINED);

  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_62", 
		 TOP_pld_i12_sub_r,	/* 'pld [%1, #-%2]' */ /* MDS Operator: Operator:arm:pld_subi_1general_2offset12 */
		 TOP_UNDEFINED);

  Operand (0, Opd_integer);
  Operand (1, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_63", 
		 TOP_pld_i13_r,	/* 'pld [%1, #%2]' */ /* MDS Operator: Operator:arm:pld_addi_1general_2s13 */
		 TOP_UNDEFINED);

  Operand (0, Opd_integer);
  Operand (1, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_64", 
		 TOP_str_ozero_r_npc_b,	/* 'strb %1, [%2]' */ /* MDS Operator: Operator:arm:stralb_1noPC_2general */
		 TOP_str_ozero_r_npc,	/* 'str %1, [%2]' */ /* MDS Operator: Operator:arm:stral_1noPC_2general */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc);
  Operand (1, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_65", 
		 TOP_str_lsl_npc_r_npc_b,	/* 'strb %1, [%2, %3, lsl #2]' */ /* MDS Operator: Operator:arm:stralb_addsh2_1noPC_2general_3noPC */
		 TOP_str_lsl_npc_r_npc,	/* 'str %1, [%2, %3, lsl #2]' */ /* MDS Operator: Operator:arm:stral_addsh2_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_66", 
		 TOP_str_i5_lsl_npc_r_npc_b,	/* 'strb %1, [%2, %3, lsl #%4]' */ /* MDS Operator: Operator:arm:stralb_add_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_r_npc_b,	/* 'strb %1, [%2, -%3, lsl #%4]' */ /* MDS Operator: Operator:arm:stralb_sub_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_r_npc,	/* 'str %1, [%2, %3, lsl #%4]' */ /* MDS Operator: Operator:arm:stral_add_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_r_npc,	/* 'str %1, [%2, -%3, lsl #%4]' */ /* MDS Operator: Operator:arm:stral_sub_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_67", 
		 TOP_str_i5_asr_npc_r_npc_b,	/* 'strb %1, [%2, %3, asr #%4]' */ /* MDS Operator: Operator:arm:stralb_add_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_r_npc_b,	/* 'strb %1, [%2, %3, lsr #%4]' */ /* MDS Operator: Operator:arm:stralb_add_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_r_npc_b,	/* 'strb %1, [%2, -%3, asr #%4]' */ /* MDS Operator: Operator:arm:stralb_sub_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_r_npc_b,	/* 'strb %1, [%2, -%3, lsr #%4]' */ /* MDS Operator: Operator:arm:stralb_sub_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_r_npc,	/* 'str %1, [%2, %3, asr #%4]' */ /* MDS Operator: Operator:arm:stral_add_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_r_npc,	/* 'str %1, [%2, %3, lsr #%4]' */ /* MDS Operator: Operator:arm:stral_add_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_r_npc,	/* 'str %1, [%2, -%3, asr #%4]' */ /* MDS Operator: Operator:arm:stral_sub_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_r_npc,	/* 'str %1, [%2, -%3, lsr #%4]' */ /* MDS Operator: Operator:arm:stral_sub_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_68", 
		 TOP_str_npc_sub_r_npc_b,	/* 'strb %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:stralb_sub_1noPC_2general_3noPC */
		 TOP_str_npc_sub_r_npc_h,	/* 'strh %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:stralh_sub_1noPC_2general_3noPC */
		 TOP_str_npc_sub_r_npc,	/* 'str %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:stral_sub_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_nopc, negoffset);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_69", 
		 TOP_str_npc_r_npc_b,	/* 'strb %1, [%2, %3]' */ /* MDS Operator: Operator:arm:stralb_add_1noPC_2general_3noPC */
		 TOP_str_npc_r_npc_h,	/* 'strh %1, [%2, %3]' */ /* MDS Operator: Operator:arm:stralh_add_1noPC_2general_3noPC */
		 TOP_str_npc_r_npc,	/* 'str %1, [%2, %3]' */ /* MDS Operator: Operator:arm:stral_add_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_70", 
		 TOP_str_i12_sub_r_npc_b,	/* 'strb %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:stralb_subi_1noPC_2general_3offset12 */
		 TOP_str_i12_sub_r_npc,	/* 'str %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:stral_subi_1noPC_2general_3offset12 */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_offset12, negoffset);
  Operand (2, Opd_offset12, offset);

  /* ====================================== */ 
  Instruction_Group("O_71", 
		 TOP_str_i8_sub_r_npc_h,	/* 'strh %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:stralh_subi_1noPC_2general_3offset8 */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_offset8, negoffset);
  Operand (2, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_72", 
		 TOP_str_i13_r_npc_b,	/* 'strb %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:stralb_addi_1noPC_2general_3s13 */
		 TOP_str_i13_r_npc,	/* 'str %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:stral_addi_1noPC_2general_3s13 */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_s13, offset);

  /* ====================================== */ 
  Instruction_Group("O_73", 
		 TOP_str_i9_r_npc_h,	/* 'strh %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:stralh_addi_1noPC_2general_3s9 */
		 TOP_UNDEFINED);

  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_74", 
		 TOP_str_npc_sub_r_p_d,	/* 'strd %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:strald_sub_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_nopc, negoffset);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_75", 
		 TOP_str_npc_r_p_d,	/* 'strd %1, [%2, %3]' */ /* MDS Operator: Operator:arm:strald_add_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_76", 
		 TOP_str_i8_sub_r_p_d,	/* 'strd %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:strald_subi_1paired_2general_3offset8 */
		 TOP_UNDEFINED);

  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_offset8, negoffset);
  Operand (2, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_77", 
		 TOP_str_i9_r_p_d,	/* 'strd %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:strald_addi_1paired_2general_3s9 */
		 TOP_UNDEFINED);

  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_integer, base);
  Operand (2, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_78", 
		 TOP_multi_str_npc_sub_r_ps_d,	/* 'strd %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:MULTI_strald_sub_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_integer, base);
  Operand (3, Opd_nopc, negoffset);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_79", 
		 TOP_multi_str_npc_r_ps_d,	/* 'strd %1, [%2, %3]' */ /* MDS Operator: Operator:arm:MULTI_strald_add_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_integer, base);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_80", 
		 TOP_multi_str_i8_sub_r_ps_d,	/* 'strd %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:MULTI_strald_subi_1paired_2general_3offset8 */
		 TOP_UNDEFINED);

  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_integer, base);
  Operand (3, Opd_offset8, negoffset);
  Operand (3, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_81", 
		 TOP_multi_str_i9_r_ps_d,	/* 'strd %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:MULTI_strald_addi_1paired_2general_3s9 */
		 TOP_UNDEFINED);

  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_integer, base);
  Operand (3, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_82", 
		 TOP_str_ozero_r_pc,	/* 'str %1, [%2]' */ /* MDS Operator: Operator:arm:stral_pc_1pc_2general */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_83", 
		 TOP_str_lsl_npc_r_pc,	/* 'str %1, [%2, %3, lsl #2]' */ /* MDS Operator: Operator:arm:stral_pc_addsh2_1pc_2general_3noPC */
		 TOP_str_npc_r_pc,	/* 'str %1, [%2, %3]' */ /* MDS Operator: Operator:arm:stral_pc_add_1pc_2general_3noPC */
		 TOP_str_npc_sub_r_pc,	/* 'str %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:stral_pc_sub_1pc_2general_3noPC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_84", 
		 TOP_str_i5_lsl_npc_r_pc,	/* 'str %1, [%2, %3, lsl #%4]' */ /* MDS Operator: Operator:arm:stral_pc_add_lsl_1pc_2general_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_r_pc,	/* 'str %1, [%2, -%3, lsl #%4]' */ /* MDS Operator: Operator:arm:stral_pc_sub_lsl_1pc_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_85", 
		 TOP_str_i5_asr_npc_r_pc,	/* 'str %1, [%2, %3, asr #%4]' */ /* MDS Operator: Operator:arm:stral_pc_add_asr_1pc_2general_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_r_pc,	/* 'str %1, [%2, %3, lsr #%4]' */ /* MDS Operator: Operator:arm:stral_pc_add_lsr_1pc_2general_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_r_pc,	/* 'str %1, [%2, -%3, asr #%4]' */ /* MDS Operator: Operator:arm:stral_pc_sub_asr_1pc_2general_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_r_pc,	/* 'str %1, [%2, -%3, lsr #%4]' */ /* MDS Operator: Operator:arm:stral_pc_sub_lsr_1pc_2general_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_86", 
		 TOP_str_i12_sub_r_pc,	/* 'str %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:stral_pc_subi_1pc_2general_3offset12 */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_integer);
  Operand (2, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_87", 
		 TOP_str_i13_r_pc,	/* 'str %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:stral_pc_addi_1pc_2general_3s13 */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_integer);
  Operand (2, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_88", 
		 TOP_pld_i12,	/* 'pld %1' */ /* MDS Operator: Operator:arm:pld_addpc_1offset12PC */
		 TOP_pld_i12_sub,	/* 'pld -%1' */ /* MDS Operator: Operator:arm:pld_subpc_1offset12PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_offset12pc);

  /* ====================================== */ 
  Instruction_Group("O_89", 
		 TOP_str_i12_pc,	/* 'str %1, %2' */ /* MDS Operator: Operator:arm:stral_pc_addpc_1pc_2offset12PC */
		 TOP_str_i12_sub_pc,	/* 'str %1, -%2' */ /* MDS Operator: Operator:arm:stral_pc_subpc_1pc_2offset12PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc);
  Operand (1, Opd_pc);
  Operand (2, Opd_offset12pc);

  /* ====================================== */ 
  Instruction_Group("O_90", 
		 TOP_str_i12_sub_npc_b,	/* 'strb %1, -%2' */ /* MDS Operator: Operator:arm:stralb_subpc_1noPC_2offset12PC */
		 TOP_str_i12_sub_npc,	/* 'str %1, -%2' */ /* MDS Operator: Operator:arm:stral_subpc_1noPC_2offset12PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (2, Opd_offset12pc, negoffset);
  Operand (2, Opd_offset12pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_91", 
		 TOP_str_i12_npc_b,	/* 'strb %1, %2' */ /* MDS Operator: Operator:arm:stralb_addpc_1noPC_2offset12PC */
		 TOP_str_i12_npc,	/* 'str %1, %2' */ /* MDS Operator: Operator:arm:stral_addpc_1noPC_2offset12PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (2, Opd_offset12pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_92", 
		 TOP_str_i8_sub_npc_h,	/* 'strh %1, -%2' */ /* MDS Operator: Operator:arm:stralh_subpc_1noPC_2offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (2, Opd_offset8pc, negoffset);
  Operand (2, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_93", 
		 TOP_str_i8_npc_h,	/* 'strh %1, %2' */ /* MDS Operator: Operator:arm:stralh_addpc_1noPC_2offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (2, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_94", 
		 TOP_str_i8_sub_p_d,	/* 'strd %1, -%2' */ /* MDS Operator: Operator:arm:strald_subpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_paired, base);
  Operand (2, Opd_offset8pc, negoffset);
  Operand (2, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_95", 
		 TOP_str_i8_p_d,	/* 'strd %1, %2' */ /* MDS Operator: Operator:arm:strald_addpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_paired, base);
  Operand (2, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_96", 
		 TOP_multi_str_i8_sub_ps_d,	/* 'strd %1, -%2' */ /* MDS Operator: Operator:arm:MULTI_strald_subpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_pairedfirst, storeval);
  Operand (2, Opd_pairedsecond, base);
  Operand (3, Opd_offset8pc, negoffset);
  Operand (3, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_97", 
		 TOP_multi_str_i8_ps_d,	/* 'strd %1, %2' */ /* MDS Operator: Operator:arm:MULTI_strald_addpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Operand (0, Opd_pc, storeval);
  Operand (1, Opd_pairedfirst, storeval);
  Operand (2, Opd_pairedsecond, base);
  Operand (3, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_98", 
		 TOP_swi,	/* 'swi %1' */ /* MDS Operator: Operator:arm:swial_1swinum */
		 TOP_UNDEFINED);

  Operand (0, Opd_swinum);

  /* ====================================== */ 
  Instruction_Group("O_99", 
		 TOP_armv5e_mov_r_pc_s_cond,	/* 'mov%1%2 %3, %4' */ /* MDS Operator: Operator:arm:mov_pc_rrx_3pc_1cond_2S_4general */
		 TOP_armv5e_mvn_r_pc_s_cond,	/* 'mvn%1%2 %3, %4' */ /* MDS Operator: Operator:arm:mvn_pc_rrx_3pc_1cond_2S_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_spsr);
  Operand (3, Opd_cond, condvariant);
  Operand (4, Opd_s);
  Operand (5, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_100", 
		 TOP_adc_i8_r_pc_s_cond,	/* 'adc%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:adc_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_rsc_i8_r_pc_s_cond,	/* 'rsc%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:rsc_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_sbc_i8_r_pc_s_cond,	/* 'sbc%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:sbc_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_spsr);
  Operand (3, Opd_cond, condvariant);
  Operand (4, Opd_s);
  Operand (5, Opd_integer);
  Operand (6, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_101", 
		 TOP_adc_r_r_pc_s_cond,	/* 'adc%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:adc_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_adc_r_r_pc_s_cond,	/* 'adc%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:adc_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_and_r_r_pc_s_cond,	/* 'and%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:and_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_bic_r_r_pc_s_cond,	/* 'bic%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:bic_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_eor_r_r_pc_s_cond,	/* 'eor%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:eor_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_orr_r_r_pc_s_cond,	/* 'orr%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:orr_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_rsb_r_r_pc_s_cond,	/* 'rsb%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:rsb_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_rsc_r_r_pc_s_cond,	/* 'rsc%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:rsc_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_rsc_r_r_pc_s_cond,	/* 'rsc%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:rsc_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_sbc_r_r_pc_s_cond,	/* 'sbc%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:sbc_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_sbc_r_r_pc_s_cond,	/* 'sbc%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:sbc_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_armv5e_sub_r_r_pc_s_cond,	/* 'sub%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:sub_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_spsr);
  Operand (3, Opd_cond, condvariant);
  Operand (4, Opd_s);
  Operand (5, Opd_integer);
  Operand (6, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_102", 
		 TOP_adc_i5_lsl_r_r_pc_s_cond,	/* 'adc%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:adc_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_adc_i5_ror_r_r_pc_s_cond,	/* 'adc%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:adc_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_rsc_i5_lsl_r_r_pc_s_cond,	/* 'rsc%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:rsc_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_rsc_i5_ror_r_r_pc_s_cond,	/* 'rsc%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:rsc_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_sbc_i5_lsl_r_r_pc_s_cond,	/* 'sbc%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:sbc_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_sbc_i5_ror_r_r_pc_s_cond,	/* 'sbc%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:sbc_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_spsr);
  Operand (3, Opd_cond, condvariant);
  Operand (4, Opd_s);
  Operand (5, Opd_integer);
  Operand (6, Opd_integer);
  Operand (7, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_103", 
		 TOP_adc_i5_asr_r_r_pc_s_cond,	/* 'adc%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:adc_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_adc_i5_lsr_r_r_pc_s_cond,	/* 'adc%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:adc_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_rsc_i5_asr_r_r_pc_s_cond,	/* 'rsc%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:rsc_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_rsc_i5_lsr_r_r_pc_s_cond,	/* 'rsc%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:rsc_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_sbc_i5_asr_r_r_pc_s_cond,	/* 'sbc%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:sbc_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_sbc_i5_lsr_r_r_pc_s_cond,	/* 'sbc%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:sbc_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_spsr);
  Operand (3, Opd_cond, condvariant);
  Operand (4, Opd_s);
  Operand (5, Opd_integer);
  Operand (6, Opd_integer);
  Operand (7, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_104", 
		 TOP_armv5e_add_r_r_pc_s_cond,	/* 'add%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:add_pc_rrx_3pc_1cond_2S_4general_5general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_spsr);
  Operand (3, Opd_cond, condvariant);
  Operand (4, Opd_s);
  Operand (5, Opd_integer, target);
  Operand (6, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_105", 
		 TOP_armv5e_mov_r_pc_s,	/* 'mov%1 %2, %3' */ /* MDS Operator: Operator:arm:moval_pc_rrx_2pc_1S_3general */
		 TOP_armv5e_mvn_r_pc_s,	/* 'mvn%1 %2, %3' */ /* MDS Operator: Operator:arm:mvnal_pc_rrx_2pc_1S_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_spsr);
  Operand (2, Opd_s);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_106", 
		 TOP_adc_i8_r_pc_s,	/* 'adc%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:adcal_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_rsc_i8_r_pc_s,	/* 'rsc%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:rscal_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_sbc_i8_r_pc_s,	/* 'sbc%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:sbcal_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_spsr);
  Operand (2, Opd_s);
  Operand (3, Opd_integer);
  Operand (4, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_107", 
		 TOP_adc_r_r_pc_s,	/* 'adc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:adcal_pc_reg_2pc_1S_3general_4general */
		 TOP_armv5e_adc_r_r_pc_s,	/* 'adc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:adcal_pc_rrx_2pc_1S_3general_4general */
		 TOP_armv5e_and_r_r_pc_s,	/* 'and%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:andal_pc_rrx_2pc_1S_3general_4general */
		 TOP_armv5e_bic_r_r_pc_s,	/* 'bic%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:bical_pc_rrx_2pc_1S_3general_4general */
		 TOP_armv5e_eor_r_r_pc_s,	/* 'eor%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:eoral_pc_rrx_2pc_1S_3general_4general */
		 TOP_armv5e_orr_r_r_pc_s,	/* 'orr%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:orral_pc_rrx_2pc_1S_3general_4general */
		 TOP_armv5e_rsb_r_r_pc_s,	/* 'rsb%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rsbal_pc_rrx_2pc_1S_3general_4general */
		 TOP_rsc_r_r_pc_s,	/* 'rsc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rscal_pc_reg_2pc_1S_3general_4general */
		 TOP_armv5e_rsc_r_r_pc_s,	/* 'rsc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rscal_pc_rrx_2pc_1S_3general_4general */
		 TOP_sbc_r_r_pc_s,	/* 'sbc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sbcal_pc_reg_2pc_1S_3general_4general */
		 TOP_armv5e_sbc_r_r_pc_s,	/* 'sbc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sbcal_pc_rrx_2pc_1S_3general_4general */
		 TOP_armv5e_sub_r_r_pc_s,	/* 'sub%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:subal_pc_rrx_2pc_1S_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_spsr);
  Operand (2, Opd_s);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_108", 
		 TOP_adc_i5_lsl_r_r_pc_s,	/* 'adc%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:adcal_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_adc_i5_ror_r_r_pc_s,	/* 'adc%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:adcal_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_rsc_i5_lsl_r_r_pc_s,	/* 'rsc%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:rscal_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_rsc_i5_ror_r_r_pc_s,	/* 'rsc%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:rscal_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_sbc_i5_lsl_r_r_pc_s,	/* 'sbc%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:sbcal_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_sbc_i5_ror_r_r_pc_s,	/* 'sbc%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:sbcal_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_spsr);
  Operand (2, Opd_s);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_109", 
		 TOP_adc_i5_asr_r_r_pc_s,	/* 'adc%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:adcal_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_adc_i5_lsr_r_r_pc_s,	/* 'adc%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:adcal_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_rsc_i5_asr_r_r_pc_s,	/* 'rsc%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:rscal_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_rsc_i5_lsr_r_r_pc_s,	/* 'rsc%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:rscal_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_sbc_i5_asr_r_r_pc_s,	/* 'sbc%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:sbcal_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_sbc_i5_lsr_r_r_pc_s,	/* 'sbc%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:sbcal_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_spsr);
  Operand (2, Opd_s);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_110", 
		 TOP_armv5e_add_r_r_pc_s,	/* 'add%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:addal_pc_rrx_2pc_1S_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_spsr);
  Operand (2, Opd_s);
  Operand (3, Opd_integer, target);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_111", 
		 TOP_armv5e_ldm_umr_reglist_npc_amode4l_cond,	/* 'ldm%1%2 %3, { %4 }^' */ /* MDS Operator: Operator:arm:ldm_s11_1cond_2amode4L_3noPC_4reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cpsrmode);
  Operand (2, Opd_spsr);
  Operand (3, Opd_spsrt);
  Operand (4, Opd_cond, condvariant);
  Operand (5, Opd_amode4l);
  Operand (6, Opd_nopc);
  Operand (7, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_112", 
		 TOP_mov_i8_pc_s_cond,	/* 'mov%1%2 %3, #%4' */ /* MDS Operator: Operator:arm:mov_pc_imm_3pc_1cond_2S_4immed8 */
		 TOP_mvn_i8_pc_s_cond,	/* 'mvn%1%2 %3, #%4' */ /* MDS Operator: Operator:arm:mvn_pc_imm_3pc_1cond_2S_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_113", 
		 TOP_mov_r_pc_s_cond,	/* 'mov%1%2 %3, %4' */ /* MDS Operator: Operator:arm:mov_pc_reg_3pc_1cond_2S_4general */
		 TOP_mvn_r_pc_s_cond,	/* 'mvn%1%2 %3, %4' */ /* MDS Operator: Operator:arm:mvn_pc_reg_3pc_1cond_2S_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_114", 
		 TOP_and_i8_r_pc_s_cond,	/* 'and%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:and_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_bic_i8_r_pc_s_cond,	/* 'bic%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:bic_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_eor_i8_r_pc_s_cond,	/* 'eor%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:eor_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_orr_i8_r_pc_s_cond,	/* 'orr%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:orr_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_rsb_i8_r_pc_s_cond,	/* 'rsb%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:rsb_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_sub_i8_r_pc_s_cond,	/* 'sub%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:sub_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer);
  Operand (5, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_115", 
		 TOP_and_r_r_pc_s_cond,	/* 'and%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:and_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_bic_r_r_pc_s_cond,	/* 'bic%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:bic_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_eor_r_r_pc_s_cond,	/* 'eor%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:eor_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_orr_r_r_pc_s_cond,	/* 'orr%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:orr_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_rsb_r_r_pc_s_cond,	/* 'rsb%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:rsb_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_sub_r_r_pc_s_cond,	/* 'sub%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:sub_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer);
  Operand (5, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_116", 
		 TOP_and_i5_lsl_r_r_pc_s_cond,	/* 'and%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:and_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_and_i5_ror_r_r_pc_s_cond,	/* 'and%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:and_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_bic_i5_lsl_r_r_pc_s_cond,	/* 'bic%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:bic_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_bic_i5_ror_r_r_pc_s_cond,	/* 'bic%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:bic_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_eor_i5_lsl_r_r_pc_s_cond,	/* 'eor%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:eor_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_eor_i5_ror_r_r_pc_s_cond,	/* 'eor%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:eor_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_orr_i5_lsl_r_r_pc_s_cond,	/* 'orr%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:orr_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_orr_i5_ror_r_r_pc_s_cond,	/* 'orr%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:orr_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_rsb_i5_lsl_r_r_pc_s_cond,	/* 'rsb%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:rsb_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_rsb_i5_ror_r_r_pc_s_cond,	/* 'rsb%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:rsb_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_sub_i5_lsl_r_r_pc_s_cond,	/* 'sub%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:sub_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_sub_i5_ror_r_r_pc_s_cond,	/* 'sub%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:sub_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer);
  Operand (5, Opd_integer);
  Operand (6, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_117", 
		 TOP_and_i5_asr_r_r_pc_s_cond,	/* 'and%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:and_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_and_i5_lsr_r_r_pc_s_cond,	/* 'and%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:and_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_bic_i5_asr_r_r_pc_s_cond,	/* 'bic%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:bic_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_bic_i5_lsr_r_r_pc_s_cond,	/* 'bic%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:bic_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_eor_i5_asr_r_r_pc_s_cond,	/* 'eor%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:eor_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_eor_i5_lsr_r_r_pc_s_cond,	/* 'eor%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:eor_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_orr_i5_asr_r_r_pc_s_cond,	/* 'orr%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:orr_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_orr_i5_lsr_r_r_pc_s_cond,	/* 'orr%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:orr_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_rsb_i5_asr_r_r_pc_s_cond,	/* 'rsb%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:rsb_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_rsb_i5_lsr_r_r_pc_s_cond,	/* 'rsb%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:rsb_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_sub_i5_asr_r_r_pc_s_cond,	/* 'sub%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:sub_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_sub_i5_lsr_r_r_pc_s_cond,	/* 'sub%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:sub_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer);
  Operand (5, Opd_integer);
  Operand (6, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_118", 
		 TOP_mov_i5_lsl_r_pc_s_cond,	/* 'mov%1%2 %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:mov_pc_lsl_imm_3pc_1cond_2S_4general_5shfimml */
		 TOP_mov_i5_ror_r_pc_s_cond,	/* 'mov%1%2 %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:mov_pc_ror_imm_3pc_1cond_2S_4general_5shfimml */
		 TOP_mvn_i5_lsl_r_pc_s_cond,	/* 'mvn%1%2 %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:mvn_pc_lsl_imm_3pc_1cond_2S_4general_5shfimml */
		 TOP_mvn_i5_ror_r_pc_s_cond,	/* 'mvn%1%2 %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:mvn_pc_ror_imm_3pc_1cond_2S_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_119", 
		 TOP_mov_i5_asr_r_pc_s_cond,	/* 'mov%1%2 %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:mov_pc_asr_imm_3pc_1cond_2S_4general_5shfimmr */
		 TOP_mov_i5_lsr_r_pc_s_cond,	/* 'mov%1%2 %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:mov_pc_lsr_imm_3pc_1cond_2S_4general_5shfimmr */
		 TOP_mvn_i5_asr_r_pc_s_cond,	/* 'mvn%1%2 %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:mvn_pc_asr_imm_3pc_1cond_2S_4general_5shfimmr */
		 TOP_mvn_i5_lsr_r_pc_s_cond,	/* 'mvn%1%2 %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:mvn_pc_lsr_imm_3pc_1cond_2S_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_120", 
		 TOP_add_i8_r_pc_s_cond,	/* 'add%1%2 %3, %4, #%5' */ /* MDS Operator: Operator:arm:add_pc_imm_3pc_1cond_2S_4general_5immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer, target);
  Operand (5, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_121", 
		 TOP_add_i5_lsl_r_r_pc_s_cond,	/* 'add%1%2 %3, %4, %5, lsl #%6' */ /* MDS Operator: Operator:arm:add_pc_lsl_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_add_i5_ror_r_r_pc_s_cond,	/* 'add%1%2 %3, %4, %5, ror #%6' */ /* MDS Operator: Operator:arm:add_pc_ror_imm_3pc_1cond_2S_4general_5general_6shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer, target);
  Operand (5, Opd_integer);
  Operand (6, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_122", 
		 TOP_add_i5_asr_r_r_pc_s_cond,	/* 'add%1%2 %3, %4, %5, asr #%6' */ /* MDS Operator: Operator:arm:add_pc_asr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_add_i5_lsr_r_r_pc_s_cond,	/* 'add%1%2 %3, %4, %5, lsr #%6' */ /* MDS Operator: Operator:arm:add_pc_lsr_imm_3pc_1cond_2S_4general_5general_6shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer, target);
  Operand (5, Opd_integer);
  Operand (6, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_123", 
		 TOP_add_r_r_pc_s_cond,	/* 'add%1%2 %3, %4, %5' */ /* MDS Operator: Operator:arm:add_pc_reg_3pc_1cond_2S_4general_5general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_s);
  Operand (4, Opd_integer, target);
  Operand (5, Opd_integer, target);

  /* ====================================== */ 
  Instruction_Group("O_124", 
		 TOP_armv5e_ldm_umr_reglist_npc_amode4l,	/* 'ldm%1 %2, { %3 }^' */ /* MDS Operator: Operator:arm:ldmal_s11_1amode4L_2noPC_3reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrmode);
  Operand (1, Opd_spsr);
  Operand (2, Opd_spsrt);
  Operand (3, Opd_amode4l);
  Operand (4, Opd_nopc);
  Operand (5, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_125", 
		 TOP_mov_i8_pc_s,	/* 'mov%1 %2, #%3' */ /* MDS Operator: Operator:arm:moval_pc_imm_2pc_1S_3immed8 */
		 TOP_mvn_i8_pc_s,	/* 'mvn%1 %2, #%3' */ /* MDS Operator: Operator:arm:mvnal_pc_imm_2pc_1S_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_126", 
		 TOP_mov_r_pc_s,	/* 'mov%1 %2, %3' */ /* MDS Operator: Operator:arm:moval_pc_reg_2pc_1S_3general */
		 TOP_mvn_r_pc_s,	/* 'mvn%1 %2, %3' */ /* MDS Operator: Operator:arm:mvnal_pc_reg_2pc_1S_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_127", 
		 TOP_and_i8_r_pc_s,	/* 'and%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:andal_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_bic_i8_r_pc_s,	/* 'bic%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:bical_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_eor_i8_r_pc_s,	/* 'eor%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:eoral_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_orr_i8_r_pc_s,	/* 'orr%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:orral_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_rsb_i8_r_pc_s,	/* 'rsb%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:rsbal_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_sub_i8_r_pc_s,	/* 'sub%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:subal_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_128", 
		 TOP_and_r_r_pc_s,	/* 'and%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:andal_pc_reg_2pc_1S_3general_4general */
		 TOP_bic_r_r_pc_s,	/* 'bic%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:bical_pc_reg_2pc_1S_3general_4general */
		 TOP_eor_r_r_pc_s,	/* 'eor%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:eoral_pc_reg_2pc_1S_3general_4general */
		 TOP_orr_r_r_pc_s,	/* 'orr%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:orral_pc_reg_2pc_1S_3general_4general */
		 TOP_rsb_r_r_pc_s,	/* 'rsb%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rsbal_pc_reg_2pc_1S_3general_4general */
		 TOP_sub_r_r_pc_s,	/* 'sub%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:subal_pc_reg_2pc_1S_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_129", 
		 TOP_and_i5_lsl_r_r_pc_s,	/* 'and%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:andal_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_and_i5_ror_r_r_pc_s,	/* 'and%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:andal_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_bic_i5_lsl_r_r_pc_s,	/* 'bic%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:bical_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_bic_i5_ror_r_r_pc_s,	/* 'bic%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:bical_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_eor_i5_lsl_r_r_pc_s,	/* 'eor%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:eoral_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_eor_i5_ror_r_r_pc_s,	/* 'eor%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:eoral_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_orr_i5_lsl_r_r_pc_s,	/* 'orr%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:orral_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_orr_i5_ror_r_r_pc_s,	/* 'orr%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:orral_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_rsb_i5_lsl_r_r_pc_s,	/* 'rsb%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:rsbal_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_rsb_i5_ror_r_r_pc_s,	/* 'rsb%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:rsbal_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_sub_i5_lsl_r_r_pc_s,	/* 'sub%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:subal_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_sub_i5_ror_r_r_pc_s,	/* 'sub%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:subal_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_130", 
		 TOP_and_i5_asr_r_r_pc_s,	/* 'and%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:andal_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_and_i5_lsr_r_r_pc_s,	/* 'and%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:andal_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_bic_i5_asr_r_r_pc_s,	/* 'bic%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:bical_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_bic_i5_lsr_r_r_pc_s,	/* 'bic%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:bical_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_eor_i5_asr_r_r_pc_s,	/* 'eor%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:eoral_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_eor_i5_lsr_r_r_pc_s,	/* 'eor%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:eoral_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_orr_i5_asr_r_r_pc_s,	/* 'orr%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:orral_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_orr_i5_lsr_r_r_pc_s,	/* 'orr%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:orral_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_rsb_i5_asr_r_r_pc_s,	/* 'rsb%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:rsbal_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_rsb_i5_lsr_r_r_pc_s,	/* 'rsb%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:rsbal_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_sub_i5_asr_r_r_pc_s,	/* 'sub%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:subal_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_sub_i5_lsr_r_r_pc_s,	/* 'sub%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:subal_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_131", 
		 TOP_mov_i5_lsl_r_pc_s,	/* 'mov%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:moval_pc_lsl_imm_2pc_1S_3general_4shfimml */
		 TOP_mov_i5_ror_r_pc_s,	/* 'mov%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:moval_pc_ror_imm_2pc_1S_3general_4shfimml */
		 TOP_mvn_i5_lsl_r_pc_s,	/* 'mvn%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:mvnal_pc_lsl_imm_2pc_1S_3general_4shfimml */
		 TOP_mvn_i5_ror_r_pc_s,	/* 'mvn%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:mvnal_pc_ror_imm_2pc_1S_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_132", 
		 TOP_mov_i5_asr_r_pc_s,	/* 'mov%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:moval_pc_asr_imm_2pc_1S_3general_4shfimmr */
		 TOP_mov_i5_lsr_r_pc_s,	/* 'mov%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:moval_pc_lsr_imm_2pc_1S_3general_4shfimmr */
		 TOP_mvn_i5_asr_r_pc_s,	/* 'mvn%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:mvnal_pc_asr_imm_2pc_1S_3general_4shfimmr */
		 TOP_mvn_i5_lsr_r_pc_s,	/* 'mvn%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:mvnal_pc_lsr_imm_2pc_1S_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_133", 
		 TOP_add_i8_r_pc_s,	/* 'add%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:addal_pc_imm_2pc_1S_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer, target);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_134", 
		 TOP_add_i5_lsl_r_r_pc_s,	/* 'add%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:addal_pc_lsl_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_add_i5_ror_r_r_pc_s,	/* 'add%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:addal_pc_ror_imm_2pc_1S_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer, target);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_135", 
		 TOP_add_i5_asr_r_r_pc_s,	/* 'add%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:addal_pc_asr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_add_i5_lsr_r_r_pc_s,	/* 'add%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:addal_pc_lsr_imm_2pc_1S_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer, target);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_136", 
		 TOP_add_r_r_pc_s,	/* 'add%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:addal_pc_reg_2pc_1S_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Operand (0, Opd_spsr);
  Operand (1, Opd_s);
  Operand (2, Opd_integer, target);
  Operand (3, Opd_integer, target);

  /* ====================================== */ 
  Instruction_Group("O_137", 
		 TOP_ldm_umr_reglist_pre_npc_amode4l,	/* 'ldm%1 %2!, { %3 }^' */ /* MDS Operator: Operator:arm:ldmal_s11_w_2noPC_1amode4L_2noPC_3reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(4);
  Operand (0, Opd_cpsrmode);
  Operand (1, Opd_spsr);
  Operand (2, Opd_spsrt);
  Operand (3, Opd_amode4l);
  Operand (4, Opd_nopc);
  Operand (5, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_138", 
		 TOP_ldm_umr_reglist_pre_npc_amode4l_cond,	/* 'ldm%1%2 %3!, { %4 }^' */ /* MDS Operator: Operator:arm:ldm_s11_w_3noPC_1cond_2amode4L_3noPC_4reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsr);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(6);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cpsrmode);
  Operand (2, Opd_spsr);
  Operand (3, Opd_spsrt);
  Operand (4, Opd_cond, condvariant);
  Operand (5, Opd_amode4l);
  Operand (6, Opd_nopc);
  Operand (7, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_139", 
		 TOP_mrc2_i4_cpreg_pc_i3_cpnum,	/* 'mrc2 %1, %2, pc, %3, %4, %5' */ /* MDS Operator: Operator:arm:mrc2_pc_1cpnum_2opcode1m_3cpreg_4cpreg_5opcode2 */
		 TOP_mrc_i4_cpreg_pc_i3_cpnum,	/* 'mrc %1, %2, pc, %3, %4, %5' */ /* MDS Operator: Operator:arm:mrcal_pc_1cpnum_2opcode1m_3cpreg_4cpreg_5opcode2 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode1m);
  Operand (2, Opd_cpreg);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_140", 
		 TOP_armv5e_cmn_r_r_cond,	/* 'cmn%1 %2, %3' */ /* MDS Operator: Operator:arm:cmn_rrx_1cond_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_141", 
		 TOP_armv5e_cmp_r_r_cond,	/* 'cmp%1 %2, %3' */ /* MDS Operator: Operator:arm:cmp_rrx_1cond_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer, opnd1);
  Operand (4, Opd_integer, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_142", 
		 TOP_armv5e_cmn_r_r,	/* 'cmn %1, %2' */ /* MDS Operator: Operator:arm:cmnal_rrx_1general_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_143", 
		 TOP_armv5e_cmp_r_r,	/* 'cmp %1, %2' */ /* MDS Operator: Operator:arm:cmpal_rrx_1general_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer, opnd1);
  Operand (2, Opd_integer, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_144", 
		 TOP_mrc_i4_cpreg_pc_i3_cpnum_cond,	/* 'mrc%1 %2, %3, pc, %4, %5, %6' */ /* MDS Operator: Operator:arm:mrc_pc_1cond_2cpnum_3opcode1m_4cpreg_5cpreg_6opcode2 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode1m);
  Operand (4, Opd_cpreg);
  Operand (5, Opd_cpreg);
  Operand (6, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_145", 
		 TOP_cmn_i8_r_cond,	/* 'cmn%1 %2, #%3' */ /* MDS Operator: Operator:arm:cmn_imm_1cond_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_146", 
		 TOP_cmn_r_r_cond,	/* 'cmn%1 %2, %3' */ /* MDS Operator: Operator:arm:cmn_reg_1cond_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_147", 
		 TOP_cmn_i5_lsl_r_r_cond,	/* 'cmn%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:cmn_lsl_imm_1cond_2general_3general_4shfimml */
		 TOP_cmn_i5_ror_r_r_cond,	/* 'cmn%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:cmn_ror_imm_1cond_2general_3general_4shfimml */
		 TOP_cmp_i5_lsl_r_r_cond,	/* 'cmp%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:cmp_lsl_imm_1cond_2general_3general_4shfimml */
		 TOP_cmp_i5_ror_r_r_cond,	/* 'cmp%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:cmp_ror_imm_1cond_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_148", 
		 TOP_cmn_i5_asr_r_r_cond,	/* 'cmn%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:cmn_asr_imm_1cond_2general_3general_4shfimmr */
		 TOP_cmn_i5_lsr_r_r_cond,	/* 'cmn%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:cmn_lsr_imm_1cond_2general_3general_4shfimmr */
		 TOP_cmp_i5_asr_r_r_cond,	/* 'cmp%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:cmp_asr_imm_1cond_2general_3general_4shfimmr */
		 TOP_cmp_i5_lsr_r_r_cond,	/* 'cmp%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:cmp_lsr_imm_1cond_2general_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_149", 
		 TOP_cmp_i8_r_cond,	/* 'cmp%1 %2, #%3' */ /* MDS Operator: Operator:arm:cmp_imm_1cond_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer, opnd1);
  Operand (3, Opd_immed8, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_150", 
		 TOP_cmp_r_r_cond,	/* 'cmp%1 %2, %3' */ /* MDS Operator: Operator:arm:cmp_reg_1cond_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer, opnd1);
  Operand (3, Opd_integer, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_151", 
		 TOP_cmn_npc_asr_npc_npc_cond,	/* 'cmn%1 %2, %3, asr %4' */ /* MDS Operator: Operator:arm:cmn_asr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_cmn_npc_lsl_npc_npc_cond,	/* 'cmn%1 %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:cmn_lsl_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_cmn_npc_lsr_npc_npc_cond,	/* 'cmn%1 %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:cmn_lsr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_cmn_npc_ror_npc_npc_cond,	/* 'cmn%1 %2, %3, ror %4' */ /* MDS Operator: Operator:arm:cmn_ror_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_cmp_npc_asr_npc_npc_cond,	/* 'cmp%1 %2, %3, asr %4' */ /* MDS Operator: Operator:arm:cmp_asr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_cmp_npc_lsl_npc_npc_cond,	/* 'cmp%1 %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:cmp_lsl_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_cmp_npc_lsr_npc_npc_cond,	/* 'cmp%1 %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:cmp_lsr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_cmp_npc_ror_npc_npc_cond,	/* 'cmp%1 %2, %3, ror %4' */ /* MDS Operator: Operator:arm:cmp_ror_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_152", 
		 TOP_cmn_i8_r,	/* 'cmn %1, #%2' */ /* MDS Operator: Operator:arm:cmnal_imm_1general_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_integer);
  Operand (1, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_153", 
		 TOP_cmn_r_r,	/* 'cmn %1, %2' */ /* MDS Operator: Operator:arm:cmnal_reg_1general_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_154", 
		 TOP_cmn_i5_lsl_r_r,	/* 'cmn %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:cmnal_lsl_imm_1general_2general_3shfimml */
		 TOP_cmn_i5_ror_r_r,	/* 'cmn %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:cmnal_ror_imm_1general_2general_3shfimml */
		 TOP_cmp_i5_lsl_r_r,	/* 'cmp %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:cmpal_lsl_imm_1general_2general_3shfimml */
		 TOP_cmp_i5_ror_r_r,	/* 'cmp %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:cmpal_ror_imm_1general_2general_3shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_155", 
		 TOP_cmn_i5_asr_r_r,	/* 'cmn %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:cmnal_asr_imm_1general_2general_3shfimmr */
		 TOP_cmn_i5_lsr_r_r,	/* 'cmn %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:cmnal_lsr_imm_1general_2general_3shfimmr */
		 TOP_cmp_i5_asr_r_r,	/* 'cmp %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:cmpal_asr_imm_1general_2general_3shfimmr */
		 TOP_cmp_i5_lsr_r_r,	/* 'cmp %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:cmpal_lsr_imm_1general_2general_3shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_156", 
		 TOP_cmp_i8_r,	/* 'cmp %1, #%2' */ /* MDS Operator: Operator:arm:cmpal_imm_1general_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_integer, opnd1);
  Operand (1, Opd_immed8, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_157", 
		 TOP_cmp_r_r,	/* 'cmp %1, %2' */ /* MDS Operator: Operator:arm:cmpal_reg_1general_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_integer, opnd1);
  Operand (1, Opd_integer, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_158", 
		 TOP_cmn_npc_asr_npc_npc,	/* 'cmn %1, %2, asr %3' */ /* MDS Operator: Operator:arm:cmnal_asr_reg_1noPC_2noPC_3noPC */
		 TOP_cmn_npc_lsl_npc_npc,	/* 'cmn %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:cmnal_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_cmn_npc_lsr_npc_npc,	/* 'cmn %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:cmnal_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_cmn_npc_ror_npc_npc,	/* 'cmn %1, %2, ror %3' */ /* MDS Operator: Operator:arm:cmnal_ror_reg_1noPC_2noPC_3noPC */
		 TOP_cmp_npc_asr_npc_npc,	/* 'cmp %1, %2, asr %3' */ /* MDS Operator: Operator:arm:cmpal_asr_reg_1noPC_2noPC_3noPC */
		 TOP_cmp_npc_lsl_npc_npc,	/* 'cmp %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:cmpal_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_cmp_npc_lsr_npc_npc,	/* 'cmp %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:cmpal_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_cmp_npc_ror_npc_npc,	/* 'cmp %1, %2, ror %3' */ /* MDS Operator: Operator:arm:cmpal_ror_reg_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_159", 
		 TOP_adc_i8_r_npc_sflags_cond,	/* 'adc%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:adcs_imm_2noPC_1cond_3general_4immed8 */
		 TOP_rsc_i8_r_npc_sflags_cond,	/* 'rsc%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:rscs_imm_2noPC_1cond_3general_4immed8 */
		 TOP_sbc_i8_r_npc_sflags_cond,	/* 'sbc%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:sbcs_imm_2noPC_1cond_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_160", 
		 TOP_adc_r_r_npc_sflags_cond,	/* 'adc%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:adcs_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_adc_r_r_npc_sflags_cond,	/* 'adc%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:adcs_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_add_r_r_npc_sflags_cond,	/* 'add%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:adds_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_rsb_r_r_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:rsbs_rrx_2noPC_1cond_3general_4general */
		 TOP_rsc_r_r_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:rscs_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_rsc_r_r_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:rscs_rrx_2noPC_1cond_3general_4general */
		 TOP_sbc_r_r_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:sbcs_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_sbc_r_r_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:sbcs_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_sub_r_r_npc_sflags_cond,	/* 'sub%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:subs_rrx_2noPC_1cond_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_161", 
		 TOP_adc_i5_lsl_r_r_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:adcs_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_adc_i5_ror_r_r_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:adcs_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsc_i5_lsl_r_r_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:rscs_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsc_i5_ror_r_r_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:rscs_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sbc_i5_lsl_r_r_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:sbcs_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sbc_i5_ror_r_r_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:sbcs_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_162", 
		 TOP_adc_i5_asr_r_r_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:adcs_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_adc_i5_lsr_r_r_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:adcs_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsc_i5_asr_r_r_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:rscs_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsc_i5_lsr_r_r_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:rscs_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sbc_i5_asr_r_r_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:sbcs_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sbc_i5_lsr_r_r_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:sbcs_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_163", 
		 TOP_adc_npc_asr_npc_npc_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:adcs_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_adc_npc_lsl_npc_npc_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:adcs_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_adc_npc_lsr_npc_npc_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:adcs_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_adc_npc_ror_npc_npc_npc_sflags_cond,	/* 'adc%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:adcs_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_asr_npc_npc_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:rscs_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_lsl_npc_npc_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:rscs_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_lsr_npc_npc_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:rscs_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_ror_npc_npc_npc_sflags_cond,	/* 'rsc%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:rscs_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_asr_npc_npc_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:sbcs_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_lsl_npc_npc_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:sbcs_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_lsr_npc_npc_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:sbcs_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_ror_npc_npc_npc_sflags_cond,	/* 'sbc%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:sbcs_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_164", 
		 TOP_adc_i8_r_npc_sflags,	/* 'adcs %1, %2, #%3' */ /* MDS Operator: Operator:arm:adcals_imm_1noPC_2general_3immed8 */
		 TOP_rsc_i8_r_npc_sflags,	/* 'rscs %1, %2, #%3' */ /* MDS Operator: Operator:arm:rscals_imm_1noPC_2general_3immed8 */
		 TOP_sbc_i8_r_npc_sflags,	/* 'sbcs %1, %2, #%3' */ /* MDS Operator: Operator:arm:sbcals_imm_1noPC_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_165", 
		 TOP_adc_r_r_npc_sflags,	/* 'adcs %1, %2, %3' */ /* MDS Operator: Operator:arm:adcals_reg_1noPC_2general_3general */
		 TOP_armv5e_adc_r_r_npc_sflags,	/* 'adcs %1, %2, %3' */ /* MDS Operator: Operator:arm:adcals_rrx_1noPC_2general_3general */
		 TOP_armv5e_add_r_r_npc_sflags,	/* 'adds %1, %2, %3' */ /* MDS Operator: Operator:arm:addals_rrx_1noPC_2general_3general */
		 TOP_armv5e_rsb_r_r_npc_sflags,	/* 'rsbs %1, %2, %3' */ /* MDS Operator: Operator:arm:rsbals_rrx_1noPC_2general_3general */
		 TOP_rsc_r_r_npc_sflags,	/* 'rscs %1, %2, %3' */ /* MDS Operator: Operator:arm:rscals_reg_1noPC_2general_3general */
		 TOP_armv5e_rsc_r_r_npc_sflags,	/* 'rscs %1, %2, %3' */ /* MDS Operator: Operator:arm:rscals_rrx_1noPC_2general_3general */
		 TOP_sbc_r_r_npc_sflags,	/* 'sbcs %1, %2, %3' */ /* MDS Operator: Operator:arm:sbcals_reg_1noPC_2general_3general */
		 TOP_armv5e_sbc_r_r_npc_sflags,	/* 'sbcs %1, %2, %3' */ /* MDS Operator: Operator:arm:sbcals_rrx_1noPC_2general_3general */
		 TOP_armv5e_sub_r_r_npc_sflags,	/* 'subs %1, %2, %3' */ /* MDS Operator: Operator:arm:subals_rrx_1noPC_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_166", 
		 TOP_adc_i5_lsl_r_r_npc_sflags,	/* 'adcs %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:adcals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_adc_i5_ror_r_r_npc_sflags,	/* 'adcs %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:adcals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsc_i5_lsl_r_r_npc_sflags,	/* 'rscs %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:rscals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsc_i5_ror_r_r_npc_sflags,	/* 'rscs %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:rscals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_sbc_i5_lsl_r_r_npc_sflags,	/* 'sbcs %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:sbcals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_sbc_i5_ror_r_r_npc_sflags,	/* 'sbcs %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sbcals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_167", 
		 TOP_adc_i5_asr_r_r_npc_sflags,	/* 'adcs %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:adcals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_adc_i5_lsr_r_r_npc_sflags,	/* 'adcs %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:adcals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsc_i5_asr_r_r_npc_sflags,	/* 'rscs %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:rscals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsc_i5_lsr_r_r_npc_sflags,	/* 'rscs %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:rscals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sbc_i5_asr_r_r_npc_sflags,	/* 'sbcs %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:sbcals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sbc_i5_lsr_r_r_npc_sflags,	/* 'sbcs %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:sbcals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_168", 
		 TOP_adc_npc_asr_npc_npc_npc_sflags,	/* 'adcs %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:adcals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_adc_npc_lsl_npc_npc_npc_sflags,	/* 'adcs %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:adcals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_adc_npc_lsr_npc_npc_npc_sflags,	/* 'adcs %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:adcals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_adc_npc_ror_npc_npc_npc_sflags,	/* 'adcs %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:adcals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_asr_npc_npc_npc_sflags,	/* 'rscs %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:rscals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_lsl_npc_npc_npc_sflags,	/* 'rscs %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:rscals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_lsr_npc_npc_npc_sflags,	/* 'rscs %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:rscals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_ror_npc_npc_npc_sflags,	/* 'rscs %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:rscals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_asr_npc_npc_npc_sflags,	/* 'sbcs %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:sbcals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_lsl_npc_npc_npc_sflags,	/* 'sbcs %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:sbcals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_lsr_npc_npc_npc_sflags,	/* 'sbcs %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:sbcals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_ror_npc_npc_npc_sflags,	/* 'sbcs %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:sbcals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_169", 
		 TOP_add_i8_r_npc_sflags_cond,	/* 'add%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:adds_imm_2noPC_1cond_3general_4immed8 */
		 TOP_rsb_i8_r_npc_sflags_cond,	/* 'rsb%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:rsbs_imm_2noPC_1cond_3general_4immed8 */
		 TOP_sub_i8_r_npc_sflags_cond,	/* 'sub%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:subs_imm_2noPC_1cond_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_170", 
		 TOP_add_r_r_npc_sflags_cond,	/* 'add%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:adds_reg_2noPC_1cond_3general_4general */
		 TOP_rsb_r_r_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:rsbs_reg_2noPC_1cond_3general_4general */
		 TOP_sub_r_r_npc_sflags_cond,	/* 'sub%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:subs_reg_2noPC_1cond_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_171", 
		 TOP_add_i5_lsl_r_r_npc_sflags_cond,	/* 'add%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:adds_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_add_i5_ror_r_r_npc_sflags_cond,	/* 'add%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:adds_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsb_i5_lsl_r_r_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:rsbs_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsb_i5_ror_r_r_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:rsbs_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sub_i5_lsl_r_r_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:subs_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sub_i5_ror_r_r_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:subs_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_172", 
		 TOP_add_i5_asr_r_r_npc_sflags_cond,	/* 'add%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:adds_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_add_i5_lsr_r_r_npc_sflags_cond,	/* 'add%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:adds_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsb_i5_asr_r_r_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:rsbs_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsb_i5_lsr_r_r_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:rsbs_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sub_i5_asr_r_r_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:subs_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sub_i5_lsr_r_r_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:subs_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_173", 
		 TOP_add_npc_asr_npc_npc_npc_sflags_cond,	/* 'add%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:adds_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_add_npc_lsl_npc_npc_npc_sflags_cond,	/* 'add%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:adds_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_add_npc_lsr_npc_npc_npc_sflags_cond,	/* 'add%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:adds_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_add_npc_ror_npc_npc_npc_sflags_cond,	/* 'add%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:adds_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_asr_npc_npc_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:rsbs_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_lsl_npc_npc_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:rsbs_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_lsr_npc_npc_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:rsbs_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_ror_npc_npc_npc_sflags_cond,	/* 'rsb%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:rsbs_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_asr_npc_npc_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:subs_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_lsl_npc_npc_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:subs_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_lsr_npc_npc_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:subs_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_ror_npc_npc_npc_sflags_cond,	/* 'sub%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:subs_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_174", 
		 TOP_add_i8_r_npc_sflags,	/* 'adds %1, %2, #%3' */ /* MDS Operator: Operator:arm:addals_imm_1noPC_2general_3immed8 */
		 TOP_rsb_i8_r_npc_sflags,	/* 'rsbs %1, %2, #%3' */ /* MDS Operator: Operator:arm:rsbals_imm_1noPC_2general_3immed8 */
		 TOP_sub_i8_r_npc_sflags,	/* 'subs %1, %2, #%3' */ /* MDS Operator: Operator:arm:subals_imm_1noPC_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_175", 
		 TOP_add_r_r_npc_sflags,	/* 'adds %1, %2, %3' */ /* MDS Operator: Operator:arm:addals_reg_1noPC_2general_3general */
		 TOP_rsb_r_r_npc_sflags,	/* 'rsbs %1, %2, %3' */ /* MDS Operator: Operator:arm:rsbals_reg_1noPC_2general_3general */
		 TOP_sub_r_r_npc_sflags,	/* 'subs %1, %2, %3' */ /* MDS Operator: Operator:arm:subals_reg_1noPC_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_176", 
		 TOP_add_i5_lsl_r_r_npc_sflags,	/* 'adds %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:addals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_add_i5_ror_r_r_npc_sflags,	/* 'adds %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:addals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsb_i5_lsl_r_r_npc_sflags,	/* 'rsbs %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:rsbals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsb_i5_ror_r_r_npc_sflags,	/* 'rsbs %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:rsbals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_sub_i5_lsl_r_r_npc_sflags,	/* 'subs %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:subals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_sub_i5_ror_r_r_npc_sflags,	/* 'subs %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:subals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_177", 
		 TOP_add_i5_asr_r_r_npc_sflags,	/* 'adds %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:addals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_add_i5_lsr_r_r_npc_sflags,	/* 'adds %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:addals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsb_i5_asr_r_r_npc_sflags,	/* 'rsbs %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:rsbals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsb_i5_lsr_r_r_npc_sflags,	/* 'rsbs %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:rsbals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sub_i5_asr_r_r_npc_sflags,	/* 'subs %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:subals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sub_i5_lsr_r_r_npc_sflags,	/* 'subs %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:subals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_178", 
		 TOP_add_npc_asr_npc_npc_npc_sflags,	/* 'adds %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:addals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_add_npc_lsl_npc_npc_npc_sflags,	/* 'adds %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:addals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_add_npc_lsr_npc_npc_npc_sflags,	/* 'adds %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:addals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_add_npc_ror_npc_npc_npc_sflags,	/* 'adds %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:addals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_asr_npc_npc_npc_sflags,	/* 'rsbs %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:rsbals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_lsl_npc_npc_npc_sflags,	/* 'rsbs %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:rsbals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_lsr_npc_npc_npc_sflags,	/* 'rsbs %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:rsbals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_ror_npc_npc_npc_sflags,	/* 'rsbs %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:rsbals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_asr_npc_npc_npc_sflags,	/* 'subs %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:subals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_lsl_npc_npc_npc_sflags,	/* 'subs %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:subals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_lsr_npc_npc_npc_sflags,	/* 'subs %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:subals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_ror_npc_npc_npc_sflags,	/* 'subs %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:subals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcond);
  Result (1, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_179", 
		 TOP_msr_i8_psrfld_cpsr_cond,	/* 'msr%1 CPSR_%2, #%3' */ /* MDS Operator: Operator:arm:msr_cpsr_imm_1cond_2psrfld_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcontrol);
  Result (1, Opd_cpsrext);
  Result (2, Opd_cpsrflags);
  Result (3, Opd_cpsrstatus);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_psrfld);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_180", 
		 TOP_msr_r_psrfld_cpsr_cond,	/* 'msr%1 CPSR_%2, %3' */ /* MDS Operator: Operator:arm:msr_cpsr_reg_1cond_2psrfld_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcontrol);
  Result (1, Opd_cpsrext);
  Result (2, Opd_cpsrflags);
  Result (3, Opd_cpsrstatus);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_psrfld);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_181", 
		 TOP_msr_i8_psrfld_cpsr,	/* 'msr CPSR_%1, #%2' */ /* MDS Operator: Operator:arm:msral_cpsr_imm_1psrfld_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcontrol);
  Result (1, Opd_cpsrext);
  Result (2, Opd_cpsrflags);
  Result (3, Opd_cpsrstatus);
  Operand (0, Opd_psrfld);
  Operand (1, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_182", 
		 TOP_msr_r_psrfld_cpsr,	/* 'msr CPSR_%1, %2' */ /* MDS Operator: Operator:arm:msral_cpsr_reg_1psrfld_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrcontrol);
  Result (1, Opd_cpsrext);
  Result (2, Opd_cpsrflags);
  Result (3, Opd_cpsrstatus);
  Operand (0, Opd_psrfld);
  Operand (1, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_183", 
		 TOP_msr_i8_cpsr_cond,	/* 'msr%1 CPSR_f, #%2' */ /* MDS Operator: Operator:arm:msr_cpsr_imm_f_1cond_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrflags);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_184", 
		 TOP_msr_r_cpsr_cond,	/* 'msr%1 CPSR_f, %2' */ /* MDS Operator: Operator:arm:msr_cpsr_reg_f_1cond_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrflags);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_185", 
		 TOP_msr_i8_cpsr,	/* 'msr CPSR_f, #%1' */ /* MDS Operator: Operator:arm:msral_cpsr_imm_f_1immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrflags);
  Operand (0, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_186", 
		 TOP_msr_r_cpsr,	/* 'msr CPSR_f, %1' */ /* MDS Operator: Operator:arm:msral_cpsr_reg_f_1general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrflags);
  Operand (0, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_187", 
		 TOP_sadd16_cond,	/* 'sadd16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sadd16_2noPC_1cond_3noPC_4noPC */
		 TOP_sadd8_cond,	/* 'sadd8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sadd8_2noPC_1cond_3noPC_4noPC */
		 TOP_saddsubx_cond,	/* 'saddsubx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:saddsubx_2noPC_1cond_3noPC_4noPC */
		 TOP_ssub16_cond,	/* 'ssub16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:ssub16_2noPC_1cond_3noPC_4noPC */
		 TOP_ssub8_cond,	/* 'ssub8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:ssub8_2noPC_1cond_3noPC_4noPC */
		 TOP_ssubaddx_cond,	/* 'ssubaddx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:ssubaddx_2noPC_1cond_3noPC_4noPC */
		 TOP_uadd16_cond,	/* 'uadd16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uadd16_2noPC_1cond_3noPC_4noPC */
		 TOP_uadd8_cond,	/* 'uadd8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uadd8_2noPC_1cond_3noPC_4noPC */
		 TOP_uaddsubx_cond,	/* 'uaddsubx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uaddsubx_2noPC_1cond_3noPC_4noPC */
		 TOP_usub16_cond,	/* 'usub16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:usub16_2noPC_1cond_3noPC_4noPC */
		 TOP_usub8_cond,	/* 'usub8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:usub8_2noPC_1cond_3noPC_4noPC */
		 TOP_usubaddx_cond,	/* 'usubaddx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:usubaddx_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrge);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_188", 
		 TOP_sadd16,	/* 'sadd16 %1, %2, %3' */ /* MDS Operator: Operator:arm:sadd16al_1noPC_2noPC_3noPC */
		 TOP_sadd8,	/* 'sadd8 %1, %2, %3' */ /* MDS Operator: Operator:arm:sadd8al_1noPC_2noPC_3noPC */
		 TOP_saddsubx,	/* 'saddsubx %1, %2, %3' */ /* MDS Operator: Operator:arm:saddsubxal_1noPC_2noPC_3noPC */
		 TOP_ssub16,	/* 'ssub16 %1, %2, %3' */ /* MDS Operator: Operator:arm:ssub16al_1noPC_2noPC_3noPC */
		 TOP_ssub8,	/* 'ssub8 %1, %2, %3' */ /* MDS Operator: Operator:arm:ssub8al_1noPC_2noPC_3noPC */
		 TOP_ssubaddx,	/* 'ssubaddx %1, %2, %3' */ /* MDS Operator: Operator:arm:ssubaddxal_1noPC_2noPC_3noPC */
		 TOP_uadd16,	/* 'uadd16 %1, %2, %3' */ /* MDS Operator: Operator:arm:uadd16al_1noPC_2noPC_3noPC */
		 TOP_uadd8,	/* 'uadd8 %1, %2, %3' */ /* MDS Operator: Operator:arm:uadd8al_1noPC_2noPC_3noPC */
		 TOP_uaddsubx,	/* 'uaddsubx %1, %2, %3' */ /* MDS Operator: Operator:arm:uaddsubxal_1noPC_2noPC_3noPC */
		 TOP_usub16,	/* 'usub16 %1, %2, %3' */ /* MDS Operator: Operator:arm:usub16al_1noPC_2noPC_3noPC */
		 TOP_usub8,	/* 'usub8 %1, %2, %3' */ /* MDS Operator: Operator:arm:usub8al_1noPC_2noPC_3noPC */
		 TOP_usubaddx,	/* 'usubaddx %1, %2, %3' */ /* MDS Operator: Operator:arm:usubaddxal_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrge);
  Result (1, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_189", 
		 TOP_bxj_cond,	/* 'bxj%1 %2' */ /* MDS Operator: Operator:arm:bxj_1cond_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrj);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_190", 
		 TOP_bxj,	/* 'bxj %1' */ /* MDS Operator: Operator:arm:bxjal_1general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrj);
  Result (1, Opd_pc);
  Operand (0, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_191", 
		 TOP_mul_sflags,	/* 'muls %1, %2, %3' */ /* MDS Operator: Operator:arm:mulals_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_192", 
		 TOP_mla_sflags,	/* 'mlas %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:mlaals_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_193", 
		 TOP_smull_sflags,	/* 'smulls %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smullals_1noPC_2noPC_3noPC_4noPC */
		 TOP_umull_sflags,	/* 'umulls %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:umullals_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %3 */
  Result (2, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_194", 
		 TOP_mul_sflags_cond,	/* 'mul%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:muls_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_195", 
		 TOP_mla_sflags_cond,	/* 'mla%1s %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mlas_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_196", 
		 TOP_smull_sflags_cond,	/* 'smull%1s %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smulls_2noPC_3noPC_1cond_4noPC_5noPC */
		 TOP_umull_sflags_cond,	/* 'umull%1s %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:umulls_2noPC_3noPC_1cond_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %4 */
  Result (2, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %3 and %4 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_197", 
		 TOP_smlal_sflags,	/* 'smlals %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlalals_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_umlal_sflags,	/* 'umlals %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:umlalals_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Same_Res(0);
  Conflict(2); /* Register allocation conflict between proxies %1 and %3 */
  Result (2, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_198", 
		 TOP_smlal_sflags_cond,	/* 'smlal%1s %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlals_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_umlal_sflags_cond,	/* 'umlal%1s %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:umlals_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnz);
  Result (1, Opd_nopc);
  Same_Res(2);
  Conflict(4); /* Register allocation conflict between proxies %2 and %4 */
  Result (2, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Conflict(4); /* Register allocation conflict between proxies %3 and %4 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_199", 
		 TOP_teq_i8_r_cond,	/* 'teq%1 %2, #%3' */ /* MDS Operator: Operator:arm:teq_imm_1cond_2general_3immed8 */
		 TOP_tst_i8_r_cond,	/* 'tst%1 %2, #%3' */ /* MDS Operator: Operator:arm:tst_imm_1cond_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_200", 
		 TOP_teq_r_r_cond,	/* 'teq%1 %2, %3' */ /* MDS Operator: Operator:arm:teq_reg_1cond_2general_3general */
		 TOP_armv5e_teq_r_r_cond,	/* 'teq%1 %2, %3' */ /* MDS Operator: Operator:arm:teq_rrx_1cond_2general_3general */
		 TOP_tst_r_r_cond,	/* 'tst%1 %2, %3' */ /* MDS Operator: Operator:arm:tst_reg_1cond_2general_3general */
		 TOP_armv5e_tst_r_r_cond,	/* 'tst%1 %2, %3' */ /* MDS Operator: Operator:arm:tst_rrx_1cond_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_201", 
		 TOP_teq_i5_lsl_r_r_cond,	/* 'teq%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:teq_lsl_imm_1cond_2general_3general_4shfimml */
		 TOP_tst_i5_lsl_r_r_cond,	/* 'tst%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:tst_lsl_imm_1cond_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_202", 
		 TOP_teq_npc_asr_npc_npc_cond,	/* 'teq%1 %2, %3, asr %4' */ /* MDS Operator: Operator:arm:teq_asr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_teq_npc_lsl_npc_npc_cond,	/* 'teq%1 %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:teq_lsl_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_teq_npc_lsr_npc_npc_cond,	/* 'teq%1 %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:teq_lsr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_teq_npc_ror_npc_npc_cond,	/* 'teq%1 %2, %3, ror %4' */ /* MDS Operator: Operator:arm:teq_ror_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_tst_npc_asr_npc_npc_cond,	/* 'tst%1 %2, %3, asr %4' */ /* MDS Operator: Operator:arm:tst_asr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_tst_npc_lsl_npc_npc_cond,	/* 'tst%1 %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:tst_lsl_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_tst_npc_lsr_npc_npc_cond,	/* 'tst%1 %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:tst_lsr_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_tst_npc_ror_npc_npc_cond,	/* 'tst%1 %2, %3, ror %4' */ /* MDS Operator: Operator:arm:tst_ror_reg_1cond_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_203", 
		 TOP_teq_i8_r,	/* 'teq %1, #%2' */ /* MDS Operator: Operator:arm:teqal_imm_1general_2immed8 */
		 TOP_tst_i8_r,	/* 'tst %1, #%2' */ /* MDS Operator: Operator:arm:tstal_imm_1general_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_204", 
		 TOP_teq_r_r,	/* 'teq %1, %2' */ /* MDS Operator: Operator:arm:teqal_reg_1general_2general */
		 TOP_armv5e_teq_r_r,	/* 'teq %1, %2' */ /* MDS Operator: Operator:arm:teqal_rrx_1general_2general */
		 TOP_tst_r_r,	/* 'tst %1, %2' */ /* MDS Operator: Operator:arm:tstal_reg_1general_2general */
		 TOP_armv5e_tst_r_r,	/* 'tst %1, %2' */ /* MDS Operator: Operator:arm:tstal_rrx_1general_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_205", 
		 TOP_teq_i5_lsl_r_r,	/* 'teq %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:teqal_lsl_imm_1general_2general_3shfimml */
		 TOP_tst_i5_lsl_r_r,	/* 'tst %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:tstal_lsl_imm_1general_2general_3shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_206", 
		 TOP_teq_npc_asr_npc_npc,	/* 'teq %1, %2, asr %3' */ /* MDS Operator: Operator:arm:teqal_asr_reg_1noPC_2noPC_3noPC */
		 TOP_teq_npc_lsl_npc_npc,	/* 'teq %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:teqal_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_teq_npc_lsr_npc_npc,	/* 'teq %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:teqal_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_teq_npc_ror_npc_npc,	/* 'teq %1, %2, ror %3' */ /* MDS Operator: Operator:arm:teqal_ror_reg_1noPC_2noPC_3noPC */
		 TOP_tst_npc_asr_npc_npc,	/* 'tst %1, %2, asr %3' */ /* MDS Operator: Operator:arm:tstal_asr_reg_1noPC_2noPC_3noPC */
		 TOP_tst_npc_lsl_npc_npc,	/* 'tst %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:tstal_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_tst_npc_lsr_npc_npc,	/* 'tst %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:tstal_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_tst_npc_ror_npc_npc,	/* 'tst %1, %2, ror %3' */ /* MDS Operator: Operator:arm:tstal_ror_reg_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_207", 
		 TOP_teq_i5_ror_r_r_cond,	/* 'teq%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:teq_ror_imm_1cond_2general_3general_4shfimml */
		 TOP_tst_i5_ror_r_r_cond,	/* 'tst%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:tst_ror_imm_1cond_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_208", 
		 TOP_teq_i5_asr_r_r_cond,	/* 'teq%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:teq_asr_imm_1cond_2general_3general_4shfimmr */
		 TOP_teq_i5_lsr_r_r_cond,	/* 'teq%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:teq_lsr_imm_1cond_2general_3general_4shfimmr */
		 TOP_tst_i5_asr_r_r_cond,	/* 'tst%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:tst_asr_imm_1cond_2general_3general_4shfimmr */
		 TOP_tst_i5_lsr_r_r_cond,	/* 'tst%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:tst_lsr_imm_1cond_2general_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_209", 
		 TOP_teq_i5_ror_r_r,	/* 'teq %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:teqal_ror_imm_1general_2general_3shfimml */
		 TOP_tst_i5_ror_r_r,	/* 'tst %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:tstal_ror_imm_1general_2general_3shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_210", 
		 TOP_teq_i5_asr_r_r,	/* 'teq %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:teqal_asr_imm_1general_2general_3shfimmr */
		 TOP_teq_i5_lsr_r_r,	/* 'teq %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:teqal_lsr_imm_1general_2general_3shfimmr */
		 TOP_tst_i5_asr_r_r,	/* 'tst %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:tstal_asr_imm_1general_2general_3shfimmr */
		 TOP_tst_i5_lsr_r_r,	/* 'tst %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:tstal_lsr_imm_1general_2general_3shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_211", 
		 TOP_mov_i8_npc_sflags_cond,	/* 'mov%1s %2, #%3' */ /* MDS Operator: Operator:arm:movs_imm_2noPC_1cond_3immed8 */
		 TOP_mvn_i8_npc_sflags_cond,	/* 'mvn%1s %2, #%3' */ /* MDS Operator: Operator:arm:mvns_imm_2noPC_1cond_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_212", 
		 TOP_mov_r_npc_sflags_cond,	/* 'mov%1s %2, %3' */ /* MDS Operator: Operator:arm:movs_reg_2noPC_1cond_3general */
		 TOP_armv5e_mov_r_npc_sflags_cond,	/* 'mov%1s %2, %3' */ /* MDS Operator: Operator:arm:movs_rrx_2noPC_1cond_3general */
		 TOP_mvn_r_npc_sflags_cond,	/* 'mvn%1s %2, %3' */ /* MDS Operator: Operator:arm:mvns_reg_2noPC_1cond_3general */
		 TOP_armv5e_mvn_r_npc_sflags_cond,	/* 'mvn%1s %2, %3' */ /* MDS Operator: Operator:arm:mvns_rrx_2noPC_1cond_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_213", 
		 TOP_and_i8_r_npc_sflags_cond,	/* 'and%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:ands_imm_2noPC_1cond_3general_4immed8 */
		 TOP_bic_i8_r_npc_sflags_cond,	/* 'bic%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:bics_imm_2noPC_1cond_3general_4immed8 */
		 TOP_eor_i8_r_npc_sflags_cond,	/* 'eor%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:eors_imm_2noPC_1cond_3general_4immed8 */
		 TOP_orr_i8_r_npc_sflags_cond,	/* 'orr%1s %2, %3, #%4' */ /* MDS Operator: Operator:arm:orrs_imm_2noPC_1cond_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_214", 
		 TOP_and_r_r_npc_sflags_cond,	/* 'and%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:ands_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_and_r_r_npc_sflags_cond,	/* 'and%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:ands_rrx_2noPC_1cond_3general_4general */
		 TOP_bic_r_r_npc_sflags_cond,	/* 'bic%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:bics_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_bic_r_r_npc_sflags_cond,	/* 'bic%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:bics_rrx_2noPC_1cond_3general_4general */
		 TOP_eor_r_r_npc_sflags_cond,	/* 'eor%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:eors_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_eor_r_r_npc_sflags_cond,	/* 'eor%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:eors_rrx_2noPC_1cond_3general_4general */
		 TOP_orr_r_r_npc_sflags_cond,	/* 'orr%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:orrs_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_orr_r_r_npc_sflags_cond,	/* 'orr%1s %2, %3, %4' */ /* MDS Operator: Operator:arm:orrs_rrx_2noPC_1cond_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_215", 
		 TOP_and_i5_lsl_r_r_npc_sflags_cond,	/* 'and%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:ands_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_bic_i5_lsl_r_r_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:bics_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_eor_i5_lsl_r_r_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:eors_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_orr_i5_lsl_r_r_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:orrs_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_216", 
		 TOP_mov_i5_lsl_r_npc_sflags_cond,	/* 'mov%1s %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:movs_lsl_imm_2noPC_1cond_3general_4shfimml */
		 TOP_mvn_i5_lsl_r_npc_sflags_cond,	/* 'mvn%1s %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:mvns_lsl_imm_2noPC_1cond_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_217", 
		 TOP_mov_npc_asr_npc_npc_sflags_cond,	/* 'mov%1s %2, %3, asr %4' */ /* MDS Operator: Operator:arm:movs_asr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mov_npc_lsl_npc_npc_sflags_cond,	/* 'mov%1s %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:movs_lsl_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mov_npc_lsr_npc_npc_sflags_cond,	/* 'mov%1s %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:movs_lsr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mov_npc_ror_npc_npc_sflags_cond,	/* 'mov%1s %2, %3, ror %4' */ /* MDS Operator: Operator:arm:movs_ror_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_asr_npc_npc_sflags_cond,	/* 'mvn%1s %2, %3, asr %4' */ /* MDS Operator: Operator:arm:mvns_asr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_lsl_npc_npc_sflags_cond,	/* 'mvn%1s %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:mvns_lsl_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_lsr_npc_npc_sflags_cond,	/* 'mvn%1s %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:mvns_lsr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_ror_npc_npc_sflags_cond,	/* 'mvn%1s %2, %3, ror %4' */ /* MDS Operator: Operator:arm:mvns_ror_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_218", 
		 TOP_and_npc_asr_npc_npc_npc_sflags_cond,	/* 'and%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:ands_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_and_npc_lsl_npc_npc_npc_sflags_cond,	/* 'and%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:ands_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_and_npc_lsr_npc_npc_npc_sflags_cond,	/* 'and%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:ands_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_and_npc_ror_npc_npc_npc_sflags_cond,	/* 'and%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:ands_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_asr_npc_npc_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:bics_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_lsl_npc_npc_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:bics_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_lsr_npc_npc_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:bics_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_ror_npc_npc_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:bics_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_asr_npc_npc_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:eors_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_lsl_npc_npc_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:eors_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_lsr_npc_npc_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:eors_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_ror_npc_npc_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:eors_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_asr_npc_npc_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:orrs_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_lsl_npc_npc_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:orrs_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_lsr_npc_npc_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:orrs_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_ror_npc_npc_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:orrs_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_219", 
		 TOP_mov_i8_npc_sflags,	/* 'movs %1, #%2' */ /* MDS Operator: Operator:arm:movals_imm_1noPC_2immed8 */
		 TOP_mvn_i8_npc_sflags,	/* 'mvns %1, #%2' */ /* MDS Operator: Operator:arm:mvnals_imm_1noPC_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_220", 
		 TOP_mov_r_npc_sflags,	/* 'movs %1, %2' */ /* MDS Operator: Operator:arm:movals_reg_1noPC_2general */
		 TOP_armv5e_mov_r_npc_sflags,	/* 'movs %1, %2' */ /* MDS Operator: Operator:arm:movals_rrx_1noPC_2general */
		 TOP_mvn_r_npc_sflags,	/* 'mvns %1, %2' */ /* MDS Operator: Operator:arm:mvnals_reg_1noPC_2general */
		 TOP_armv5e_mvn_r_npc_sflags,	/* 'mvns %1, %2' */ /* MDS Operator: Operator:arm:mvnals_rrx_1noPC_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_221", 
		 TOP_and_i8_r_npc_sflags,	/* 'ands %1, %2, #%3' */ /* MDS Operator: Operator:arm:andals_imm_1noPC_2general_3immed8 */
		 TOP_bic_i8_r_npc_sflags,	/* 'bics %1, %2, #%3' */ /* MDS Operator: Operator:arm:bicals_imm_1noPC_2general_3immed8 */
		 TOP_eor_i8_r_npc_sflags,	/* 'eors %1, %2, #%3' */ /* MDS Operator: Operator:arm:eorals_imm_1noPC_2general_3immed8 */
		 TOP_orr_i8_r_npc_sflags,	/* 'orrs %1, %2, #%3' */ /* MDS Operator: Operator:arm:orrals_imm_1noPC_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_222", 
		 TOP_and_r_r_npc_sflags,	/* 'ands %1, %2, %3' */ /* MDS Operator: Operator:arm:andals_reg_1noPC_2general_3general */
		 TOP_armv5e_and_r_r_npc_sflags,	/* 'ands %1, %2, %3' */ /* MDS Operator: Operator:arm:andals_rrx_1noPC_2general_3general */
		 TOP_bic_r_r_npc_sflags,	/* 'bics %1, %2, %3' */ /* MDS Operator: Operator:arm:bicals_reg_1noPC_2general_3general */
		 TOP_armv5e_bic_r_r_npc_sflags,	/* 'bics %1, %2, %3' */ /* MDS Operator: Operator:arm:bicals_rrx_1noPC_2general_3general */
		 TOP_eor_r_r_npc_sflags,	/* 'eors %1, %2, %3' */ /* MDS Operator: Operator:arm:eorals_reg_1noPC_2general_3general */
		 TOP_armv5e_eor_r_r_npc_sflags,	/* 'eors %1, %2, %3' */ /* MDS Operator: Operator:arm:eorals_rrx_1noPC_2general_3general */
		 TOP_orr_r_r_npc_sflags,	/* 'orrs %1, %2, %3' */ /* MDS Operator: Operator:arm:orrals_reg_1noPC_2general_3general */
		 TOP_armv5e_orr_r_r_npc_sflags,	/* 'orrs %1, %2, %3' */ /* MDS Operator: Operator:arm:orrals_rrx_1noPC_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_223", 
		 TOP_and_i5_lsl_r_r_npc_sflags,	/* 'ands %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:andals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_bic_i5_lsl_r_r_npc_sflags,	/* 'bics %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:bicals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_eor_i5_lsl_r_r_npc_sflags,	/* 'eors %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:eorals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_orr_i5_lsl_r_r_npc_sflags,	/* 'orrs %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:orrals_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_224", 
		 TOP_mov_i5_lsl_r_npc_sflags,	/* 'movs %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:movals_lsl_imm_1noPC_2general_3shfimml */
		 TOP_mvn_i5_lsl_r_npc_sflags,	/* 'mvns %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:mvnals_lsl_imm_1noPC_2general_3shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_225", 
		 TOP_mov_npc_asr_npc_npc_sflags,	/* 'movs %1, %2, asr %3' */ /* MDS Operator: Operator:arm:movals_asr_reg_1noPC_2noPC_3noPC */
		 TOP_mov_npc_lsl_npc_npc_sflags,	/* 'movs %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:movals_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_mov_npc_lsr_npc_npc_sflags,	/* 'movs %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:movals_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_mov_npc_ror_npc_npc_sflags,	/* 'movs %1, %2, ror %3' */ /* MDS Operator: Operator:arm:movals_ror_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_asr_npc_npc_sflags,	/* 'mvns %1, %2, asr %3' */ /* MDS Operator: Operator:arm:mvnals_asr_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_lsl_npc_npc_sflags,	/* 'mvns %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:mvnals_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_lsr_npc_npc_sflags,	/* 'mvns %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:mvnals_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_ror_npc_npc_sflags,	/* 'mvns %1, %2, ror %3' */ /* MDS Operator: Operator:arm:mvnals_ror_reg_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_226", 
		 TOP_and_npc_asr_npc_npc_npc_sflags,	/* 'ands %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:andals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_and_npc_lsl_npc_npc_npc_sflags,	/* 'ands %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:andals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_and_npc_lsr_npc_npc_npc_sflags,	/* 'ands %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:andals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_and_npc_ror_npc_npc_npc_sflags,	/* 'ands %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:andals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_asr_npc_npc_npc_sflags,	/* 'bics %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:bicals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_lsl_npc_npc_npc_sflags,	/* 'bics %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:bicals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_lsr_npc_npc_npc_sflags,	/* 'bics %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:bicals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_ror_npc_npc_npc_sflags,	/* 'bics %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:bicals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_asr_npc_npc_npc_sflags,	/* 'eors %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:eorals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_lsl_npc_npc_npc_sflags,	/* 'eors %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:eorals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_lsr_npc_npc_npc_sflags,	/* 'eors %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:eorals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_ror_npc_npc_npc_sflags,	/* 'eors %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:eorals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_asr_npc_npc_npc_sflags,	/* 'orrs %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:orrals_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_lsl_npc_npc_npc_sflags,	/* 'orrs %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:orrals_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_lsr_npc_npc_npc_sflags,	/* 'orrs %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:orrals_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_ror_npc_npc_npc_sflags,	/* 'orrs %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:orrals_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_227", 
		 TOP_and_i5_ror_r_r_npc_sflags_cond,	/* 'and%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:ands_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_bic_i5_ror_r_r_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:bics_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_eor_i5_ror_r_r_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:eors_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_orr_i5_ror_r_r_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:orrs_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_228", 
		 TOP_and_i5_asr_r_r_npc_sflags_cond,	/* 'and%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:ands_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_and_i5_lsr_r_r_npc_sflags_cond,	/* 'and%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:ands_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_bic_i5_asr_r_r_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:bics_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_bic_i5_lsr_r_r_npc_sflags_cond,	/* 'bic%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:bics_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_eor_i5_asr_r_r_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:eors_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_eor_i5_lsr_r_r_npc_sflags_cond,	/* 'eor%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:eors_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_orr_i5_asr_r_r_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:orrs_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_orr_i5_lsr_r_r_npc_sflags_cond,	/* 'orr%1s %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:orrs_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_229", 
		 TOP_mov_i5_ror_r_npc_sflags_cond,	/* 'mov%1s %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:movs_ror_imm_2noPC_1cond_3general_4shfimml */
		 TOP_mvn_i5_ror_r_npc_sflags_cond,	/* 'mvn%1s %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:mvns_ror_imm_2noPC_1cond_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_230", 
		 TOP_mov_i5_asr_r_npc_sflags_cond,	/* 'mov%1s %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:movs_asr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_mov_i5_lsr_r_npc_sflags_cond,	/* 'mov%1s %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:movs_lsr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_mvn_i5_asr_r_npc_sflags_cond,	/* 'mvn%1s %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:mvns_asr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_mvn_i5_lsr_r_npc_sflags_cond,	/* 'mvn%1s %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:mvns_lsr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_231", 
		 TOP_and_i5_ror_r_r_npc_sflags,	/* 'ands %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:andals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_bic_i5_ror_r_r_npc_sflags,	/* 'bics %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:bicals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_eor_i5_ror_r_r_npc_sflags,	/* 'eors %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:eorals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_orr_i5_ror_r_r_npc_sflags,	/* 'orrs %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:orrals_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_232", 
		 TOP_and_i5_asr_r_r_npc_sflags,	/* 'ands %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:andals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_and_i5_lsr_r_r_npc_sflags,	/* 'ands %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:andals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_bic_i5_asr_r_r_npc_sflags,	/* 'bics %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:bicals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_bic_i5_lsr_r_r_npc_sflags,	/* 'bics %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:bicals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_eor_i5_asr_r_r_npc_sflags,	/* 'eors %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:eorals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_eor_i5_lsr_r_r_npc_sflags,	/* 'eors %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:eorals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_orr_i5_asr_r_r_npc_sflags,	/* 'orrs %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:orrals_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_orr_i5_lsr_r_r_npc_sflags,	/* 'orrs %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:orrals_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_233", 
		 TOP_mov_i5_ror_r_npc_sflags,	/* 'movs %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:movals_ror_imm_1noPC_2general_3shfimml */
		 TOP_mvn_i5_ror_r_npc_sflags,	/* 'mvns %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:mvnals_ror_imm_1noPC_2general_3shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_234", 
		 TOP_mov_i5_asr_r_npc_sflags,	/* 'movs %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:movals_asr_imm_1noPC_2general_3shfimmr */
		 TOP_mov_i5_lsr_r_npc_sflags,	/* 'movs %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:movals_lsr_imm_1noPC_2general_3shfimmr */
		 TOP_mvn_i5_asr_r_npc_sflags,	/* 'mvns %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:mvnals_asr_imm_1noPC_2general_3shfimmr */
		 TOP_mvn_i5_lsr_r_npc_sflags,	/* 'mvns %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:mvnals_lsr_imm_1noPC_2general_3shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrnzc);
  Result (1, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_235", 
		 TOP_qadd16_cond,	/* 'qadd16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qadd16_2noPC_1cond_3noPC_4noPC */
		 TOP_qadd8_cond,	/* 'qadd8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qadd8_2noPC_1cond_3noPC_4noPC */
		 TOP_qaddsubx_cond,	/* 'qaddsubx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qaddsubx_2noPC_1cond_3noPC_4noPC */
		 TOP_qadd_cond,	/* 'qadd%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qadd_2noPC_1cond_3noPC_4noPC */
		 TOP_qdadd_cond,	/* 'qdadd%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qdadd_2noPC_1cond_3noPC_4noPC */
		 TOP_qdsub_cond,	/* 'qdsub%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qdsub_2noPC_1cond_3noPC_4noPC */
		 TOP_qsub16_cond,	/* 'qsub16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qsub16_2noPC_1cond_3noPC_4noPC */
		 TOP_qsub8_cond,	/* 'qsub8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qsub8_2noPC_1cond_3noPC_4noPC */
		 TOP_qsubaddx_cond,	/* 'qsubaddx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qsubaddx_2noPC_1cond_3noPC_4noPC */
		 TOP_qsub_cond,	/* 'qsub%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:qsub_2noPC_1cond_3noPC_4noPC */
		 TOP_smuadx_cond,	/* 'smuadx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smuadx_2noPC_1cond_3noPC_4noPC */
		 TOP_smuad_cond,	/* 'smuad%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smuad_2noPC_1cond_3noPC_4noPC */
		 TOP_smusdx_cond,	/* 'smusdx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smusdx_2noPC_1cond_3noPC_4noPC */
		 TOP_smusd_cond,	/* 'smusd%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smusd_2noPC_1cond_3noPC_4noPC */
		 TOP_uqadd16_cond,	/* 'uqadd16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uqadd16_2noPC_1cond_3noPC_4noPC */
		 TOP_uqadd8_cond,	/* 'uqadd8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uqadd8_2noPC_1cond_3noPC_4noPC */
		 TOP_uqaddsubx_cond,	/* 'uqaddsubx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uqaddsubx_2noPC_1cond_3noPC_4noPC */
		 TOP_uqsub16_cond,	/* 'uqsub16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uqsub16_2noPC_1cond_3noPC_4noPC */
		 TOP_uqsub8_cond,	/* 'uqsub8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uqsub8_2noPC_1cond_3noPC_4noPC */
		 TOP_uqsubaddx_cond,	/* 'uqsubaddx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uqsubaddx_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_236", 
		 TOP_smlabb_cond,	/* 'smlabb%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlabb_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlabt_cond,	/* 'smlabt%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlabt_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smladx_cond,	/* 'smladx%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smladx_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlad_cond,	/* 'smlad%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlad_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlatb_cond,	/* 'smlatb%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlatb_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlatt_cond,	/* 'smlatt%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlatt_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlawb_cond,	/* 'smlawb%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlawb_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlawt_cond,	/* 'smlawt%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlawt_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlsdx_cond,	/* 'smlsdx%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlsdx_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smlsd_cond,	/* 'smlsd%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlsd_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_237", 
		 TOP_ssat16_cond,	/* 'ssat16%1 %2, #%3, %4' */ /* MDS Operator: Operator:arm:ssat16_2noPC_1cond_3ssat4_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_ssat4);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_238", 
		 TOP_ssat_npc_i5_cond,	/* 'ssat%1 %2, #%3, %4' */ /* MDS Operator: Operator:arm:ssat_reg_2noPC_1cond_3ssat5_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_ssat5);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_239", 
		 TOP_ssat_i5_lsl_i5_npc_cond,	/* 'ssat%1 %2, #%3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:ssat_lsl_imm_2noPC_1cond_3ssat5_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_ssat5);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_240", 
		 TOP_ssat_i5_asr_i5_npc_cond,	/* 'ssat%1 %2, #%3, %4, asr #%5' */ /* MDS Operator: Operator:arm:ssat_asr_imm_2noPC_1cond_3ssat5_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_ssat5);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_241", 
		 TOP_usat16_cond,	/* 'usat16%1 %2, #%3, %4' */ /* MDS Operator: Operator:arm:usat16_2noPC_1cond_3usat4_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_usat4);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_242", 
		 TOP_usat_npc_i5_cond,	/* 'usat%1 %2, #%3, %4' */ /* MDS Operator: Operator:arm:usat_reg_2noPC_1cond_3usat5_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_usat5);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_243", 
		 TOP_usat_i5_lsl_i5_npc_cond,	/* 'usat%1 %2, #%3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:usat_lsl_imm_2noPC_1cond_3usat5_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_usat5);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_244", 
		 TOP_usat_i5_asr_i5_npc_cond,	/* 'usat%1 %2, #%3, %4, asr #%5' */ /* MDS Operator: Operator:arm:usat_asr_imm_2noPC_1cond_3usat5_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_usat5);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_245", 
		 TOP_qadd16,	/* 'qadd16 %1, %2, %3' */ /* MDS Operator: Operator:arm:qadd16al_1noPC_2noPC_3noPC */
		 TOP_qadd8,	/* 'qadd8 %1, %2, %3' */ /* MDS Operator: Operator:arm:qadd8al_1noPC_2noPC_3noPC */
		 TOP_qadd,	/* 'qadd %1, %2, %3' */ /* MDS Operator: Operator:arm:qaddal_1noPC_2noPC_3noPC */
		 TOP_qaddsubx,	/* 'qaddsubx %1, %2, %3' */ /* MDS Operator: Operator:arm:qaddsubxal_1noPC_2noPC_3noPC */
		 TOP_qdadd,	/* 'qdadd %1, %2, %3' */ /* MDS Operator: Operator:arm:qdaddal_1noPC_2noPC_3noPC */
		 TOP_qdsub,	/* 'qdsub %1, %2, %3' */ /* MDS Operator: Operator:arm:qdsubal_1noPC_2noPC_3noPC */
		 TOP_qsub16,	/* 'qsub16 %1, %2, %3' */ /* MDS Operator: Operator:arm:qsub16al_1noPC_2noPC_3noPC */
		 TOP_qsub8,	/* 'qsub8 %1, %2, %3' */ /* MDS Operator: Operator:arm:qsub8al_1noPC_2noPC_3noPC */
		 TOP_qsubaddx,	/* 'qsubaddx %1, %2, %3' */ /* MDS Operator: Operator:arm:qsubaddxal_1noPC_2noPC_3noPC */
		 TOP_qsub,	/* 'qsub %1, %2, %3' */ /* MDS Operator: Operator:arm:qsubal_1noPC_2noPC_3noPC */
		 TOP_smuad,	/* 'smuad %1, %2, %3' */ /* MDS Operator: Operator:arm:smuadal_1noPC_2noPC_3noPC */
		 TOP_smuadx,	/* 'smuadx %1, %2, %3' */ /* MDS Operator: Operator:arm:smuadxal_1noPC_2noPC_3noPC */
		 TOP_smusd,	/* 'smusd %1, %2, %3' */ /* MDS Operator: Operator:arm:smusdal_1noPC_2noPC_3noPC */
		 TOP_smusdx,	/* 'smusdx %1, %2, %3' */ /* MDS Operator: Operator:arm:smusdxal_1noPC_2noPC_3noPC */
		 TOP_uqadd16,	/* 'uqadd16 %1, %2, %3' */ /* MDS Operator: Operator:arm:uqadd16al_1noPC_2noPC_3noPC */
		 TOP_uqadd8,	/* 'uqadd8 %1, %2, %3' */ /* MDS Operator: Operator:arm:uqadd8al_1noPC_2noPC_3noPC */
		 TOP_uqaddsubx,	/* 'uqaddsubx %1, %2, %3' */ /* MDS Operator: Operator:arm:uqaddsubxal_1noPC_2noPC_3noPC */
		 TOP_uqsub16,	/* 'uqsub16 %1, %2, %3' */ /* MDS Operator: Operator:arm:uqsub16al_1noPC_2noPC_3noPC */
		 TOP_uqsub8,	/* 'uqsub8 %1, %2, %3' */ /* MDS Operator: Operator:arm:uqsub8al_1noPC_2noPC_3noPC */
		 TOP_uqsubaddx,	/* 'uqsubaddx %1, %2, %3' */ /* MDS Operator: Operator:arm:uqsubaddxal_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_246", 
		 TOP_smlabb,	/* 'smlabb %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlabbal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlabt,	/* 'smlabt %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlabtal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlad,	/* 'smlad %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smladal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smladx,	/* 'smladx %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smladxal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlatb,	/* 'smlatb %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlatbal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlatt,	/* 'smlatt %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlattal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlawb,	/* 'smlawb %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlawbal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlawt,	/* 'smlawt %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlawtal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlsd,	/* 'smlsd %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlsdal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlsdx,	/* 'smlsdx %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlsdxal_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_247", 
		 TOP_ssat16,	/* 'ssat16 %1, #%2, %3' */ /* MDS Operator: Operator:arm:ssat16al_1noPC_2ssat4_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_ssat4);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_248", 
		 TOP_ssat_npc_i5,	/* 'ssat %1, #%2, %3' */ /* MDS Operator: Operator:arm:ssatal_reg_1noPC_2ssat5_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_ssat5);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_249", 
		 TOP_ssat_i5_lsl_i5_npc,	/* 'ssat %1, #%2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:ssatal_lsl_imm_1noPC_2ssat5_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_ssat5);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_250", 
		 TOP_ssat_i5_asr_i5_npc,	/* 'ssat %1, #%2, %3, asr #%4' */ /* MDS Operator: Operator:arm:ssatal_asr_imm_1noPC_2ssat5_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_ssat5);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_251", 
		 TOP_usat16,	/* 'usat16 %1, #%2, %3' */ /* MDS Operator: Operator:arm:usat16al_1noPC_2usat4_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_usat4);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_252", 
		 TOP_usat_npc_i5,	/* 'usat %1, #%2, %3' */ /* MDS Operator: Operator:arm:usatal_reg_1noPC_2usat5_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_usat5);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_253", 
		 TOP_usat_i5_lsl_i5_npc,	/* 'usat %1, #%2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:usatal_lsl_imm_1noPC_2usat5_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_usat5);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_254", 
		 TOP_usat_i5_asr_i5_npc,	/* 'usat %1, #%2, %3, asr #%4' */ /* MDS Operator: Operator:arm:usatal_asr_imm_1noPC_2usat5_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrq);
  Result (1, Opd_nopc);
  Operand (0, Opd_usat5);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_255", 
		 TOP_blx_npc_cond,	/* 'blx%1 %2' */ /* MDS Operator: Operator:arm:blx_1cond_2noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_lr);
  Result (2, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_256", 
		 TOP_blx_npc,	/* 'blx %1' */ /* MDS Operator: Operator:arm:blxal_1noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_lr);
  Result (2, Opd_pc);
  Operand (0, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_257", 
		 TOP_blx_i25,	/* 'blx %1' */ /* MDS Operator: Operator:arm:blxi_1btarg2 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_lr);
  Result (2, Opd_pc);
  Operand (0, Opd_pc);
  Operand (1, Opd_btarg2, target);

  /* ====================================== */ 
  Instruction_Group("O_258", 
		 TOP_ldr_i12_sub_post_npc_pc,	/* 'ldr %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldral_pc_post_subi_1pc_2noPC_2noPC_3offset12 */
		 TOP_ldr_pre_i12_sub_npc_pc,	/* 'ldr %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_subi_1pc_2noPC_2noPC_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Result (2, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_259", 
		 TOP_ldr_i13_post_npc_pc,	/* 'ldr %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldral_pc_post_addi_1pc_2noPC_2noPC_3s13 */
		 TOP_ldr_pre_i13_npc_pc,	/* 'ldr %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_addi_1pc_2noPC_2noPC_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Result (2, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_260", 
		 TOP_ldr_i12_sub_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldr_pc_post_subi_2pc_3noPC_1cond_3noPC_4offset12 */
		 TOP_ldr_pre_i12_sub_npc_pc_cond,	/* 'ldr%1 %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_subi_2pc_3noPC_1cond_3noPC_4offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_261", 
		 TOP_ldr_i13_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldr_pc_post_addi_2pc_3noPC_1cond_3noPC_4s13 */
		 TOP_ldr_pre_i13_npc_pc_cond,	/* 'ldr%1 %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_addi_2pc_3noPC_1cond_3noPC_4s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_262", 
		 TOP_armv5e_ldm_reglist_npc_amode4l,	/* 'ldm%1 %2, { %3 }' */ /* MDS Operator: Operator:arm:ldmal_pc_1amode4L_2noPC_3reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_amode4l);
  Operand (1, Opd_nopc);
  Operand (2, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_263", 
		 TOP_ldr_rrx_npc_r_pc_cond,	/* 'ldr%1 %2, [%3, %4, rrx]' */ /* MDS Operator: Operator:arm:ldr_pc_add_rrx_2pc_1cond_3general_4noPC */
		 TOP_ldr_rrx_npc_sub_r_pc_cond,	/* 'ldr%1 %2, [%3, -%4, rrx]' */ /* MDS Operator: Operator:arm:ldr_pc_sub_rrx_2pc_1cond_3general_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_264", 
		 TOP_ldr_i5_ror_npc_r_pc_cond,	/* 'ldr%1 %2, [%3, %4, ror #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_add_ror_2pc_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_r_pc_cond,	/* 'ldr%1 %2, [%3, -%4, ror #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_sub_ror_2pc_1cond_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_265", 
		 TOP_ldr_rrx_npc_r_pc,	/* 'ldr %1, [%2, %3, rrx]' */ /* MDS Operator: Operator:arm:ldral_pc_add_rrx_1pc_2general_3noPC */
		 TOP_ldr_rrx_npc_sub_r_pc,	/* 'ldr %1, [%2, -%3, rrx]' */ /* MDS Operator: Operator:arm:ldral_pc_sub_rrx_1pc_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_266", 
		 TOP_ldr_i5_ror_npc_r_pc,	/* 'ldr %1, [%2, %3, ror #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_add_ror_1pc_2general_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_r_pc,	/* 'ldr %1, [%2, -%3, ror #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_sub_ror_1pc_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_267", 
		 TOP_SWITCH,	/* 'SWITCH %1, %2' */ /* MDS Operator: Operator:arm:SWITCH */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond);
  Operand (1, Opd_pc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_btarg1);

  /* ====================================== */ 
  Instruction_Group("O_268", 
		 TOP_armv5e_ldm_reglist_npc_amode4l_cond,	/* 'ldm%1%2 %3, { %4 }' */ /* MDS Operator: Operator:arm:ldm_pc_1cond_2amode4L_3noPC_4reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_amode4l);
  Operand (3, Opd_nopc);
  Operand (4, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_269", 
		 TOP_bx_cond,	/* 'bx%1 %2' */ /* MDS Operator: Operator:arm:bx_1cond_2general */
		 TOP_ldr_ozero_r_pc_cond,	/* 'ldr%1 %2, [%3]' */ /* MDS Operator: Operator:arm:ldr_pc_2pc_1cond_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_270", 
		 TOP_ldr_lsl_npc_r_pc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #2]' */ /* MDS Operator: Operator:arm:ldr_pc_addsh2_2pc_1cond_3general_4noPC */
		 TOP_ldr_npc_r_pc_cond,	/* 'ldr%1 %2, [%3, %4]' */ /* MDS Operator: Operator:arm:ldr_pc_add_2pc_1cond_3general_4noPC */
		 TOP_ldr_npc_sub_r_pc_cond,	/* 'ldr%1 %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:ldr_pc_sub_2pc_1cond_3general_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_271", 
		 TOP_ldr_i5_lsl_npc_r_pc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_add_lsl_2pc_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_r_pc_cond,	/* 'ldr%1 %2, [%3, -%4, lsl #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_sub_lsl_2pc_1cond_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_272", 
		 TOP_ldr_i5_asr_npc_r_pc_cond,	/* 'ldr%1 %2, [%3, %4, asr #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_add_asr_2pc_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_r_pc_cond,	/* 'ldr%1 %2, [%3, %4, lsr #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_add_lsr_2pc_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_r_pc_cond,	/* 'ldr%1 %2, [%3, -%4, asr #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_sub_asr_2pc_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_r_pc_cond,	/* 'ldr%1 %2, [%3, -%4, lsr #%5]' */ /* MDS Operator: Operator:arm:ldr_pc_sub_lsr_2pc_1cond_3general_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_273", 
		 TOP_ldr_i12_sub_r_pc_cond,	/* 'ldr%1 %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldr_pc_subi_2pc_1cond_3general_4offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_274", 
		 TOP_ldr_i13_r_pc_cond,	/* 'ldr%1 %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldr_pc_addi_2pc_1cond_3general_4s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_275", 
		 TOP_ldr_i12_pc_cond,	/* 'ldr%1 %2, %3' */ /* MDS Operator: Operator:arm:ldr_pc_addpc_2pc_1cond_3offset12PC */
		 TOP_ldr_i12_sub_pc_cond,	/* 'ldr%1 %2, -%3' */ /* MDS Operator: Operator:arm:ldr_pc_subpc_2pc_1cond_3offset12PC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_offset12pc);

  /* ====================================== */ 
  Instruction_Group("O_276", 
		 TOP_bx,	/* 'bx %1' */ /* MDS Operator: Operator:arm:bxal_1general */
		 TOP_ldr_ozero_r_pc,	/* 'ldr %1, [%2]' */ /* MDS Operator: Operator:arm:ldral_pc_1pc_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_277", 
		 TOP_ldr_lsl_npc_r_pc,	/* 'ldr %1, [%2, %3, lsl #2]' */ /* MDS Operator: Operator:arm:ldral_pc_addsh2_1pc_2general_3noPC */
		 TOP_ldr_npc_r_pc,	/* 'ldr %1, [%2, %3]' */ /* MDS Operator: Operator:arm:ldral_pc_add_1pc_2general_3noPC */
		 TOP_ldr_npc_sub_r_pc,	/* 'ldr %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:ldral_pc_sub_1pc_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_278", 
		 TOP_ldr_i5_lsl_npc_r_pc,	/* 'ldr %1, [%2, %3, lsl #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_add_lsl_1pc_2general_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_r_pc,	/* 'ldr %1, [%2, -%3, lsl #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_sub_lsl_1pc_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_279", 
		 TOP_ldr_i5_asr_npc_r_pc,	/* 'ldr %1, [%2, %3, asr #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_add_asr_1pc_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_r_pc,	/* 'ldr %1, [%2, %3, lsr #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_add_lsr_1pc_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_r_pc,	/* 'ldr %1, [%2, -%3, asr #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_sub_asr_1pc_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_r_pc,	/* 'ldr %1, [%2, -%3, lsr #%4]' */ /* MDS Operator: Operator:arm:ldral_pc_sub_lsr_1pc_2general_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_280", 
		 TOP_ldr_i12_sub_r_pc,	/* 'ldr %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:ldral_pc_subi_1pc_2general_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_integer);
  Operand (1, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_281", 
		 TOP_ldr_i13_r_pc,	/* 'ldr %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:ldral_pc_addi_1pc_2general_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_integer);
  Operand (1, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_282", 
		 TOP_ldr_i12_pc,	/* 'ldr %1, %2' */ /* MDS Operator: Operator:arm:ldral_pc_addpc_1pc_2offset12PC */
		 TOP_ldr_i12_sub_pc,	/* 'ldr %1, -%2' */ /* MDS Operator: Operator:arm:ldral_pc_subpc_1pc_2offset12PC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Operand (0, Opd_pc);
  Operand (1, Opd_offset12pc);

  /* ====================================== */ 
  Instruction_Group("O_283", 
		 TOP_ldr_lsl_npc_post_npc_pc,	/* 'ldr %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:ldral_pc_post_addsh2_1pc_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_post_npc_pc,	/* 'ldr %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldral_pc_post_add_1pc_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_sub_post_npc_pc,	/* 'ldr %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldral_pc_post_sub_1pc_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_lsl_npc_npc_pc,	/* 'ldr %1, [%2, %3, lsl #2]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_addsh2_1pc_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_npc_pc,	/* 'ldr %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_add_1pc_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_sub_npc_pc,	/* 'ldr %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_sub_1pc_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_284", 
		 TOP_ldr_i5_lsl_npc_post_npc_pc,	/* 'ldr %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_add_lsl_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_pc,	/* 'ldr %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_sub_lsl_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_lsl_npc_npc_pc,	/* 'ldr %1, [%2, %3, lsl #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_add_lsl_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_lsl_npc_sub_npc_pc,	/* 'ldr %1, [%2, -%3, lsl #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_sub_lsl_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_285", 
		 TOP_ldr_i5_asr_npc_post_npc_pc,	/* 'ldr %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_add_asr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_pc,	/* 'ldr %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_add_lsr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_pc,	/* 'ldr %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_sub_asr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_pc,	/* 'ldr %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_sub_lsr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_asr_npc_npc_pc,	/* 'ldr %1, [%2, %3, asr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_add_asr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_npc_pc,	/* 'ldr %1, [%2, %3, lsr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_add_lsr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_asr_npc_sub_npc_pc,	/* 'ldr %1, [%2, -%3, asr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_sub_asr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_sub_npc_pc,	/* 'ldr %1, [%2, -%3, lsr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_sub_lsr_1pc_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_286", 
		 TOP_armv5e_ldm_reglist_pre_npc_amode4l,	/* 'ldm%1 %2!, { %3 }' */ /* MDS Operator: Operator:arm:ldmal_pc_w_2noPC_1amode4L_2noPC_3reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_amode4l);
  Operand (1, Opd_nopc);
  Operand (2, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_287", 
		 TOP_ldr_rrx_npc_post_npc_pc,	/* 'ldr %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:ldral_pc_post_add_rrx_1pc_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_pc,	/* 'ldr %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:ldral_pc_post_sub_rrx_1pc_2noPC_2noPC_3noPC */
		 TOP_armv5e_ldr_pre_npc_npc_pc,	/* 'ldr %1, [%2, %3, rrx]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_add_rrx_1pc_2noPC_2noPC_3noPC */
		 TOP_armv5e_ldr_pre_npc_sub_npc_pc,	/* 'ldr %1, [%2, -%3, rrx]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_sub_rrx_1pc_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_288", 
		 TOP_ldr_i5_ror_npc_post_npc_pc,	/* 'ldr %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_add_ror_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_pc,	/* 'ldr %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:ldral_pc_post_sub_ror_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_ror_npc_npc_pc,	/* 'ldr %1, [%2, %3, ror #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_add_ror_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_ror_npc_sub_npc_pc,	/* 'ldr %1, [%2, -%3, ror #%4]!' */ /* MDS Operator: Operator:arm:ldral_pc_pre_sub_ror_1pc_2noPC_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_289", 
		 TOP_ldr_lsl_npc_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:ldr_pc_post_addsh2_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldr_pc_post_add_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldr_pc_post_sub_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_lsl_npc_npc_pc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #2]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_addsh2_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_npc_pc_cond,	/* 'ldr%1 %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_add_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_sub_npc_pc_cond,	/* 'ldr%1 %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_sub_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_290", 
		 TOP_ldr_i5_lsl_npc_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_add_lsl_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_sub_lsl_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_lsl_npc_npc_pc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_add_lsl_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_lsl_npc_sub_npc_pc_cond,	/* 'ldr%1 %2, [%3, -%4, lsl #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_sub_lsl_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_291", 
		 TOP_ldr_i5_asr_npc_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_add_asr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_add_lsr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_sub_asr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_sub_lsr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_asr_npc_npc_pc_cond,	/* 'ldr%1 %2, [%3, %4, asr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_add_asr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_npc_pc_cond,	/* 'ldr%1 %2, [%3, %4, lsr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_add_lsr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_asr_npc_sub_npc_pc_cond,	/* 'ldr%1 %2, [%3, -%4, asr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_sub_asr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_sub_npc_pc_cond,	/* 'ldr%1 %2, [%3, -%4, lsr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_sub_lsr_2pc_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_292", 
		 TOP_ldr_rrx_npc_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:ldr_pc_post_add_rrx_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:ldr_pc_post_sub_rrx_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_armv5e_ldr_pre_npc_npc_pc_cond,	/* 'ldr%1 %2, [%3, %4, rrx]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_add_rrx_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_armv5e_ldr_pre_npc_sub_npc_pc_cond,	/* 'ldr%1 %2, [%3, -%4, rrx]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_sub_rrx_2pc_3noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_293", 
		 TOP_ldr_i5_ror_npc_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_add_ror_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_pc_cond,	/* 'ldr%1 %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:ldr_pc_post_sub_ror_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_ror_npc_npc_pc_cond,	/* 'ldr%1 %2, [%3, %4, ror #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_add_ror_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_ror_npc_sub_npc_pc_cond,	/* 'ldr%1 %2, [%3, -%4, ror #%5]!' */ /* MDS Operator: Operator:arm:ldr_pc_pre_sub_ror_2pc_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_294", 
		 TOP_armv5e_ldm_reglist_pre_npc_amode4l_cond,	/* 'ldm%1%2 %3!, { %4 }' */ /* MDS Operator: Operator:arm:ldm_pc_w_3noPC_1cond_2amode4L_3noPC_4reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_cpsrt);
  Result (1, Opd_pc);
  Result (2, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_amode4l);
  Operand (3, Opd_nopc);
  Operand (4, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_295", 
		 TOP_bl_cond,	/* 'bl%1 %2' */ /* MDS Operator: Operator:arm:bl_1cond_2btarg1 */
		 TOP_UNDEFINED);

  Result (0, Opd_lr);
  Result (1, Opd_pc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_btarg1, target);

  /* ====================================== */ 
  Instruction_Group("O_296", 
		 TOP_bl,	/* 'bl %1' */ /* MDS Operator: Operator:arm:blal_1btarg1 */
		 TOP_UNDEFINED);

  Result (0, Opd_lr);
  Result (1, Opd_pc);
  Operand (0, Opd_pc);
  Operand (1, Opd_btarg1, target);

  /* ====================================== */ 
  Instruction_Group("O_297", 
		 TOP_ldr_i0_mv_npc,	/* 'ldr %1, =%2' */ /* MDS Operator: Operator:arm:ldral */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_298", 
		 TOP_mla,	/* 'mla %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:mlaal_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_299", 
		 TOP_mul,	/* 'mul %1, %2, %3' */ /* MDS Operator: Operator:arm:mulal_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Operand (0, Opd_nopc, opnd1);
  Operand (1, Opd_nopc, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_300", 
		 TOP_ldr_ozero_npc_npc_bt,	/* 'ldrbt %1, [%2]' */ /* MDS Operator: Operator:arm:ldralbt_1noPC_2noPC_2noPC */
		 TOP_ldr_ozero_npc_npc_t,	/* 'ldrt %1, [%2]' */ /* MDS Operator: Operator:arm:ldralt_1noPC_2noPC_2noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Result (1, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_301", 
		 TOP_ldr_i12_sub_post_npc_npc_bt,	/* 'ldrbt %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldralbt_subi_1noPC_2noPC_2noPC_3offset12 */
		 TOP_ldr_i12_sub_post_npc_npc_b,	/* 'ldrb %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldralb_post_subi_1noPC_2noPC_2noPC_3offset12 */
		 TOP_ldr_i12_sub_post_npc_npc_t,	/* 'ldrt %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldralt_subi_1noPC_2noPC_2noPC_3offset12 */
		 TOP_ldr_i12_sub_post_npc_npc,	/* 'ldr %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldral_post_subi_1noPC_2noPC_2noPC_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_offset12, negoffset);
  Operand (1, Opd_offset12, offset);

  /* ====================================== */ 
  Instruction_Group("O_302", 
		 TOP_ldr_i13_post_npc_npc_bt,	/* 'ldrbt %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldralbt_addi_1noPC_2noPC_2noPC_3s13 */
		 TOP_ldr_i13_post_npc_npc_b,	/* 'ldrb %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldralb_post_addi_1noPC_2noPC_2noPC_3s13 */
		 TOP_ldr_i13_post_npc_npc_t,	/* 'ldrt %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldralt_addi_1noPC_2noPC_2noPC_3s13 */
		 TOP_ldr_i13_post_npc_npc,	/* 'ldr %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldral_post_addi_1noPC_2noPC_2noPC_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_s13, offset);

  /* ====================================== */ 
  Instruction_Group("O_303", 
		 TOP_ldr_pre_i12_sub_npc_npc_b,	/* 'ldrb %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:ldralb_pre_subi_1noPC_2noPC_2noPC_3offset12 */
		 TOP_ldr_pre_i12_sub_npc_npc,	/* 'ldr %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:ldral_pre_subi_1noPC_2noPC_2noPC_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_offset12, negoffset);
  Operand (1, Opd_offset12, offset);

  /* ====================================== */ 
  Instruction_Group("O_304", 
		 TOP_ldr_pre_i13_npc_npc_b,	/* 'ldrb %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:ldralb_pre_addi_1noPC_2noPC_2noPC_3s13 */
		 TOP_ldr_pre_i13_npc_npc,	/* 'ldr %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:ldral_pre_addi_1noPC_2noPC_2noPC_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %2 */
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_s13, offset);

  /* ====================================== */ 
  Instruction_Group("O_305", 
		 TOP_smull,	/* 'smull %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smullal_1noPC_2noPC_3noPC_4noPC */
		 TOP_umull,	/* 'umull %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:umullal_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %1 and %3 */
  Result (1, Opd_nopc);
  Conflict(0); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_306", 
		 TOP_swp_b,	/* 'swpb %1, %2, [%3]' */ /* MDS Operator: Operator:arm:swpalb_1noPC_2noPC_3noPC */
		 TOP_swp,	/* 'swp %1, %2, [%3]' */ /* MDS Operator: Operator:arm:swpal_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(1); /* Register allocation conflict between proxies %1 and %3 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_307", 
		 TOP_mul_cond,	/* 'mul%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:mul_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_308", 
		 TOP_mla_cond,	/* 'mla%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mla_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_309", 
		 TOP_ldr_ozero_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3]' */ /* MDS Operator: Operator:arm:ldrbt_2noPC_3noPC_1cond_3noPC */
		 TOP_ldr_ozero_npc_npc_t_cond,	/* 'ldr%1t %2, [%3]' */ /* MDS Operator: Operator:arm:ldrt_2noPC_3noPC_1cond_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_310", 
		 TOP_ldr_i12_sub_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldrbt_subi_2noPC_3noPC_1cond_3noPC_4offset12 */
		 TOP_ldr_i12_sub_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldrb_post_subi_2noPC_3noPC_1cond_3noPC_4offset12 */
		 TOP_ldr_pre_i12_sub_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldrb_pre_subi_2noPC_3noPC_1cond_3noPC_4offset12 */
		 TOP_ldr_i12_sub_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldrt_subi_2noPC_3noPC_1cond_3noPC_4offset12 */
		 TOP_ldr_i12_sub_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldr_post_subi_2noPC_3noPC_1cond_3noPC_4offset12 */
		 TOP_ldr_pre_i12_sub_npc_npc_cond,	/* 'ldr%1 %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldr_pre_subi_2noPC_3noPC_1cond_3noPC_4offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_311", 
		 TOP_ldr_i13_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldrbt_addi_2noPC_3noPC_1cond_3noPC_4s13 */
		 TOP_ldr_i13_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldrb_post_addi_2noPC_3noPC_1cond_3noPC_4s13 */
		 TOP_ldr_pre_i13_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldrb_pre_addi_2noPC_3noPC_1cond_3noPC_4s13 */
		 TOP_ldr_i13_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldrt_addi_2noPC_3noPC_1cond_3noPC_4s13 */
		 TOP_ldr_i13_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldr_post_addi_2noPC_3noPC_1cond_3noPC_4s13 */
		 TOP_ldr_pre_i13_npc_npc_cond,	/* 'ldr%1 %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldr_pre_addi_2noPC_3noPC_1cond_3noPC_4s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_312", 
		 TOP_smull_cond,	/* 'smull%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smull_2noPC_3noPC_1cond_4noPC_5noPC */
		 TOP_umull_cond,	/* 'umull%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:umull_2noPC_3noPC_1cond_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %2 and %4 */
  Result (1, Opd_nopc);
  Conflict(2); /* Register allocation conflict between proxies %3 and %4 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_313", 
		 TOP_swp_b_cond,	/* 'swp%1b %2, %3, [%4]' */ /* MDS Operator: Operator:arm:swpb_2noPC_1cond_3noPC_4noPC */
		 TOP_swp_cond,	/* 'swp%1 %2, %3, [%4]' */ /* MDS Operator: Operator:arm:swp_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Conflict(3); /* Register allocation conflict between proxies %2 and %4 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_314", 
		 TOP_mrc2_cpreg_npc_i3_cpnum,	/* 'mrc2 %1, %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mrc2_x2_3noPC_1cpnum_2opcode1m_4cpreg_5cpreg */
		 TOP_mrc_cpreg_npc_i3_cpnum,	/* 'mrc %1, %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mrcal_x2_3noPC_1cpnum_2opcode1m_4cpreg_5cpreg */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode1m);
  Operand (2, Opd_cpreg);
  Operand (3, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_315", 
		 TOP_mrc2_i4_cpreg_npc_i3_cpnum,	/* 'mrc2 %1, %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mrc2_3noPC_1cpnum_2opcode1m_4cpreg_5cpreg_6opcode2 */
		 TOP_mrc_i4_cpreg_npc_i3_cpnum,	/* 'mrc %1, %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mrcal_3noPC_1cpnum_2opcode1m_4cpreg_5cpreg_6opcode2 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode1m);
  Operand (2, Opd_cpreg);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_316", 
		 TOP_mrs_cpsr,	/* 'mrs %1, CPSR' */ /* MDS Operator: Operator:arm:mrsal_cpsr_1noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsr);

  /* ====================================== */ 
  Instruction_Group("O_317", 
		 TOP_mrs_cpsr_cond,	/* 'mrs%1 %2, CPSR' */ /* MDS Operator: Operator:arm:mrs_cpsr_2noPC_1cond */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsr);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);

  /* ====================================== */ 
  Instruction_Group("O_318", 
		 TOP_armv5e_mov_r_npc_cond,	/* 'mov%1 %2, %3' */ /* MDS Operator: Operator:arm:mov_rrx_2noPC_1cond_3general */
		 TOP_armv5e_mvn_r_npc_cond,	/* 'mvn%1 %2, %3' */ /* MDS Operator: Operator:arm:mvn_rrx_2noPC_1cond_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_319", 
		 TOP_adc_i8_r_npc_cond,	/* 'adc%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:adc_imm_2noPC_1cond_3general_4immed8 */
		 TOP_rsc_i8_r_npc_cond,	/* 'rsc%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:rsc_imm_2noPC_1cond_3general_4immed8 */
		 TOP_sbc_i8_r_npc_cond,	/* 'sbc%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:sbc_imm_2noPC_1cond_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_320", 
		 TOP_adc_r_r_npc_cond,	/* 'adc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:adc_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_adc_r_r_npc_cond,	/* 'adc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:adc_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_add_r_r_npc_cond,	/* 'add%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:add_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_and_r_r_npc_cond,	/* 'and%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:and_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_bic_r_r_npc_cond,	/* 'bic%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:bic_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_eor_r_r_npc_cond,	/* 'eor%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:eor_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_orr_r_r_npc_cond,	/* 'orr%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:orr_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_rsb_r_r_npc_cond,	/* 'rsb%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rsb_rrx_2noPC_1cond_3general_4general */
		 TOP_rsc_r_r_npc_cond,	/* 'rsc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rsc_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_rsc_r_r_npc_cond,	/* 'rsc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rsc_rrx_2noPC_1cond_3general_4general */
		 TOP_sbc_r_r_npc_cond,	/* 'sbc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sbc_reg_2noPC_1cond_3general_4general */
		 TOP_armv5e_sbc_r_r_npc_cond,	/* 'sbc%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sbc_rrx_2noPC_1cond_3general_4general */
		 TOP_armv5e_sub_r_r_npc_cond,	/* 'sub%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sub_rrx_2noPC_1cond_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_321", 
		 TOP_adc_i5_lsl_r_r_npc_cond,	/* 'adc%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:adc_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_adc_i5_ror_r_r_npc_cond,	/* 'adc%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:adc_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsc_i5_lsl_r_r_npc_cond,	/* 'rsc%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:rsc_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsc_i5_ror_r_r_npc_cond,	/* 'rsc%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:rsc_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sbc_i5_lsl_r_r_npc_cond,	/* 'sbc%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:sbc_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sbc_i5_ror_r_r_npc_cond,	/* 'sbc%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:sbc_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_322", 
		 TOP_adc_i5_asr_r_r_npc_cond,	/* 'adc%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:adc_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_adc_i5_lsr_r_r_npc_cond,	/* 'adc%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:adc_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsc_i5_asr_r_r_npc_cond,	/* 'rsc%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:rsc_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsc_i5_lsr_r_r_npc_cond,	/* 'rsc%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:rsc_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sbc_i5_asr_r_r_npc_cond,	/* 'sbc%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:sbc_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sbc_i5_lsr_r_r_npc_cond,	/* 'sbc%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:sbc_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_integer);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_323", 
		 TOP_ldr_rrx_npc_r_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, rrx]' */ /* MDS Operator: Operator:arm:ldrb_add_rrx_2noPC_1cond_3general_4noPC */
		 TOP_ldr_rrx_npc_sub_r_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, rrx]' */ /* MDS Operator: Operator:arm:ldrb_sub_rrx_2noPC_1cond_3general_4noPC */
		 TOP_ldr_rrx_npc_r_npc_cond,	/* 'ldr%1 %2, [%3, %4, rrx]' */ /* MDS Operator: Operator:arm:ldr_add_rrx_2noPC_1cond_3general_4noPC */
		 TOP_ldr_rrx_npc_sub_r_npc_cond,	/* 'ldr%1 %2, [%3, -%4, rrx]' */ /* MDS Operator: Operator:arm:ldr_sub_rrx_2noPC_1cond_3general_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_324", 
		 TOP_ldr_i5_ror_npc_r_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, ror #%5]' */ /* MDS Operator: Operator:arm:ldrb_add_ror_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_r_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, ror #%5]' */ /* MDS Operator: Operator:arm:ldrb_sub_ror_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_r_npc_cond,	/* 'ldr%1 %2, [%3, %4, ror #%5]' */ /* MDS Operator: Operator:arm:ldr_add_ror_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_r_npc_cond,	/* 'ldr%1 %2, [%3, -%4, ror #%5]' */ /* MDS Operator: Operator:arm:ldr_sub_ror_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_integer);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_325", 
		 TOP_adc_npc_asr_npc_npc_npc_cond,	/* 'adc%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:adc_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_adc_npc_lsl_npc_npc_npc_cond,	/* 'adc%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:adc_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_adc_npc_lsr_npc_npc_npc_cond,	/* 'adc%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:adc_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_adc_npc_ror_npc_npc_npc_cond,	/* 'adc%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:adc_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_asr_npc_npc_npc_cond,	/* 'rsc%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:rsc_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_lsl_npc_npc_npc_cond,	/* 'rsc%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:rsc_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_lsr_npc_npc_npc_cond,	/* 'rsc%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:rsc_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsc_npc_ror_npc_npc_npc_cond,	/* 'rsc%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:rsc_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_asr_npc_npc_npc_cond,	/* 'sbc%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:sbc_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_lsl_npc_npc_npc_cond,	/* 'sbc%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:sbc_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_lsr_npc_npc_npc_cond,	/* 'sbc%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:sbc_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sbc_npc_ror_npc_npc_npc_cond,	/* 'sbc%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:sbc_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_326", 
		 TOP_armv5e_mov_r_npc,	/* 'mov %1, %2' */ /* MDS Operator: Operator:arm:moval_rrx_1noPC_2general */
		 TOP_armv5e_mvn_r_npc,	/* 'mvn %1, %2' */ /* MDS Operator: Operator:arm:mvnal_rrx_1noPC_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_327", 
		 TOP_adc_i8_r_npc,	/* 'adc %1, %2, #%3' */ /* MDS Operator: Operator:arm:adcal_imm_1noPC_2general_3immed8 */
		 TOP_rsc_i8_r_npc,	/* 'rsc %1, %2, #%3' */ /* MDS Operator: Operator:arm:rscal_imm_1noPC_2general_3immed8 */
		 TOP_sbc_i8_r_npc,	/* 'sbc %1, %2, #%3' */ /* MDS Operator: Operator:arm:sbcal_imm_1noPC_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_328", 
		 TOP_adc_r_r_npc,	/* 'adc %1, %2, %3' */ /* MDS Operator: Operator:arm:adcal_reg_1noPC_2general_3general */
		 TOP_armv5e_adc_r_r_npc,	/* 'adc %1, %2, %3' */ /* MDS Operator: Operator:arm:adcal_rrx_1noPC_2general_3general */
		 TOP_armv5e_bic_r_r_npc,	/* 'bic %1, %2, %3' */ /* MDS Operator: Operator:arm:bical_rrx_1noPC_2general_3general */
		 TOP_armv5e_rsb_r_r_npc,	/* 'rsb %1, %2, %3' */ /* MDS Operator: Operator:arm:rsbal_rrx_1noPC_2general_3general */
		 TOP_rsc_r_r_npc,	/* 'rsc %1, %2, %3' */ /* MDS Operator: Operator:arm:rscal_reg_1noPC_2general_3general */
		 TOP_armv5e_rsc_r_r_npc,	/* 'rsc %1, %2, %3' */ /* MDS Operator: Operator:arm:rscal_rrx_1noPC_2general_3general */
		 TOP_sbc_r_r_npc,	/* 'sbc %1, %2, %3' */ /* MDS Operator: Operator:arm:sbcal_reg_1noPC_2general_3general */
		 TOP_armv5e_sbc_r_r_npc,	/* 'sbc %1, %2, %3' */ /* MDS Operator: Operator:arm:sbcal_rrx_1noPC_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_329", 
		 TOP_adc_i5_lsl_r_r_npc,	/* 'adc %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:adcal_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_adc_i5_ror_r_r_npc,	/* 'adc %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:adcal_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsc_i5_lsl_r_r_npc,	/* 'rsc %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:rscal_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsc_i5_ror_r_r_npc,	/* 'rsc %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:rscal_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_sbc_i5_lsl_r_r_npc,	/* 'sbc %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:sbcal_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_sbc_i5_ror_r_r_npc,	/* 'sbc %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sbcal_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_330", 
		 TOP_adc_i5_asr_r_r_npc,	/* 'adc %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:adcal_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_adc_i5_lsr_r_r_npc,	/* 'adc %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:adcal_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsc_i5_asr_r_r_npc,	/* 'rsc %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:rscal_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsc_i5_lsr_r_r_npc,	/* 'rsc %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:rscal_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sbc_i5_asr_r_r_npc,	/* 'sbc %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:sbcal_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sbc_i5_lsr_r_r_npc,	/* 'sbc %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:sbcal_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_331", 
		 TOP_ldr_rrx_npc_r_npc_b,	/* 'ldrb %1, [%2, %3, rrx]' */ /* MDS Operator: Operator:arm:ldralb_add_rrx_1noPC_2general_3noPC */
		 TOP_ldr_rrx_npc_sub_r_npc_b,	/* 'ldrb %1, [%2, -%3, rrx]' */ /* MDS Operator: Operator:arm:ldralb_sub_rrx_1noPC_2general_3noPC */
		 TOP_ldr_rrx_npc_r_npc,	/* 'ldr %1, [%2, %3, rrx]' */ /* MDS Operator: Operator:arm:ldral_add_rrx_1noPC_2general_3noPC */
		 TOP_ldr_rrx_npc_sub_r_npc,	/* 'ldr %1, [%2, -%3, rrx]' */ /* MDS Operator: Operator:arm:ldral_sub_rrx_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_332", 
		 TOP_ldr_i5_ror_npc_r_npc_b,	/* 'ldrb %1, [%2, %3, ror #%4]' */ /* MDS Operator: Operator:arm:ldralb_add_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_r_npc_b,	/* 'ldrb %1, [%2, -%3, ror #%4]' */ /* MDS Operator: Operator:arm:ldralb_sub_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_r_npc,	/* 'ldr %1, [%2, %3, ror #%4]' */ /* MDS Operator: Operator:arm:ldral_add_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_r_npc,	/* 'ldr %1, [%2, -%3, ror #%4]' */ /* MDS Operator: Operator:arm:ldral_sub_ror_1noPC_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_integer);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_333", 
		 TOP_adc_npc_asr_npc_npc_npc,	/* 'adc %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:adcal_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_adc_npc_lsl_npc_npc_npc,	/* 'adc %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:adcal_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_adc_npc_lsr_npc_npc_npc,	/* 'adc %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:adcal_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_adc_npc_ror_npc_npc_npc,	/* 'adc %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:adcal_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_asr_npc_npc_npc,	/* 'rsc %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:rscal_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_lsl_npc_npc_npc,	/* 'rsc %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:rscal_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_lsr_npc_npc_npc,	/* 'rsc %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:rscal_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsc_npc_ror_npc_npc_npc,	/* 'rsc %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:rscal_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_asr_npc_npc_npc,	/* 'sbc %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:sbcal_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_lsl_npc_npc_npc,	/* 'sbc %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:sbcal_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_lsr_npc_npc_npc,	/* 'sbc %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:sbcal_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sbc_npc_ror_npc_npc_npc,	/* 'sbc %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:sbcal_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_334", 
		 TOP_armv5e_add_r_r_npc,	/* 'add %1, %2, %3' */ /* MDS Operator: Operator:arm:addal_rrx_1noPC_2general_3general */
		 TOP_armv5e_and_r_r_npc,	/* 'and %1, %2, %3' */ /* MDS Operator: Operator:arm:andal_rrx_1noPC_2general_3general */
		 TOP_armv5e_eor_r_r_npc,	/* 'eor %1, %2, %3' */ /* MDS Operator: Operator:arm:eoral_rrx_1noPC_2general_3general */
		 TOP_armv5e_orr_r_r_npc,	/* 'orr %1, %2, %3' */ /* MDS Operator: Operator:arm:orral_rrx_1noPC_2general_3general */
		 TOP_armv5e_sub_r_r_npc,	/* 'sub %1, %2, %3' */ /* MDS Operator: Operator:arm:subal_rrx_1noPC_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrc, opnd1);
  Operand (1, Opd_integer, opnd2);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_335", 
		 TOP_ldr_i0_mv_npc_cond,	/* 'ldr%1 %2, =%3' */ /* MDS Operator: Operator:arm:ldr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);

  /* ====================================== */ 
  Instruction_Group("O_336", 
		 TOP_mrc_cpreg_npc_i3_cpnum_cond,	/* 'mrc%1 %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mrc_x2_4noPC_1cond_2cpnum_3opcode1m_5cpreg_6cpreg */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode1m);
  Operand (4, Opd_cpreg);
  Operand (5, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_337", 
		 TOP_mrc_i4_cpreg_npc_i3_cpnum_cond,	/* 'mrc%1 %2, %3, %4, %5, %6, %7' */ /* MDS Operator: Operator:arm:mrc_4noPC_1cond_2cpnum_3opcode1m_5cpreg_6cpreg_7opcode2 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode1m);
  Operand (4, Opd_cpreg);
  Operand (5, Opd_cpreg);
  Operand (6, Opd_opcode2);

  /* ====================================== */ 
  Instruction_Group("O_338", 
		 TOP_mov_i8_npc_cond,	/* 'mov%1 %2, #%3' */ /* MDS Operator: Operator:arm:mov_imm_2noPC_1cond_3immed8 */
		 TOP_mvn_i8_npc_cond,	/* 'mvn%1 %2, #%3' */ /* MDS Operator: Operator:arm:mvn_imm_2noPC_1cond_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_339", 
		 TOP_ldr_ozero_r_npc_b_cond,	/* 'ldr%1b %2, [%3]' */ /* MDS Operator: Operator:arm:ldrb_2noPC_1cond_3general */
		 TOP_ldr_ozero_r_npc_cond,	/* 'ldr%1 %2, [%3]' */ /* MDS Operator: Operator:arm:ldr_2noPC_1cond_3general */
		 TOP_mov_r_npc_cond,	/* 'mov%1 %2, %3' */ /* MDS Operator: Operator:arm:mov_reg_2noPC_1cond_3general */
		 TOP_mvn_r_npc_cond,	/* 'mvn%1 %2, %3' */ /* MDS Operator: Operator:arm:mvn_reg_2noPC_1cond_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_340", 
		 TOP_add_i8_r_npc_cond,	/* 'add%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:add_imm_2noPC_1cond_3general_4immed8 */
		 TOP_and_i8_r_npc_cond,	/* 'and%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:and_imm_2noPC_1cond_3general_4immed8 */
		 TOP_bic_i8_r_npc_cond,	/* 'bic%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:bic_imm_2noPC_1cond_3general_4immed8 */
		 TOP_eor_i8_r_npc_cond,	/* 'eor%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:eor_imm_2noPC_1cond_3general_4immed8 */
		 TOP_orr_i8_r_npc_cond,	/* 'orr%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:orr_imm_2noPC_1cond_3general_4immed8 */
		 TOP_rsb_i8_r_npc_cond,	/* 'rsb%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:rsb_imm_2noPC_1cond_3general_4immed8 */
		 TOP_sub_i8_r_npc_cond,	/* 'sub%1 %2, %3, #%4' */ /* MDS Operator: Operator:arm:sub_imm_2noPC_1cond_3general_4immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_341", 
		 TOP_add_r_r_npc_cond,	/* 'add%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:add_reg_2noPC_1cond_3general_4general */
		 TOP_and_r_r_npc_cond,	/* 'and%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:and_reg_2noPC_1cond_3general_4general */
		 TOP_bic_r_r_npc_cond,	/* 'bic%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:bic_reg_2noPC_1cond_3general_4general */
		 TOP_eor_r_r_npc_cond,	/* 'eor%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:eor_reg_2noPC_1cond_3general_4general */
		 TOP_orr_r_r_npc_cond,	/* 'orr%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:orr_reg_2noPC_1cond_3general_4general */
		 TOP_rsb_r_r_npc_cond,	/* 'rsb%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:rsb_reg_2noPC_1cond_3general_4general */
		 TOP_sub_r_r_npc_cond,	/* 'sub%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sub_reg_2noPC_1cond_3general_4general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_342", 
		 TOP_add_i5_lsl_r_r_npc_cond,	/* 'add%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:add_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_add_i5_ror_r_r_npc_cond,	/* 'add%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:add_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_and_i5_lsl_r_r_npc_cond,	/* 'and%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:and_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_and_i5_ror_r_r_npc_cond,	/* 'and%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:and_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_bic_i5_lsl_r_r_npc_cond,	/* 'bic%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:bic_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_bic_i5_ror_r_r_npc_cond,	/* 'bic%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:bic_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_eor_i5_lsl_r_r_npc_cond,	/* 'eor%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:eor_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_eor_i5_ror_r_r_npc_cond,	/* 'eor%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:eor_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_orr_i5_lsl_r_r_npc_cond,	/* 'orr%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:orr_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_orr_i5_ror_r_r_npc_cond,	/* 'orr%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:orr_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsb_i5_lsl_r_r_npc_cond,	/* 'rsb%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:rsb_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_rsb_i5_ror_r_r_npc_cond,	/* 'rsb%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:rsb_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sub_i5_lsl_r_r_npc_cond,	/* 'sub%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:sub_lsl_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_sub_i5_ror_r_r_npc_cond,	/* 'sub%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:sub_ror_imm_2noPC_1cond_3general_4general_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_343", 
		 TOP_add_i5_asr_r_r_npc_cond,	/* 'add%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:add_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_add_i5_lsr_r_r_npc_cond,	/* 'add%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:add_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_and_i5_asr_r_r_npc_cond,	/* 'and%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:and_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_and_i5_lsr_r_r_npc_cond,	/* 'and%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:and_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_bic_i5_asr_r_r_npc_cond,	/* 'bic%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:bic_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_bic_i5_lsr_r_r_npc_cond,	/* 'bic%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:bic_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_eor_i5_asr_r_r_npc_cond,	/* 'eor%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:eor_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_eor_i5_lsr_r_r_npc_cond,	/* 'eor%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:eor_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_orr_i5_asr_r_r_npc_cond,	/* 'orr%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:orr_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_orr_i5_lsr_r_r_npc_cond,	/* 'orr%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:orr_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsb_i5_asr_r_r_npc_cond,	/* 'rsb%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:rsb_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_rsb_i5_lsr_r_r_npc_cond,	/* 'rsb%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:rsb_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sub_i5_asr_r_r_npc_cond,	/* 'sub%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:sub_asr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_sub_i5_lsr_r_r_npc_cond,	/* 'sub%1 %2, %3, %4, lsr #%5' */ /* MDS Operator: Operator:arm:sub_lsr_imm_2noPC_1cond_3general_4general_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_integer);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_344", 
		 TOP_ldr_lsl_npc_r_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, lsl #2]' */ /* MDS Operator: Operator:arm:ldrb_addsh2_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_r_npc_b_cond,	/* 'ldr%1b %2, [%3, %4]' */ /* MDS Operator: Operator:arm:ldrb_add_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_sub_r_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:ldrb_sub_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_r_npc_h_cond,	/* 'ldr%1h %2, [%3, %4]' */ /* MDS Operator: Operator:arm:ldrh_add_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_sub_r_npc_h_cond,	/* 'ldr%1h %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:ldrh_sub_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_r_npc_sb_cond,	/* 'ldr%1sb %2, [%3, %4]' */ /* MDS Operator: Operator:arm:ldrsb_add_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_sub_r_npc_sb_cond,	/* 'ldr%1sb %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:ldrsb_sub_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_r_npc_sh_cond,	/* 'ldr%1sh %2, [%3, %4]' */ /* MDS Operator: Operator:arm:ldrsh_add_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_sub_r_npc_sh_cond,	/* 'ldr%1sh %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:ldrsh_sub_2noPC_1cond_3general_4noPC */
		 TOP_ldr_lsl_npc_r_npc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #2]' */ /* MDS Operator: Operator:arm:ldr_addsh2_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_r_npc_cond,	/* 'ldr%1 %2, [%3, %4]' */ /* MDS Operator: Operator:arm:ldr_add_2noPC_1cond_3general_4noPC */
		 TOP_ldr_npc_sub_r_npc_cond,	/* 'ldr%1 %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:ldr_sub_2noPC_1cond_3general_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_345", 
		 TOP_ldr_i5_lsl_npc_r_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, lsl #%5]' */ /* MDS Operator: Operator:arm:ldrb_add_lsl_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_r_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, lsl #%5]' */ /* MDS Operator: Operator:arm:ldrb_sub_lsl_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_r_npc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #%5]' */ /* MDS Operator: Operator:arm:ldr_add_lsl_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_r_npc_cond,	/* 'ldr%1 %2, [%3, -%4, lsl #%5]' */ /* MDS Operator: Operator:arm:ldr_sub_lsl_2noPC_1cond_3general_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_346", 
		 TOP_ldr_i5_asr_npc_r_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, asr #%5]' */ /* MDS Operator: Operator:arm:ldrb_add_asr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_r_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, lsr #%5]' */ /* MDS Operator: Operator:arm:ldrb_add_lsr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_r_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, asr #%5]' */ /* MDS Operator: Operator:arm:ldrb_sub_asr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_r_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, lsr #%5]' */ /* MDS Operator: Operator:arm:ldrb_sub_lsr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_r_npc_cond,	/* 'ldr%1 %2, [%3, %4, asr #%5]' */ /* MDS Operator: Operator:arm:ldr_add_asr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_r_npc_cond,	/* 'ldr%1 %2, [%3, %4, lsr #%5]' */ /* MDS Operator: Operator:arm:ldr_add_lsr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_r_npc_cond,	/* 'ldr%1 %2, [%3, -%4, asr #%5]' */ /* MDS Operator: Operator:arm:ldr_sub_asr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_r_npc_cond,	/* 'ldr%1 %2, [%3, -%4, lsr #%5]' */ /* MDS Operator: Operator:arm:ldr_sub_lsr_2noPC_1cond_3general_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_347", 
		 TOP_ldr_i12_sub_r_npc_b_cond,	/* 'ldr%1b %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldrb_subi_2noPC_1cond_3general_4offset12 */
		 TOP_ldr_i12_sub_r_npc_cond,	/* 'ldr%1 %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldr_subi_2noPC_1cond_3general_4offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_348", 
		 TOP_ldr_i8_sub_r_npc_h_cond,	/* 'ldr%1h %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldrh_subi_2noPC_1cond_3general_4offset8 */
		 TOP_ldr_i8_sub_r_npc_sb_cond,	/* 'ldr%1sb %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldrsb_subi_2noPC_1cond_3general_4offset8 */
		 TOP_ldr_i8_sub_r_npc_sh_cond,	/* 'ldr%1sh %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldrsh_subi_2noPC_1cond_3general_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_349", 
		 TOP_ldr_i13_r_npc_b_cond,	/* 'ldr%1b %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldrb_addi_2noPC_1cond_3general_4s13 */
		 TOP_ldr_i13_r_npc_cond,	/* 'ldr%1 %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldr_addi_2noPC_1cond_3general_4s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_350", 
		 TOP_ldr_i9_r_npc_h_cond,	/* 'ldr%1h %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldrh_addi_2noPC_1cond_3general_4s9 */
		 TOP_ldr_i9_r_npc_sb_cond,	/* 'ldr%1sb %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldrsb_addi_2noPC_1cond_3general_4s9 */
		 TOP_ldr_i9_r_npc_sh_cond,	/* 'ldr%1sh %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldrsh_addi_2noPC_1cond_3general_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_351", 
		 TOP_mov_i5_lsl_r_npc_cond,	/* 'mov%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:mov_lsl_imm_2noPC_1cond_3general_4shfimml */
		 TOP_mov_i5_ror_r_npc_cond,	/* 'mov%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:mov_ror_imm_2noPC_1cond_3general_4shfimml */
		 TOP_mvn_i5_lsl_r_npc_cond,	/* 'mvn%1 %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:mvn_lsl_imm_2noPC_1cond_3general_4shfimml */
		 TOP_mvn_i5_ror_r_npc_cond,	/* 'mvn%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:mvn_ror_imm_2noPC_1cond_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_352", 
		 TOP_mov_i5_asr_r_npc_cond,	/* 'mov%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:mov_asr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_mov_i5_lsr_r_npc_cond,	/* 'mov%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:mov_lsr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_mvn_i5_asr_r_npc_cond,	/* 'mvn%1 %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:mvn_asr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_mvn_i5_lsr_r_npc_cond,	/* 'mvn%1 %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:mvn_lsr_imm_2noPC_1cond_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_353", 
		 TOP_clz_cond,	/* 'clz%1 %2, %3' */ /* MDS Operator: Operator:arm:clz_2noPC_1cond_3noPC */
		 TOP_rev16_cond,	/* 'rev16%1 %2, %3' */ /* MDS Operator: Operator:arm:rev16_2noPC_1cond_3noPC */
		 TOP_revsh_cond,	/* 'revsh%1 %2, %3' */ /* MDS Operator: Operator:arm:revsh_2noPC_1cond_3noPC */
		 TOP_rev_cond,	/* 'rev%1 %2, %3' */ /* MDS Operator: Operator:arm:rev_2noPC_1cond_3noPC */
		 TOP_sxtb16_npc_npc_cond,	/* 'sxtb16%1 %2, %3' */ /* MDS Operator: Operator:arm:sxtb16_reg_2noPC_1cond_3noPC */
		 TOP_sxtb_npc_npc_cond,	/* 'sxtb%1 %2, %3' */ /* MDS Operator: Operator:arm:sxtb_reg_2noPC_1cond_3noPC */
		 TOP_sxth_npc_npc_cond,	/* 'sxth%1 %2, %3' */ /* MDS Operator: Operator:arm:sxth_reg_2noPC_1cond_3noPC */
		 TOP_uxtb16_npc_npc_cond,	/* 'uxtb16%1 %2, %3' */ /* MDS Operator: Operator:arm:uxtb16_reg_2noPC_1cond_3noPC */
		 TOP_uxtb_npc_npc_cond,	/* 'uxtb%1 %2, %3' */ /* MDS Operator: Operator:arm:uxtb_reg_2noPC_1cond_3noPC */
		 TOP_uxth_npc_npc_cond,	/* 'uxth%1 %2, %3' */ /* MDS Operator: Operator:arm:uxth_reg_2noPC_1cond_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_354", 
		 TOP_mov_npc_asr_npc_npc_cond,	/* 'mov%1 %2, %3, asr %4' */ /* MDS Operator: Operator:arm:mov_asr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mov_npc_lsl_npc_npc_cond,	/* 'mov%1 %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:mov_lsl_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mov_npc_lsr_npc_npc_cond,	/* 'mov%1 %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:mov_lsr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mov_npc_ror_npc_npc_cond,	/* 'mov%1 %2, %3, ror %4' */ /* MDS Operator: Operator:arm:mov_ror_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_asr_npc_npc_cond,	/* 'mvn%1 %2, %3, asr %4' */ /* MDS Operator: Operator:arm:mvn_asr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_lsl_npc_npc_cond,	/* 'mvn%1 %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:mvn_lsl_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_lsr_npc_npc_cond,	/* 'mvn%1 %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:mvn_lsr_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_mvn_npc_ror_npc_npc_cond,	/* 'mvn%1 %2, %3, ror %4' */ /* MDS Operator: Operator:arm:mvn_ror_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_pkhbt_npc_npc_cond,	/* 'pkhbt%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:pkhbt_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_shadd16_cond,	/* 'shadd16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:shadd16_2noPC_1cond_3noPC_4noPC */
		 TOP_shadd8_cond,	/* 'shadd8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:shadd8_2noPC_1cond_3noPC_4noPC */
		 TOP_shaddsubx_cond,	/* 'shaddsubx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:shaddsubx_2noPC_1cond_3noPC_4noPC */
		 TOP_shsub16_cond,	/* 'shsub16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:shsub16_2noPC_1cond_3noPC_4noPC */
		 TOP_shsub8_cond,	/* 'shsub8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:shsub8_2noPC_1cond_3noPC_4noPC */
		 TOP_shsubaddx_cond,	/* 'shsubaddx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:shsubaddx_2noPC_1cond_3noPC_4noPC */
		 TOP_smmulr_cond,	/* 'smmulr%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smmulr_2noPC_1cond_3noPC_4noPC */
		 TOP_smmul_cond,	/* 'smmul%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smmul_2noPC_1cond_3noPC_4noPC */
		 TOP_smulbb_cond,	/* 'smulbb%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smulbb_2noPC_1cond_3noPC_4noPC */
		 TOP_smulbt_cond,	/* 'smulbt%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smulbt_2noPC_1cond_3noPC_4noPC */
		 TOP_smultb_cond,	/* 'smultb%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smultb_2noPC_1cond_3noPC_4noPC */
		 TOP_smultt_cond,	/* 'smultt%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smultt_2noPC_1cond_3noPC_4noPC */
		 TOP_smulwb_cond,	/* 'smulwb%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smulwb_2noPC_1cond_3noPC_4noPC */
		 TOP_smulwt_cond,	/* 'smulwt%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:smulwt_2noPC_1cond_3noPC_4noPC */
		 TOP_sxtab16_npc_npc_cond,	/* 'sxtab16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sxtab16_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_sxtab_npc_npc_cond,	/* 'sxtab%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sxtab_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_sxtah_npc_npc_cond,	/* 'sxtah%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sxtah_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_uhadd16_cond,	/* 'uhadd16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uhadd16_2noPC_1cond_3noPC_4noPC */
		 TOP_uhadd8_cond,	/* 'uhadd8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uhadd8_2noPC_1cond_3noPC_4noPC */
		 TOP_uhaddsubx_cond,	/* 'uhaddsubx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uhaddsubx_2noPC_1cond_3noPC_4noPC */
		 TOP_uhsub16_cond,	/* 'uhsub16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uhsub16_2noPC_1cond_3noPC_4noPC */
		 TOP_uhsub8_cond,	/* 'uhsub8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uhsub8_2noPC_1cond_3noPC_4noPC */
		 TOP_uhsubaddx_cond,	/* 'uhsubaddx%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uhsubaddx_2noPC_1cond_3noPC_4noPC */
		 TOP_usad8_cond,	/* 'usad8%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:usad8_2noPC_1cond_3noPC_4noPC */
		 TOP_uxtab16_npc_npc_cond,	/* 'uxtab16%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uxtab16_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_uxtab_npc_npc_cond,	/* 'uxtab%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uxtab_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_uxtah_npc_npc_cond,	/* 'uxtah%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:uxtah_reg_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_355", 
		 TOP_add_npc_asr_npc_npc_npc_cond,	/* 'add%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:add_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_add_npc_lsl_npc_npc_npc_cond,	/* 'add%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:add_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_add_npc_lsr_npc_npc_npc_cond,	/* 'add%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:add_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_add_npc_ror_npc_npc_npc_cond,	/* 'add%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:add_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_and_npc_asr_npc_npc_npc_cond,	/* 'and%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:and_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_and_npc_lsl_npc_npc_npc_cond,	/* 'and%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:and_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_and_npc_lsr_npc_npc_npc_cond,	/* 'and%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:and_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_and_npc_ror_npc_npc_npc_cond,	/* 'and%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:and_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_asr_npc_npc_npc_cond,	/* 'bic%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:bic_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_lsl_npc_npc_npc_cond,	/* 'bic%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:bic_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_lsr_npc_npc_npc_cond,	/* 'bic%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:bic_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_bic_npc_ror_npc_npc_npc_cond,	/* 'bic%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:bic_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_asr_npc_npc_npc_cond,	/* 'eor%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:eor_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_lsl_npc_npc_npc_cond,	/* 'eor%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:eor_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_lsr_npc_npc_npc_cond,	/* 'eor%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:eor_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_eor_npc_ror_npc_npc_npc_cond,	/* 'eor%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:eor_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_asr_npc_npc_npc_cond,	/* 'orr%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:orr_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_lsl_npc_npc_npc_cond,	/* 'orr%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:orr_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_lsr_npc_npc_npc_cond,	/* 'orr%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:orr_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_orr_npc_ror_npc_npc_npc_cond,	/* 'orr%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:orr_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_asr_npc_npc_npc_cond,	/* 'rsb%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:rsb_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_lsl_npc_npc_npc_cond,	/* 'rsb%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:rsb_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_lsr_npc_npc_npc_cond,	/* 'rsb%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:rsb_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_rsb_npc_ror_npc_npc_npc_cond,	/* 'rsb%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:rsb_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smmlar_cond,	/* 'smmlar%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smmlar_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smmla_cond,	/* 'smmla%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smmla_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smmlsr_cond,	/* 'smmlsr%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smmlsr_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_smmls_cond,	/* 'smmls%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smmls_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_asr_npc_npc_npc_cond,	/* 'sub%1 %2, %3, %4, asr %5' */ /* MDS Operator: Operator:arm:sub_asr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_lsl_npc_npc_npc_cond,	/* 'sub%1 %2, %3, %4, lsl %5' */ /* MDS Operator: Operator:arm:sub_lsl_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_lsr_npc_npc_npc_cond,	/* 'sub%1 %2, %3, %4, lsr %5' */ /* MDS Operator: Operator:arm:sub_lsr_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_sub_npc_ror_npc_npc_npc_cond,	/* 'sub%1 %2, %3, %4, ror %5' */ /* MDS Operator: Operator:arm:sub_ror_reg_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_usada8_cond,	/* 'usada8%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:usada8_2noPC_1cond_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_356", 
		 TOP_sxtab16_i2_ror_npc_npc_cond,	/* 'sxtab16%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:sxtab16_ror_2noPC_1cond_3noPC_4noPC_5rot */
		 TOP_sxtab_i2_ror_npc_npc_cond,	/* 'sxtab%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:sxtab_ror_2noPC_1cond_3noPC_4noPC_5rot */
		 TOP_sxtah_i2_ror_npc_npc_cond,	/* 'sxtah%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:sxtah_ror_2noPC_1cond_3noPC_4noPC_5rot */
		 TOP_uxtab16_i2_ror_npc_npc_cond,	/* 'uxtab16%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:uxtab16_ror_2noPC_1cond_3noPC_4noPC_5rot */
		 TOP_uxtab_i2_ror_npc_npc_cond,	/* 'uxtab%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:uxtab_ror_2noPC_1cond_3noPC_4noPC_5rot */
		 TOP_uxtah_i2_ror_npc_npc_cond,	/* 'uxtah%1 %2, %3, %4, ror #%5' */ /* MDS Operator: Operator:arm:uxtah_ror_2noPC_1cond_3noPC_4noPC_5rot */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_rot);

  /* ====================================== */ 
  Instruction_Group("O_357", 
		 TOP_pkhbt_i5_lsl_npc_npc_cond,	/* 'pkhbt%1 %2, %3, %4, lsl #%5' */ /* MDS Operator: Operator:arm:pkhbt_lsl_imm_2noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_358", 
		 TOP_pkhtb_cond,	/* 'pkhtb%1 %2, %3, %4, asr #%5' */ /* MDS Operator: Operator:arm:pkhtb_2noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_359", 
		 TOP_sxtb16_i2_ror_npc_npc_cond,	/* 'sxtb16%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sxtb16_ror_2noPC_1cond_3noPC_4rot */
		 TOP_sxtb_i2_ror_npc_npc_cond,	/* 'sxtb%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sxtb_ror_2noPC_1cond_3noPC_4rot */
		 TOP_sxth_i2_ror_npc_npc_cond,	/* 'sxth%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sxth_ror_2noPC_1cond_3noPC_4rot */
		 TOP_uxtb16_i2_ror_npc_npc_cond,	/* 'uxtb16%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:uxtb16_ror_2noPC_1cond_3noPC_4rot */
		 TOP_uxtb_i2_ror_npc_npc_cond,	/* 'uxtb%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:uxtb_ror_2noPC_1cond_3noPC_4rot */
		 TOP_uxth_i2_ror_npc_npc_cond,	/* 'uxth%1 %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:uxth_ror_2noPC_1cond_3noPC_4rot */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_rot);

  /* ====================================== */ 
  Instruction_Group("O_360", 
		 TOP_adr_cond,	/* 'adr%1 %2, =%3' */ /* MDS Operator: Operator:arm:adr */
		 TOP_adr_l_cond,	/* 'adr%1l %2, =%3' */ /* MDS Operator: Operator:arm:adrl */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);

  /* ====================================== */ 
  Instruction_Group("O_361", 
		 TOP_sel_cond,	/* 'sel%1 %2, %3, %4' */ /* MDS Operator: Operator:arm:sel_2noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cpsrge0);
  Operand (2, Opd_cpsrge1);
  Operand (3, Opd_cpsrge2);
  Operand (4, Opd_cpsrge3);
  Operand (5, Opd_cond, condvariant);
  Operand (6, Opd_nopc);
  Operand (7, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_362", 
		 TOP_ldr_i12_npc_b_cond,	/* 'ldr%1b %2, %3' */ /* MDS Operator: Operator:arm:ldrb_addpc_2noPC_1cond_3offset12PC */
		 TOP_ldr_i12_sub_npc_b_cond,	/* 'ldr%1b %2, -%3' */ /* MDS Operator: Operator:arm:ldrb_subpc_2noPC_1cond_3offset12PC */
		 TOP_ldr_i12_npc_cond,	/* 'ldr%1 %2, %3' */ /* MDS Operator: Operator:arm:ldr_addpc_2noPC_1cond_3offset12PC */
		 TOP_ldr_i12_sub_npc_cond,	/* 'ldr%1 %2, -%3' */ /* MDS Operator: Operator:arm:ldr_subpc_2noPC_1cond_3offset12PC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_offset12pc);

  /* ====================================== */ 
  Instruction_Group("O_363", 
		 TOP_ldr_i8_npc_h_cond,	/* 'ldr%1h %2, %3' */ /* MDS Operator: Operator:arm:ldrh_addpc_2noPC_1cond_3offset8PC */
		 TOP_ldr_i8_sub_npc_h_cond,	/* 'ldr%1h %2, -%3' */ /* MDS Operator: Operator:arm:ldrh_subpc_2noPC_1cond_3offset8PC */
		 TOP_ldr_i8_npc_sb_cond,	/* 'ldr%1sb %2, %3' */ /* MDS Operator: Operator:arm:ldrsb_addpc_2noPC_1cond_3offset8PC */
		 TOP_ldr_i8_sub_npc_sb_cond,	/* 'ldr%1sb %2, -%3' */ /* MDS Operator: Operator:arm:ldrsb_subpc_2noPC_1cond_3offset8PC */
		 TOP_ldr_i8_npc_sh_cond,	/* 'ldr%1sh %2, %3' */ /* MDS Operator: Operator:arm:ldrsh_addpc_2noPC_1cond_3offset8PC */
		 TOP_ldr_i8_sub_npc_sh_cond,	/* 'ldr%1sh %2, -%3' */ /* MDS Operator: Operator:arm:ldrsh_subpc_2noPC_1cond_3offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_offset8pc);

  /* ====================================== */ 
  Instruction_Group("O_364", 
		 TOP_mrs_spsr_cond,	/* 'mrs%1 %2, SPSR' */ /* MDS Operator: Operator:arm:mrs_spsr_2noPC_1cond */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_spsr);
  Operand (2, Opd_cond, condvariant);

  /* ====================================== */ 
  Instruction_Group("O_365", 
		 TOP_sel,	/* 'sel %1, %2, %3' */ /* MDS Operator: Operator:arm:selal_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_cpsrge0);
  Operand (1, Opd_cpsrge1);
  Operand (2, Opd_cpsrge2);
  Operand (3, Opd_cpsrge3);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_366", 
		 TOP_MAKE,	/* '%1 MAKE %2 %3' */ /* MDS Operator: Operator:arm:MAKE */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_gen_s32);

  /* ====================================== */ 
  Instruction_Group("O_367", 
		 TOP_mvn_i8_npc,	/* 'mvn %1, #%2' */ /* MDS Operator: Operator:arm:mvnal_imm_1noPC_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_368", 
		 TOP_mov_i8_npc,	/* 'mov %1, #%2' */ /* MDS Operator: Operator:arm:moval_imm_1noPC_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_immed8, opnd1);

  /* ====================================== */ 
  Instruction_Group("O_369", 
		 TOP_ldr_ozero_r_npc_b,	/* 'ldrb %1, [%2]' */ /* MDS Operator: Operator:arm:ldralb_1noPC_2general */
		 TOP_ldr_ozero_r_npc,	/* 'ldr %1, [%2]' */ /* MDS Operator: Operator:arm:ldral_1noPC_2general */
		 TOP_mvn_r_npc,	/* 'mvn %1, %2' */ /* MDS Operator: Operator:arm:mvnal_reg_1noPC_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_370", 
		 TOP_spadjust,	/* 'ADJUST %1, %2, #%3' */ /* MDS Operator: Operator:arm:ADJUST */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_gen_s32);

  /* ====================================== */ 
  Instruction_Group("O_371", 
		 TOP_add_i5_lsl_r_r_npc,	/* 'add %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:addal_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_add_i5_ror_r_r_npc,	/* 'add %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:addal_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_and_i5_lsl_r_r_npc,	/* 'and %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:andal_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_and_i5_ror_r_r_npc,	/* 'and %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:andal_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_bic_i5_lsl_r_r_npc,	/* 'bic %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:bical_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_bic_i5_ror_r_r_npc,	/* 'bic %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:bical_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_eor_i5_lsl_r_r_npc,	/* 'eor %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:eoral_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_eor_i5_ror_r_r_npc,	/* 'eor %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:eoral_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_orr_i5_lsl_r_r_npc,	/* 'orr %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:orral_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_orr_i5_ror_r_r_npc,	/* 'orr %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:orral_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsb_i5_lsl_r_r_npc,	/* 'rsb %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:rsbal_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_rsb_i5_ror_r_r_npc,	/* 'rsb %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:rsbal_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_sub_i5_lsl_r_r_npc,	/* 'sub %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:subal_lsl_imm_1noPC_2general_3general_4shfimml */
		 TOP_sub_i5_ror_r_r_npc,	/* 'sub %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:subal_ror_imm_1noPC_2general_3general_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_372", 
		 TOP_add_i5_asr_r_r_npc,	/* 'add %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:addal_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_add_i5_lsr_r_r_npc,	/* 'add %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:addal_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_and_i5_asr_r_r_npc,	/* 'and %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:andal_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_and_i5_lsr_r_r_npc,	/* 'and %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:andal_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_bic_i5_asr_r_r_npc,	/* 'bic %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:bical_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_bic_i5_lsr_r_r_npc,	/* 'bic %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:bical_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_eor_i5_asr_r_r_npc,	/* 'eor %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:eoral_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_eor_i5_lsr_r_r_npc,	/* 'eor %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:eoral_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_orr_i5_asr_r_r_npc,	/* 'orr %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:orral_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_orr_i5_lsr_r_r_npc,	/* 'orr %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:orral_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsb_i5_asr_r_r_npc,	/* 'rsb %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:rsbal_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_rsb_i5_lsr_r_r_npc,	/* 'rsb %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:rsbal_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sub_i5_asr_r_r_npc,	/* 'sub %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:subal_asr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_sub_i5_lsr_r_r_npc,	/* 'sub %1, %2, %3, lsr #%4' */ /* MDS Operator: Operator:arm:subal_lsr_imm_1noPC_2general_3general_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_integer);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_373", 
		 TOP_ldr_lsl_npc_r_npc_b,	/* 'ldrb %1, [%2, %3, lsl #2]' */ /* MDS Operator: Operator:arm:ldralb_addsh2_1noPC_2general_3noPC */
		 TOP_ldr_lsl_npc_r_npc,	/* 'ldr %1, [%2, %3, lsl #2]' */ /* MDS Operator: Operator:arm:ldral_addsh2_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_374", 
		 TOP_ldr_i5_lsl_npc_r_npc_b,	/* 'ldrb %1, [%2, %3, lsl #%4]' */ /* MDS Operator: Operator:arm:ldralb_add_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_r_npc_b,	/* 'ldrb %1, [%2, -%3, lsl #%4]' */ /* MDS Operator: Operator:arm:ldralb_sub_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_r_npc,	/* 'ldr %1, [%2, %3, lsl #%4]' */ /* MDS Operator: Operator:arm:ldral_add_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_r_npc,	/* 'ldr %1, [%2, -%3, lsl #%4]' */ /* MDS Operator: Operator:arm:ldral_sub_lsl_1noPC_2general_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_375", 
		 TOP_ldr_i5_asr_npc_r_npc_b,	/* 'ldrb %1, [%2, %3, asr #%4]' */ /* MDS Operator: Operator:arm:ldralb_add_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_r_npc_b,	/* 'ldrb %1, [%2, %3, lsr #%4]' */ /* MDS Operator: Operator:arm:ldralb_add_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_r_npc_b,	/* 'ldrb %1, [%2, -%3, asr #%4]' */ /* MDS Operator: Operator:arm:ldralb_sub_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_r_npc_b,	/* 'ldrb %1, [%2, -%3, lsr #%4]' */ /* MDS Operator: Operator:arm:ldralb_sub_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_r_npc,	/* 'ldr %1, [%2, %3, asr #%4]' */ /* MDS Operator: Operator:arm:ldral_add_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_r_npc,	/* 'ldr %1, [%2, %3, lsr #%4]' */ /* MDS Operator: Operator:arm:ldral_add_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_r_npc,	/* 'ldr %1, [%2, -%3, asr #%4]' */ /* MDS Operator: Operator:arm:ldral_sub_asr_1noPC_2general_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_r_npc,	/* 'ldr %1, [%2, -%3, lsr #%4]' */ /* MDS Operator: Operator:arm:ldral_sub_lsr_1noPC_2general_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_376", 
		 TOP_mov_i5_ror_r_npc,	/* 'mov %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:moval_ror_imm_1noPC_2general_3shfimml */
		 TOP_mvn_i5_lsl_r_npc,	/* 'mvn %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:mvnal_lsl_imm_1noPC_2general_3shfimml */
		 TOP_mvn_i5_ror_r_npc,	/* 'mvn %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:mvnal_ror_imm_1noPC_2general_3shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_377", 
		 TOP_mvn_i5_asr_r_npc,	/* 'mvn %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:mvnal_asr_imm_1noPC_2general_3shfimmr */
		 TOP_mvn_i5_lsr_r_npc,	/* 'mvn %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:mvnal_lsr_imm_1noPC_2general_3shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer);
  Operand (1, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_378", 
		 TOP_ldr_npc_sub_r_npc_b,	/* 'ldrb %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:ldralb_sub_1noPC_2general_3noPC */
		 TOP_ldr_npc_sub_r_npc_h,	/* 'ldrh %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:ldralh_sub_1noPC_2general_3noPC */
		 TOP_ldr_npc_sub_r_npc_sb,	/* 'ldrsb %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:ldralsb_sub_1noPC_2general_3noPC */
		 TOP_ldr_npc_sub_r_npc_sh,	/* 'ldrsh %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:ldralsh_sub_1noPC_2general_3noPC */
		 TOP_ldr_npc_sub_r_npc,	/* 'ldr %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:ldral_sub_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_379", 
		 TOP_ldr_npc_r_npc_b,	/* 'ldrb %1, [%2, %3]' */ /* MDS Operator: Operator:arm:ldralb_add_1noPC_2general_3noPC */
		 TOP_ldr_npc_r_npc_h,	/* 'ldrh %1, [%2, %3]' */ /* MDS Operator: Operator:arm:ldralh_add_1noPC_2general_3noPC */
		 TOP_ldr_npc_r_npc_sb,	/* 'ldrsb %1, [%2, %3]' */ /* MDS Operator: Operator:arm:ldralsb_add_1noPC_2general_3noPC */
		 TOP_ldr_npc_r_npc_sh,	/* 'ldrsh %1, [%2, %3]' */ /* MDS Operator: Operator:arm:ldralsh_add_1noPC_2general_3noPC */
		 TOP_ldr_npc_r_npc,	/* 'ldr %1, [%2, %3]' */ /* MDS Operator: Operator:arm:ldral_add_1noPC_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_380", 
		 TOP_ldr_i12_sub_r_npc_b,	/* 'ldrb %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:ldralb_subi_1noPC_2general_3offset12 */
		 TOP_ldr_i12_sub_r_npc,	/* 'ldr %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:ldral_subi_1noPC_2general_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_offset12, negoffset);
  Operand (1, Opd_offset12, offset);

  /* ====================================== */ 
  Instruction_Group("O_381", 
		 TOP_ldr_i8_sub_r_npc_h,	/* 'ldrh %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:ldralh_subi_1noPC_2general_3offset8 */
		 TOP_ldr_i8_sub_r_npc_sb,	/* 'ldrsb %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:ldralsb_subi_1noPC_2general_3offset8 */
		 TOP_ldr_i8_sub_r_npc_sh,	/* 'ldrsh %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:ldralsh_subi_1noPC_2general_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_382", 
		 TOP_ldr_i13_r_npc_b,	/* 'ldrb %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:ldralb_addi_1noPC_2general_3s13 */
		 TOP_ldr_i13_r_npc,	/* 'ldr %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:ldral_addi_1noPC_2general_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_s13, offset);

  /* ====================================== */ 
  Instruction_Group("O_383", 
		 TOP_ldr_i9_r_npc_h,	/* 'ldrh %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:ldralh_addi_1noPC_2general_3s9 */
		 TOP_ldr_i9_r_npc_sb,	/* 'ldrsb %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:ldralsb_addi_1noPC_2general_3s9 */
		 TOP_ldr_i9_r_npc_sh,	/* 'ldrsh %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:ldralsh_addi_1noPC_2general_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_384", 
		 TOP_mov_r_npc,	/* 'mov %1, %2' */ /* MDS Operator: Operator:arm:moval_reg_1noPC_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, opnd1);

  /* ====================================== */ 
  Instruction_Group("O_385", 
		 TOP_add_i8_r_npc,	/* 'add %1, %2, #%3' */ /* MDS Operator: Operator:arm:addal_imm_1noPC_2general_3immed8 */
		 TOP_and_i8_r_npc,	/* 'and %1, %2, #%3' */ /* MDS Operator: Operator:arm:andal_imm_1noPC_2general_3immed8 */
		 TOP_bic_i8_r_npc,	/* 'bic %1, %2, #%3' */ /* MDS Operator: Operator:arm:bical_imm_1noPC_2general_3immed8 */
		 TOP_eor_i8_r_npc,	/* 'eor %1, %2, #%3' */ /* MDS Operator: Operator:arm:eoral_imm_1noPC_2general_3immed8 */
		 TOP_orr_i8_r_npc,	/* 'orr %1, %2, #%3' */ /* MDS Operator: Operator:arm:orral_imm_1noPC_2general_3immed8 */
		 TOP_rsb_i8_r_npc,	/* 'rsb %1, %2, #%3' */ /* MDS Operator: Operator:arm:rsbal_imm_1noPC_2general_3immed8 */
		 TOP_sub_i8_r_npc,	/* 'sub %1, %2, #%3' */ /* MDS Operator: Operator:arm:subal_imm_1noPC_2general_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, opnd1);
  Operand (1, Opd_immed8, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_386", 
		 TOP_add_r_r_npc,	/* 'add %1, %2, %3' */ /* MDS Operator: Operator:arm:addal_reg_1noPC_2general_3general */
		 TOP_and_r_r_npc,	/* 'and %1, %2, %3' */ /* MDS Operator: Operator:arm:andal_reg_1noPC_2general_3general */
		 TOP_bic_r_r_npc,	/* 'bic %1, %2, %3' */ /* MDS Operator: Operator:arm:bical_reg_1noPC_2general_3general */
		 TOP_eor_r_r_npc,	/* 'eor %1, %2, %3' */ /* MDS Operator: Operator:arm:eoral_reg_1noPC_2general_3general */
		 TOP_orr_r_r_npc,	/* 'orr %1, %2, %3' */ /* MDS Operator: Operator:arm:orral_reg_1noPC_2general_3general */
		 TOP_rsb_r_r_npc,	/* 'rsb %1, %2, %3' */ /* MDS Operator: Operator:arm:rsbal_reg_1noPC_2general_3general */
		 TOP_sub_r_r_npc,	/* 'sub %1, %2, %3' */ /* MDS Operator: Operator:arm:subal_reg_1noPC_2general_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, opnd1);
  Operand (1, Opd_integer, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_387", 
		 TOP_mov_i5_lsl_r_npc,	/* 'mov %1, %2, lsl #%3' */ /* MDS Operator: Operator:arm:moval_lsl_imm_1noPC_2general_3shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, opnd1);
  Operand (1, Opd_shfimml, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_388", 
		 TOP_mov_i5_asr_r_npc,	/* 'mov %1, %2, asr #%3' */ /* MDS Operator: Operator:arm:moval_asr_imm_1noPC_2general_3shfimmr */
		 TOP_mov_i5_lsr_r_npc,	/* 'mov %1, %2, lsr #%3' */ /* MDS Operator: Operator:arm:moval_lsr_imm_1noPC_2general_3shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_integer, opnd1);
  Operand (1, Opd_shfimmr, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_389", 
		 TOP_clz,	/* 'clz %1, %2' */ /* MDS Operator: Operator:arm:clzal_1noPC_2noPC */
		 TOP_rev16,	/* 'rev16 %1, %2' */ /* MDS Operator: Operator:arm:rev16al_1noPC_2noPC */
		 TOP_rev,	/* 'rev %1, %2' */ /* MDS Operator: Operator:arm:reval_1noPC_2noPC */
		 TOP_revsh,	/* 'revsh %1, %2' */ /* MDS Operator: Operator:arm:revshal_1noPC_2noPC */
		 TOP_sxtb16_npc_npc,	/* 'sxtb16 %1, %2' */ /* MDS Operator: Operator:arm:sxtb16al_reg_1noPC_2noPC */
		 TOP_uxtb16_npc_npc,	/* 'uxtb16 %1, %2' */ /* MDS Operator: Operator:arm:uxtb16al_reg_1noPC_2noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_390", 
		 TOP_mov_npc_ror_npc_npc,	/* 'mov %1, %2, ror %3' */ /* MDS Operator: Operator:arm:moval_ror_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_asr_npc_npc,	/* 'mvn %1, %2, asr %3' */ /* MDS Operator: Operator:arm:mvnal_asr_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_lsl_npc_npc,	/* 'mvn %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:mvnal_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_lsr_npc_npc,	/* 'mvn %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:mvnal_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_mvn_npc_ror_npc_npc,	/* 'mvn %1, %2, ror %3' */ /* MDS Operator: Operator:arm:mvnal_ror_reg_1noPC_2noPC_3noPC */
		 TOP_pkhbt_npc_npc,	/* 'pkhbt %1, %2, %3' */ /* MDS Operator: Operator:arm:pkhbtal_reg_1noPC_2noPC_3noPC */
		 TOP_shadd16,	/* 'shadd16 %1, %2, %3' */ /* MDS Operator: Operator:arm:shadd16al_1noPC_2noPC_3noPC */
		 TOP_shadd8,	/* 'shadd8 %1, %2, %3' */ /* MDS Operator: Operator:arm:shadd8al_1noPC_2noPC_3noPC */
		 TOP_shaddsubx,	/* 'shaddsubx %1, %2, %3' */ /* MDS Operator: Operator:arm:shaddsubxal_1noPC_2noPC_3noPC */
		 TOP_shsub16,	/* 'shsub16 %1, %2, %3' */ /* MDS Operator: Operator:arm:shsub16al_1noPC_2noPC_3noPC */
		 TOP_shsub8,	/* 'shsub8 %1, %2, %3' */ /* MDS Operator: Operator:arm:shsub8al_1noPC_2noPC_3noPC */
		 TOP_shsubaddx,	/* 'shsubaddx %1, %2, %3' */ /* MDS Operator: Operator:arm:shsubaddxal_1noPC_2noPC_3noPC */
		 TOP_smmul,	/* 'smmul %1, %2, %3' */ /* MDS Operator: Operator:arm:smmulal_1noPC_2noPC_3noPC */
		 TOP_smmulr,	/* 'smmulr %1, %2, %3' */ /* MDS Operator: Operator:arm:smmulral_1noPC_2noPC_3noPC */
		 TOP_smulbb,	/* 'smulbb %1, %2, %3' */ /* MDS Operator: Operator:arm:smulbbal_1noPC_2noPC_3noPC */
		 TOP_smulbt,	/* 'smulbt %1, %2, %3' */ /* MDS Operator: Operator:arm:smulbtal_1noPC_2noPC_3noPC */
		 TOP_smultb,	/* 'smultb %1, %2, %3' */ /* MDS Operator: Operator:arm:smultbal_1noPC_2noPC_3noPC */
		 TOP_smultt,	/* 'smultt %1, %2, %3' */ /* MDS Operator: Operator:arm:smulttal_1noPC_2noPC_3noPC */
		 TOP_smulwb,	/* 'smulwb %1, %2, %3' */ /* MDS Operator: Operator:arm:smulwbal_1noPC_2noPC_3noPC */
		 TOP_smulwt,	/* 'smulwt %1, %2, %3' */ /* MDS Operator: Operator:arm:smulwtal_1noPC_2noPC_3noPC */
		 TOP_sxtab16_npc_npc,	/* 'sxtab16 %1, %2, %3' */ /* MDS Operator: Operator:arm:sxtab16al_reg_1noPC_2noPC_3noPC */
		 TOP_sxtab_npc_npc,	/* 'sxtab %1, %2, %3' */ /* MDS Operator: Operator:arm:sxtabal_reg_1noPC_2noPC_3noPC */
		 TOP_sxtah_npc_npc,	/* 'sxtah %1, %2, %3' */ /* MDS Operator: Operator:arm:sxtahal_reg_1noPC_2noPC_3noPC */
		 TOP_uhadd16,	/* 'uhadd16 %1, %2, %3' */ /* MDS Operator: Operator:arm:uhadd16al_1noPC_2noPC_3noPC */
		 TOP_uhadd8,	/* 'uhadd8 %1, %2, %3' */ /* MDS Operator: Operator:arm:uhadd8al_1noPC_2noPC_3noPC */
		 TOP_uhaddsubx,	/* 'uhaddsubx %1, %2, %3' */ /* MDS Operator: Operator:arm:uhaddsubxal_1noPC_2noPC_3noPC */
		 TOP_uhsub16,	/* 'uhsub16 %1, %2, %3' */ /* MDS Operator: Operator:arm:uhsub16al_1noPC_2noPC_3noPC */
		 TOP_uhsub8,	/* 'uhsub8 %1, %2, %3' */ /* MDS Operator: Operator:arm:uhsub8al_1noPC_2noPC_3noPC */
		 TOP_uhsubaddx,	/* 'uhsubaddx %1, %2, %3' */ /* MDS Operator: Operator:arm:uhsubaddxal_1noPC_2noPC_3noPC */
		 TOP_usad8,	/* 'usad8 %1, %2, %3' */ /* MDS Operator: Operator:arm:usad8al_1noPC_2noPC_3noPC */
		 TOP_uxtab16_npc_npc,	/* 'uxtab16 %1, %2, %3' */ /* MDS Operator: Operator:arm:uxtab16al_reg_1noPC_2noPC_3noPC */
		 TOP_uxtab_npc_npc,	/* 'uxtab %1, %2, %3' */ /* MDS Operator: Operator:arm:uxtabal_reg_1noPC_2noPC_3noPC */
		 TOP_uxtah_npc_npc,	/* 'uxtah %1, %2, %3' */ /* MDS Operator: Operator:arm:uxtahal_reg_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_391", 
		 TOP_add_npc_asr_npc_npc_npc,	/* 'add %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:addal_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_add_npc_lsl_npc_npc_npc,	/* 'add %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:addal_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_add_npc_lsr_npc_npc_npc,	/* 'add %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:addal_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_add_npc_ror_npc_npc_npc,	/* 'add %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:addal_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_and_npc_asr_npc_npc_npc,	/* 'and %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:andal_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_and_npc_lsl_npc_npc_npc,	/* 'and %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:andal_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_and_npc_lsr_npc_npc_npc,	/* 'and %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:andal_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_and_npc_ror_npc_npc_npc,	/* 'and %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:andal_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_asr_npc_npc_npc,	/* 'bic %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:bical_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_lsl_npc_npc_npc,	/* 'bic %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:bical_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_lsr_npc_npc_npc,	/* 'bic %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:bical_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_bic_npc_ror_npc_npc_npc,	/* 'bic %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:bical_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_asr_npc_npc_npc,	/* 'eor %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:eoral_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_lsl_npc_npc_npc,	/* 'eor %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:eoral_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_lsr_npc_npc_npc,	/* 'eor %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:eoral_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_eor_npc_ror_npc_npc_npc,	/* 'eor %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:eoral_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_asr_npc_npc_npc,	/* 'orr %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:orral_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_lsl_npc_npc_npc,	/* 'orr %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:orral_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_lsr_npc_npc_npc,	/* 'orr %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:orral_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_orr_npc_ror_npc_npc_npc,	/* 'orr %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:orral_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_asr_npc_npc_npc,	/* 'rsb %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:rsbal_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_lsl_npc_npc_npc,	/* 'rsb %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:rsbal_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_lsr_npc_npc_npc,	/* 'rsb %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:rsbal_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_rsb_npc_ror_npc_npc_npc,	/* 'rsb %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:rsbal_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_smmla,	/* 'smmla %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smmlaal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smmlar,	/* 'smmlar %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smmlaral_1noPC_2noPC_3noPC_4noPC */
		 TOP_smmls,	/* 'smmls %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smmlsal_1noPC_2noPC_3noPC_4noPC */
		 TOP_smmlsr,	/* 'smmlsr %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smmlsral_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_asr_npc_npc_npc,	/* 'sub %1, %2, %3, asr %4' */ /* MDS Operator: Operator:arm:subal_asr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_lsl_npc_npc_npc,	/* 'sub %1, %2, %3, lsl %4' */ /* MDS Operator: Operator:arm:subal_lsl_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_lsr_npc_npc_npc,	/* 'sub %1, %2, %3, lsr %4' */ /* MDS Operator: Operator:arm:subal_lsr_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_sub_npc_ror_npc_npc_npc,	/* 'sub %1, %2, %3, ror %4' */ /* MDS Operator: Operator:arm:subal_ror_reg_1noPC_2noPC_3noPC_4noPC */
		 TOP_usada8,	/* 'usada8 %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:usada8al_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_392", 
		 TOP_sxtab16_i2_ror_npc_npc,	/* 'sxtab16 %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sxtab16al_ror_1noPC_2noPC_3noPC_4rot */
		 TOP_sxtab_i2_ror_npc_npc,	/* 'sxtab %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sxtabal_ror_1noPC_2noPC_3noPC_4rot */
		 TOP_sxtah_i2_ror_npc_npc,	/* 'sxtah %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:sxtahal_ror_1noPC_2noPC_3noPC_4rot */
		 TOP_uxtab16_i2_ror_npc_npc,	/* 'uxtab16 %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:uxtab16al_ror_1noPC_2noPC_3noPC_4rot */
		 TOP_uxtab_i2_ror_npc_npc,	/* 'uxtab %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:uxtabal_ror_1noPC_2noPC_3noPC_4rot */
		 TOP_uxtah_i2_ror_npc_npc,	/* 'uxtah %1, %2, %3, ror #%4' */ /* MDS Operator: Operator:arm:uxtahal_ror_1noPC_2noPC_3noPC_4rot */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_rot);

  /* ====================================== */ 
  Instruction_Group("O_393", 
		 TOP_pkhbt_i5_lsl_npc_npc,	/* 'pkhbt %1, %2, %3, lsl #%4' */ /* MDS Operator: Operator:arm:pkhbtal_lsl_imm_1noPC_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_394", 
		 TOP_pkhtb,	/* 'pkhtb %1, %2, %3, asr #%4' */ /* MDS Operator: Operator:arm:pkhtbal_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_395", 
		 TOP_sxtb16_i2_ror_npc_npc,	/* 'sxtb16 %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:sxtb16al_ror_1noPC_2noPC_3rot */
		 TOP_sxtb_i2_ror_npc_npc,	/* 'sxtb %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:sxtbal_ror_1noPC_2noPC_3rot */
		 TOP_sxth_i2_ror_npc_npc,	/* 'sxth %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:sxthal_ror_1noPC_2noPC_3rot */
		 TOP_uxtb16_i2_ror_npc_npc,	/* 'uxtb16 %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:uxtb16al_ror_1noPC_2noPC_3rot */
		 TOP_uxtb_i2_ror_npc_npc,	/* 'uxtb %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:uxtbal_ror_1noPC_2noPC_3rot */
		 TOP_uxth_i2_ror_npc_npc,	/* 'uxth %1, %2, ror #%3' */ /* MDS Operator: Operator:arm:uxthal_ror_1noPC_2noPC_3rot */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc);
  Operand (1, Opd_rot);

  /* ====================================== */ 
  Instruction_Group("O_396", 
		 TOP_SEL,	/* 'SEL %1 %2 %3 %4' */ /* MDS Operator: Operator:arm:SEL */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc, condition);
  Operand (1, Opd_nopc, opnd1);
  Operand (2, Opd_nopc, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_397", 
		 TOP_sxtb_npc_npc,	/* 'sxtb %1, %2' */ /* MDS Operator: Operator:arm:sxtbal_reg_1noPC_2noPC */
		 TOP_sxth_npc_npc,	/* 'sxth %1, %2' */ /* MDS Operator: Operator:arm:sxthal_reg_1noPC_2noPC */
		 TOP_uxtb_npc_npc,	/* 'uxtb %1, %2' */ /* MDS Operator: Operator:arm:uxtbal_reg_1noPC_2noPC */
		 TOP_uxth_npc_npc,	/* 'uxth %1, %2' */ /* MDS Operator: Operator:arm:uxthal_reg_1noPC_2noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc, opnd1);

  /* ====================================== */ 
  Instruction_Group("O_398", 
		 TOP_mov_npc_asr_npc_npc,	/* 'mov %1, %2, asr %3' */ /* MDS Operator: Operator:arm:moval_asr_reg_1noPC_2noPC_3noPC */
		 TOP_mov_npc_lsl_npc_npc,	/* 'mov %1, %2, lsl %3' */ /* MDS Operator: Operator:arm:moval_lsl_reg_1noPC_2noPC_3noPC */
		 TOP_mov_npc_lsr_npc_npc,	/* 'mov %1, %2, lsr %3' */ /* MDS Operator: Operator:arm:moval_lsr_reg_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_nopc, opnd1);
  Operand (1, Opd_nopc, opnd2);

  /* ====================================== */ 
  Instruction_Group("O_399", 
		 TOP_adr,	/* 'adr %1, =%2' */ /* MDS Operator: Operator:arm:adral */
		 TOP_adr_l,	/* 'adrl %1, =%2' */ /* MDS Operator: Operator:arm:adrlal */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_pc);

  /* ====================================== */ 
  Instruction_Group("O_400", 
		 TOP_ldr_i12_sub_npc_b,	/* 'ldrb %1, -%2' */ /* MDS Operator: Operator:arm:ldralb_subpc_1noPC_2offset12PC */
		 TOP_ldr_i12_sub_npc,	/* 'ldr %1, -%2' */ /* MDS Operator: Operator:arm:ldral_subpc_1noPC_2offset12PC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset12pc, negoffset);
  Operand (1, Opd_offset12pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_401", 
		 TOP_ldr_i12_npc_b,	/* 'ldrb %1, %2' */ /* MDS Operator: Operator:arm:ldralb_addpc_1noPC_2offset12PC */
		 TOP_ldr_i12_npc,	/* 'ldr %1, %2' */ /* MDS Operator: Operator:arm:ldral_addpc_1noPC_2offset12PC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset12pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_402", 
		 TOP_ldr_i8_sub_npc_h,	/* 'ldrh %1, -%2' */ /* MDS Operator: Operator:arm:ldralh_subpc_1noPC_2offset8PC */
		 TOP_ldr_i8_sub_npc_sb,	/* 'ldrsb %1, -%2' */ /* MDS Operator: Operator:arm:ldralsb_subpc_1noPC_2offset8PC */
		 TOP_ldr_i8_sub_npc_sh,	/* 'ldrsh %1, -%2' */ /* MDS Operator: Operator:arm:ldralsh_subpc_1noPC_2offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset8pc, negoffset);
  Operand (1, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_403", 
		 TOP_ldr_i8_npc_h,	/* 'ldrh %1, %2' */ /* MDS Operator: Operator:arm:ldralh_addpc_1noPC_2offset8PC */
		 TOP_ldr_i8_npc_sb,	/* 'ldrsb %1, %2' */ /* MDS Operator: Operator:arm:ldralsb_addpc_1noPC_2offset8PC */
		 TOP_ldr_i8_npc_sh,	/* 'ldrsh %1, %2' */ /* MDS Operator: Operator:arm:ldralsh_addpc_1noPC_2offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_404", 
		 TOP_mrs_spsr,	/* 'mrs %1, SPSR' */ /* MDS Operator: Operator:arm:mrsal_spsr_1noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Operand (0, Opd_spsr);

  /* ====================================== */ 
  Instruction_Group("O_405", 
		 TOP_mrrc,	/* 'mrrc %1, %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:mrrcal_3noPC_4noPC_1cpnum_2opcode2_5cpreg */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpnum);
  Operand (1, Opd_opcode2);
  Operand (2, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_406", 
		 TOP_mrrc_cond,	/* 'mrrc%1 %2, %3, %4, %5, %6' */ /* MDS Operator: Operator:arm:mrrc_4noPC_5noPC_1cond_2cpnum_3opcode2_6cpreg */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_opcode2);
  Operand (4, Opd_cpreg);

  /* ====================================== */ 
  Instruction_Group("O_407", 
		 TOP_ldr_lsl_npc_post_npc_npc_bt,	/* 'ldrbt %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:ldralbt_addsh2_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_lsl_npc_post_npc_npc_b,	/* 'ldrb %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:ldralb_post_addsh2_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_lsl_npc_npc_npc_b,	/* 'ldrb %1, [%2, %3, lsl #2]!' */ /* MDS Operator: Operator:arm:ldralb_pre_addsh2_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_lsl_npc_post_npc_npc_t,	/* 'ldrt %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:ldralt_addsh2_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_lsl_npc_post_npc_npc,	/* 'ldr %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:ldral_post_addsh2_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_lsl_npc_npc_npc,	/* 'ldr %1, [%2, %3, lsl #2]!' */ /* MDS Operator: Operator:arm:ldral_pre_addsh2_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_408", 
		 TOP_ldr_i5_lsl_npc_post_npc_npc_bt,	/* 'ldrbt %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:ldralbt_add_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc_bt,	/* 'ldrbt %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:ldralbt_sub_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_post_npc_npc_b,	/* 'ldrb %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:ldralb_post_add_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc_b,	/* 'ldrb %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:ldralb_post_sub_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_lsl_npc_npc_npc_b,	/* 'ldrb %1, [%2, %3, lsl #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_add_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_lsl_npc_sub_npc_npc_b,	/* 'ldrb %1, [%2, -%3, lsl #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_sub_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_post_npc_npc_t,	/* 'ldrt %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:ldralt_add_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc_t,	/* 'ldrt %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:ldralt_sub_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_post_npc_npc,	/* 'ldr %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:ldral_post_add_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc,	/* 'ldr %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:ldral_post_sub_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_lsl_npc_npc_npc,	/* 'ldr %1, [%2, %3, lsl #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_add_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_lsl_npc_sub_npc_npc,	/* 'ldr %1, [%2, -%3, lsl #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_sub_lsl_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_409", 
		 TOP_ldr_i5_asr_npc_post_npc_npc_bt,	/* 'ldrbt %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:ldralbt_add_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc_bt,	/* 'ldrbt %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:ldralbt_add_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc_bt,	/* 'ldrbt %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:ldralbt_sub_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc_bt,	/* 'ldrbt %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:ldralbt_sub_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_post_npc_npc_b,	/* 'ldrb %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:ldralb_post_add_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc_b,	/* 'ldrb %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:ldralb_post_add_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc_b,	/* 'ldrb %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:ldralb_post_sub_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc_b,	/* 'ldrb %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:ldralb_post_sub_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_asr_npc_npc_npc_b,	/* 'ldrb %1, [%2, %3, asr #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_add_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_npc_npc_b,	/* 'ldrb %1, [%2, %3, lsr #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_add_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_asr_npc_sub_npc_npc_b,	/* 'ldrb %1, [%2, -%3, asr #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_sub_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_sub_npc_npc_b,	/* 'ldrb %1, [%2, -%3, lsr #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_sub_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_post_npc_npc_t,	/* 'ldrt %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:ldralt_add_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc_t,	/* 'ldrt %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:ldralt_add_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc_t,	/* 'ldrt %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:ldralt_sub_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc_t,	/* 'ldrt %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:ldralt_sub_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_post_npc_npc,	/* 'ldr %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:ldral_post_add_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc,	/* 'ldr %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:ldral_post_add_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc,	/* 'ldr %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:ldral_post_sub_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc,	/* 'ldr %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:ldral_post_sub_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_asr_npc_npc_npc,	/* 'ldr %1, [%2, %3, asr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_add_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_npc_npc,	/* 'ldr %1, [%2, %3, lsr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_add_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_asr_npc_sub_npc_npc,	/* 'ldr %1, [%2, -%3, asr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_sub_asr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_sub_npc_npc,	/* 'ldr %1, [%2, -%3, lsr #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_sub_lsr_1noPC_2noPC_2noPC_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(0);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_410", 
		 TOP_ldr_rrx_npc_post_npc_npc_bt,	/* 'ldrbt %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:ldralbt_add_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc_bt,	/* 'ldrbt %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:ldralbt_sub_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_post_npc_npc_b,	/* 'ldrb %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:ldralb_post_add_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc_b,	/* 'ldrb %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:ldralb_post_sub_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_post_npc_npc_t,	/* 'ldrt %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:ldralt_add_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc_t,	/* 'ldrt %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:ldralt_sub_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_post_npc_npc,	/* 'ldr %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:ldral_post_add_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc,	/* 'ldr %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:ldral_post_sub_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_411", 
		 TOP_ldr_i5_ror_npc_post_npc_npc_bt,	/* 'ldrbt %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:ldralbt_add_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc_bt,	/* 'ldrbt %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:ldralbt_sub_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_post_npc_npc_b,	/* 'ldrb %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:ldralb_post_add_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc_b,	/* 'ldrb %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:ldralb_post_sub_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_ror_npc_npc_npc_b,	/* 'ldrb %1, [%2, %3, ror #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_add_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_ror_npc_sub_npc_npc_b,	/* 'ldrb %1, [%2, -%3, ror #%4]!' */ /* MDS Operator: Operator:arm:ldralb_pre_sub_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_post_npc_npc_t,	/* 'ldrt %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:ldralt_add_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc_t,	/* 'ldrt %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:ldralt_sub_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_post_npc_npc,	/* 'ldr %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:ldral_post_add_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc,	/* 'ldr %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:ldral_post_sub_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_ror_npc_npc_npc,	/* 'ldr %1, [%2, %3, ror #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_add_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_ldr_pre_i5_ror_npc_sub_npc_npc,	/* 'ldr %1, [%2, -%3, ror #%4]!' */ /* MDS Operator: Operator:arm:ldral_pre_sub_ror_1noPC_2noPC_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_412", 
		 TOP_armv5e_ldr_pre_npc_sub_npc_npc_b,	/* 'ldrb %1, [%2, -%3, rrx]!' */ /* MDS Operator: Operator:arm:ldralb_pre_sub_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_armv5e_ldr_pre_npc_sub_npc_npc,	/* 'ldr %1, [%2, -%3, rrx]!' */ /* MDS Operator: Operator:arm:ldral_pre_sub_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_cpsrc, preincr);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_nopc, negoffset);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_413", 
		 TOP_armv5e_ldr_pre_npc_npc_npc_b,	/* 'ldrb %1, [%2, %3, rrx]!' */ /* MDS Operator: Operator:arm:ldralb_pre_add_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_armv5e_ldr_pre_npc_npc_npc,	/* 'ldr %1, [%2, %3, rrx]!' */ /* MDS Operator: Operator:arm:ldral_pre_add_rrx_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_cpsrc, preincr);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_414", 
		 TOP_ldr_lsl_npc_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:ldrbt_addsh2_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldrbt_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldrbt_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_lsl_npc_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:ldrb_post_addsh2_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldrb_post_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldrb_post_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_lsl_npc_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, lsl #2]!' */ /* MDS Operator: Operator:arm:ldrb_pre_addsh2_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:ldrb_pre_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:ldrb_pre_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_npc_h_cond,	/* 'ldr%1h %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldrh_post_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_npc_h_cond,	/* 'ldr%1h %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldrh_post_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_npc_npc_h_cond,	/* 'ldr%1h %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:ldrh_pre_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_h_cond,	/* 'ldr%1h %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:ldrh_pre_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldrsb_post_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldrsb_post_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:ldrsb_pre_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:ldrsb_pre_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldrsh_post_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldrsh_post_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:ldrsh_pre_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:ldrsh_pre_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_lsl_npc_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:ldrt_addsh2_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldrt_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldrt_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_lsl_npc_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:ldr_post_addsh2_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldr_post_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldr_post_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_lsl_npc_npc_npc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #2]!' */ /* MDS Operator: Operator:arm:ldr_pre_addsh2_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_npc_npc_cond,	/* 'ldr%1 %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:ldr_pre_add_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_cond,	/* 'ldr%1 %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:ldr_pre_sub_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_415", 
		 TOP_ldr_i5_lsl_npc_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:ldrbt_add_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:ldrbt_sub_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:ldrb_post_add_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:ldrb_post_sub_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_lsl_npc_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, lsl #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_add_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_lsl_npc_sub_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, lsl #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_sub_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:ldrt_add_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:ldrt_sub_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:ldr_post_add_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_lsl_npc_sub_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:ldr_post_sub_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_lsl_npc_npc_npc_cond,	/* 'ldr%1 %2, [%3, %4, lsl #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_add_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_lsl_npc_sub_npc_npc_cond,	/* 'ldr%1 %2, [%3, -%4, lsl #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_sub_lsl_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_416", 
		 TOP_ldr_i5_asr_npc_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:ldrbt_add_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:ldrbt_add_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:ldrbt_sub_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:ldrbt_sub_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:ldrb_post_add_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:ldrb_post_add_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:ldrb_post_sub_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:ldrb_post_sub_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_asr_npc_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, asr #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_add_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, lsr #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_add_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_asr_npc_sub_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, asr #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_sub_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_sub_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, lsr #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_sub_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:ldrt_add_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:ldrt_add_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:ldrt_sub_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:ldrt_sub_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:ldr_post_add_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:ldr_post_add_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_asr_npc_sub_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:ldr_post_sub_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_i5_lsr_npc_sub_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:ldr_post_sub_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_asr_npc_npc_npc_cond,	/* 'ldr%1 %2, [%3, %4, asr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_add_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_npc_npc_cond,	/* 'ldr%1 %2, [%3, %4, lsr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_add_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_asr_npc_sub_npc_npc_cond,	/* 'ldr%1 %2, [%3, -%4, asr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_sub_asr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_ldr_pre_i5_lsr_npc_sub_npc_npc_cond,	/* 'ldr%1 %2, [%3, -%4, lsr #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_sub_lsr_2noPC_3noPC_1cond_3noPC_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_417", 
		 TOP_ldr_i8_sub_post_npc_npc_h_cond,	/* 'ldr%1h %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldrh_post_subi_2noPC_3noPC_1cond_3noPC_4offset8 */
		 TOP_ldr_pre_i8_sub_npc_npc_h_cond,	/* 'ldr%1h %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldrh_pre_subi_2noPC_3noPC_1cond_3noPC_4offset8 */
		 TOP_ldr_i8_sub_post_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldrsb_post_subi_2noPC_3noPC_1cond_3noPC_4offset8 */
		 TOP_ldr_pre_i8_sub_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldrsb_pre_subi_2noPC_3noPC_1cond_3noPC_4offset8 */
		 TOP_ldr_i8_sub_post_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldrsh_post_subi_2noPC_3noPC_1cond_3noPC_4offset8 */
		 TOP_ldr_pre_i8_sub_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldrsh_pre_subi_2noPC_3noPC_1cond_3noPC_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_418", 
		 TOP_ldr_i9_post_npc_npc_h_cond,	/* 'ldr%1h %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldrh_post_addi_2noPC_3noPC_1cond_3noPC_4s9 */
		 TOP_ldr_pre_i9_npc_npc_h_cond,	/* 'ldr%1h %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldrh_pre_addi_2noPC_3noPC_1cond_3noPC_4s9 */
		 TOP_ldr_i9_post_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldrsb_post_addi_2noPC_3noPC_1cond_3noPC_4s9 */
		 TOP_ldr_pre_i9_npc_npc_sb_cond,	/* 'ldr%1sb %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldrsb_pre_addi_2noPC_3noPC_1cond_3noPC_4s9 */
		 TOP_ldr_i9_post_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldrsh_post_addi_2noPC_3noPC_1cond_3noPC_4s9 */
		 TOP_ldr_pre_i9_npc_npc_sh_cond,	/* 'ldr%1sh %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldrsh_pre_addi_2noPC_3noPC_1cond_3noPC_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_419", 
		 TOP_ldr_rrx_npc_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:ldrbt_add_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:ldrbt_sub_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:ldrb_post_add_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:ldrb_post_sub_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_armv5e_ldr_pre_npc_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, rrx]!' */ /* MDS Operator: Operator:arm:ldrb_pre_add_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_armv5e_ldr_pre_npc_sub_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, rrx]!' */ /* MDS Operator: Operator:arm:ldrb_pre_sub_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:ldrt_add_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:ldrt_sub_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:ldr_post_add_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_rrx_npc_sub_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:ldr_post_sub_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_armv5e_ldr_pre_npc_npc_npc_cond,	/* 'ldr%1 %2, [%3, %4, rrx]!' */ /* MDS Operator: Operator:arm:ldr_pre_add_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_armv5e_ldr_pre_npc_sub_npc_npc_cond,	/* 'ldr%1 %2, [%3, -%4, rrx]!' */ /* MDS Operator: Operator:arm:ldr_pre_sub_rrx_2noPC_3noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_420", 
		 TOP_ldr_i5_ror_npc_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:ldrbt_add_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc_bt_cond,	/* 'ldr%1bt %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:ldrbt_sub_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:ldrb_post_add_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc_b_cond,	/* 'ldr%1b %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:ldrb_post_sub_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_ror_npc_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, %4, ror #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_add_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_ror_npc_sub_npc_npc_b_cond,	/* 'ldr%1b %2, [%3, -%4, ror #%5]!' */ /* MDS Operator: Operator:arm:ldrb_pre_sub_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:ldrt_add_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc_t_cond,	/* 'ldr%1t %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:ldrt_sub_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:ldr_post_add_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_i5_ror_npc_sub_post_npc_npc_cond,	/* 'ldr%1 %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:ldr_post_sub_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_ror_npc_npc_npc_cond,	/* 'ldr%1 %2, [%3, %4, ror #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_add_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_ldr_pre_i5_ror_npc_sub_npc_npc_cond,	/* 'ldr%1 %2, [%3, -%4, ror #%5]!' */ /* MDS Operator: Operator:arm:ldr_pre_sub_ror_2noPC_3noPC_1cond_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_421", 
		 TOP_ldr_npc_sub_post_npc_npc_bt,	/* 'ldrbt %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldralbt_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_sub_post_npc_npc_b,	/* 'ldrb %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldralb_post_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_sub_post_npc_npc_h,	/* 'ldrh %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldralh_post_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_sub_post_npc_npc_sb,	/* 'ldrsb %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldralsb_post_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_sub_post_npc_npc_sh,	/* 'ldrsh %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldralsh_post_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_sub_post_npc_npc_t,	/* 'ldrt %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldralt_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_sub_post_npc_npc,	/* 'ldr %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldral_post_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_422", 
		 TOP_ldr_npc_post_npc_npc_bt,	/* 'ldrbt %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldralbt_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_post_npc_npc_b,	/* 'ldrb %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldralb_post_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_post_npc_npc_h,	/* 'ldrh %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldralh_post_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_post_npc_npc_sb,	/* 'ldrsb %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldralsb_post_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_post_npc_npc_sh,	/* 'ldrsh %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldralsh_post_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_post_npc_npc_t,	/* 'ldrt %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldralt_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_npc_post_npc_npc,	/* 'ldr %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldral_post_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_423", 
		 TOP_ldr_i8_sub_post_npc_npc_h,	/* 'ldrh %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldralh_post_subi_1noPC_2noPC_2noPC_3offset8 */
		 TOP_ldr_i8_sub_post_npc_npc_sb,	/* 'ldrsb %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldralsb_post_subi_1noPC_2noPC_2noPC_3offset8 */
		 TOP_ldr_i8_sub_post_npc_npc_sh,	/* 'ldrsh %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldralsh_post_subi_1noPC_2noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_424", 
		 TOP_ldr_i9_post_npc_npc_h,	/* 'ldrh %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldralh_post_addi_1noPC_2noPC_2noPC_3s9 */
		 TOP_ldr_i9_post_npc_npc_sb,	/* 'ldrsb %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldralsb_post_addi_1noPC_2noPC_2noPC_3s9 */
		 TOP_ldr_i9_post_npc_npc_sh,	/* 'ldrsh %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldralsh_post_addi_1noPC_2noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_425", 
		 TOP_ldr_pre_npc_sub_npc_npc_b,	/* 'ldrb %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:ldralb_pre_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_h,	/* 'ldrh %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:ldralh_pre_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_sb,	/* 'ldrsb %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:ldralsb_pre_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_sub_npc_npc_sh,	/* 'ldrsh %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:ldralsh_pre_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_sub_npc_npc,	/* 'ldr %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:ldral_pre_sub_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_426", 
		 TOP_ldr_pre_npc_npc_npc_b,	/* 'ldrb %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:ldralb_pre_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_npc_npc_h,	/* 'ldrh %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:ldralh_pre_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_npc_npc_sb,	/* 'ldrsb %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:ldralsb_pre_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_npc_npc_sh,	/* 'ldrsh %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:ldralsh_pre_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_ldr_pre_npc_npc_npc,	/* 'ldr %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:ldral_pre_add_1noPC_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_427", 
		 TOP_ldr_pre_i8_sub_npc_npc_h,	/* 'ldrh %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:ldralh_pre_subi_1noPC_2noPC_2noPC_3offset8 */
		 TOP_ldr_pre_i8_sub_npc_npc_sb,	/* 'ldrsb %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:ldralsb_pre_subi_1noPC_2noPC_2noPC_3offset8 */
		 TOP_ldr_pre_i8_sub_npc_npc_sh,	/* 'ldrsh %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:ldralsh_pre_subi_1noPC_2noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_428", 
		 TOP_ldr_pre_i9_npc_npc_h,	/* 'ldrh %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:ldralh_pre_addi_1noPC_2noPC_2noPC_3s9 */
		 TOP_ldr_pre_i9_npc_npc_sb,	/* 'ldrsb %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:ldralsb_pre_addi_1noPC_2noPC_2noPC_3s9 */
		 TOP_ldr_pre_i9_npc_npc_sh,	/* 'ldrsh %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:ldralsh_pre_addi_1noPC_2noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_429", 
		 TOP_smlal,	/* 'smlal %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlalal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_umaal,	/* 'umaal %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:umaalal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_umlal,	/* 'umlal %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:umlalal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(0);
  Conflict(2); /* Register allocation conflict between proxies %1 and %3 */
  Result (1, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(2); /* Register allocation conflict between proxies %2 and %3 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_430", 
		 TOP_smlalbb,	/* 'smlalbb %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlalbbal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlalbt,	/* 'smlalbt %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlalbtal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlald,	/* 'smlald %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlaldal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlaldx,	/* 'smlaldx %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlaldxal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlaltb,	/* 'smlaltb %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlaltbal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlaltt,	/* 'smlaltt %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlalttal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlsld,	/* 'smlsld %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlsldal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_smlsldx,	/* 'smlsldx %1, %2, %3, %4' */ /* MDS Operator: Operator:arm:smlsldxal_1noPC_2noPC_1noPC_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(0);
  Result (1, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_431", 
		 TOP_str_lsl_npc_post_npc_npc_bt,	/* 'strbt %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:stralbt_addsh2_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_lsl_npc_post_npc_npc_b,	/* 'strb %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:stralb_post_addsh2_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_pre_lsl_npc_npc_npc_b,	/* 'strb %1, [%2, %3, lsl #2]!' */ /* MDS Operator: Operator:arm:stralb_pre_addsh2_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_lsl_npc_post_npc_npc_t,	/* 'strt %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:stralt_addsh2_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_lsl_npc_post_npc_npc,	/* 'str %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:stral_post_addsh2_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_pre_lsl_npc_npc_npc,	/* 'str %1, [%2, %3, lsl #2]!' */ /* MDS Operator: Operator:arm:stral_pre_addsh2_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_432", 
		 TOP_str_i5_lsl_npc_post_npc_npc_bt,	/* 'strbt %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:stralbt_add_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc_bt,	/* 'strbt %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:stralbt_sub_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_post_npc_npc_b,	/* 'strb %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:stralb_post_add_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc_b,	/* 'strb %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:stralb_post_sub_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_lsl_npc_npc_npc_b,	/* 'strb %1, [%2, %3, lsl #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_add_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_lsl_npc_sub_npc_npc_b,	/* 'strb %1, [%2, -%3, lsl #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_sub_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_post_npc_npc_t,	/* 'strt %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:stralt_add_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc_t,	/* 'strt %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:stralt_sub_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_post_npc_npc,	/* 'str %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:stral_post_add_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc,	/* 'str %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:stral_post_sub_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_lsl_npc_npc_npc,	/* 'str %1, [%2, %3, lsl #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_add_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_lsl_npc_sub_npc_npc,	/* 'str %1, [%2, -%3, lsl #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_sub_lsl_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_433", 
		 TOP_str_i5_asr_npc_post_npc_npc_bt,	/* 'strbt %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:stralbt_add_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc_bt,	/* 'strbt %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:stralbt_add_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc_bt,	/* 'strbt %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:stralbt_sub_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc_bt,	/* 'strbt %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:stralbt_sub_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_post_npc_npc_b,	/* 'strb %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:stralb_post_add_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc_b,	/* 'strb %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:stralb_post_add_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc_b,	/* 'strb %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:stralb_post_sub_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc_b,	/* 'strb %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:stralb_post_sub_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_asr_npc_npc_npc_b,	/* 'strb %1, [%2, %3, asr #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_add_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_lsr_npc_npc_npc_b,	/* 'strb %1, [%2, %3, lsr #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_add_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_asr_npc_sub_npc_npc_b,	/* 'strb %1, [%2, -%3, asr #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_sub_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_lsr_npc_sub_npc_npc_b,	/* 'strb %1, [%2, -%3, lsr #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_sub_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_post_npc_npc_t,	/* 'strt %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:stralt_add_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc_t,	/* 'strt %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:stralt_add_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc_t,	/* 'strt %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:stralt_sub_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc_t,	/* 'strt %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:stralt_sub_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_post_npc_npc,	/* 'str %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:stral_post_add_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc,	/* 'str %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:stral_post_add_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc,	/* 'str %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:stral_post_sub_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc,	/* 'str %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:stral_post_sub_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_asr_npc_npc_npc,	/* 'str %1, [%2, %3, asr #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_add_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_lsr_npc_npc_npc,	/* 'str %1, [%2, %3, lsr #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_add_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_asr_npc_sub_npc_npc,	/* 'str %1, [%2, -%3, asr #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_sub_asr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_lsr_npc_sub_npc_npc,	/* 'str %1, [%2, -%3, lsr #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_sub_lsr_2noPC_1noPC_2noPC_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_434", 
		 TOP_str_lsl_npc_post_npc_pc,	/* 'str %1, [%2], %3, lsl #2' */ /* MDS Operator: Operator:arm:stral_pc_post_addsh2_2noPC_1pc_2noPC_3noPC */
		 TOP_str_npc_post_npc_pc,	/* 'str %1, [%2], %3' */ /* MDS Operator: Operator:arm:stral_pc_post_add_2noPC_1pc_2noPC_3noPC */
		 TOP_str_npc_sub_post_npc_pc,	/* 'str %1, [%2], -%3' */ /* MDS Operator: Operator:arm:stral_pc_post_sub_2noPC_1pc_2noPC_3noPC */
		 TOP_str_pre_lsl_npc_npc_pc,	/* 'str %1, [%2, %3, lsl #2]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_addsh2_2noPC_1pc_2noPC_3noPC */
		 TOP_str_pre_npc_npc_pc,	/* 'str %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_add_2noPC_1pc_2noPC_3noPC */
		 TOP_str_pre_npc_sub_npc_pc,	/* 'str %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_sub_2noPC_1pc_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_435", 
		 TOP_str_i5_lsl_npc_post_npc_pc,	/* 'str %1, [%2], %3, lsl #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_add_lsl_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_pc,	/* 'str %1, [%2], -%3, lsl #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_sub_lsl_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_lsl_npc_npc_pc,	/* 'str %1, [%2, %3, lsl #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_add_lsl_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_lsl_npc_sub_npc_pc,	/* 'str %1, [%2, -%3, lsl #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_sub_lsl_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_436", 
		 TOP_str_i5_asr_npc_post_npc_pc,	/* 'str %1, [%2], %3, asr #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_add_asr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_pc,	/* 'str %1, [%2], %3, lsr #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_add_lsr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_pc,	/* 'str %1, [%2], -%3, asr #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_sub_asr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_pc,	/* 'str %1, [%2], -%3, lsr #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_sub_lsr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_asr_npc_npc_pc,	/* 'str %1, [%2, %3, asr #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_add_asr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_lsr_npc_npc_pc,	/* 'str %1, [%2, %3, lsr #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_add_lsr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_asr_npc_sub_npc_pc,	/* 'str %1, [%2, -%3, asr #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_sub_asr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_str_pre_i5_lsr_npc_sub_npc_pc,	/* 'str %1, [%2, -%3, lsr #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_sub_lsr_2noPC_1pc_2noPC_3noPC_4shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_437", 
		 TOP_ldm_reglist_pre_npc_amode4l,	/* 'ldm%1 %2!, { %3 }' */ /* MDS Operator: Operator:arm:ldmal_w_2noPC_1amode4L_2noPC_3reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_amode4l);
  Operand (1, Opd_nopc);
  Operand (2, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_438", 
		 TOP_stm_reglist_pre_npc_amode4s,	/* 'stm%1 %2!, { %3 }' */ /* MDS Operator: Operator:arm:stmal_w_2noPC_1amode4S_2noPC_3reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_amode4s);
  Operand (1, Opd_nopc);
  Operand (2, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_439", 
		 TOP_str_ozero_npc_npc_bt,	/* 'strbt %1, [%2]' */ /* MDS Operator: Operator:arm:stralbt_2noPC_1noPC_2noPC */
		 TOP_str_ozero_npc_npc_t,	/* 'strt %1, [%2]' */ /* MDS Operator: Operator:arm:stralt_2noPC_1noPC_2noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_nopc);
  Operand (1, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_440", 
		 TOP_str_i12_sub_post_npc_pc,	/* 'str %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:stral_pc_post_subi_2noPC_1pc_2noPC_3offset12 */
		 TOP_str_pre_i12_sub_npc_pc,	/* 'str %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_subi_2noPC_1pc_2noPC_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_pc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_441", 
		 TOP_str_i13_post_npc_pc,	/* 'str %1, [%2], #%3' */ /* MDS Operator: Operator:arm:stral_pc_post_addi_2noPC_1pc_2noPC_3s13 */
		 TOP_str_pre_i13_npc_pc,	/* 'str %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_addi_2noPC_1pc_2noPC_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(1);
  Operand (0, Opd_pc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_442", 
		 TOP_str_rrx_npc_post_npc_npc_bt,	/* 'strbt %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:stralbt_add_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc_bt,	/* 'strbt %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:stralbt_sub_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_rrx_npc_post_npc_npc_b,	/* 'strb %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:stralb_post_add_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc_b,	/* 'strb %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:stralb_post_sub_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_rrx_npc_post_npc_npc_t,	/* 'strt %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:stralt_add_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc_t,	/* 'strt %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:stralt_sub_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_rrx_npc_post_npc_npc,	/* 'str %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:stral_post_add_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc,	/* 'str %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:stral_post_sub_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(2);
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_443", 
		 TOP_str_i5_ror_npc_post_npc_npc_bt,	/* 'strbt %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:stralbt_add_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc_bt,	/* 'strbt %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:stralbt_sub_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_post_npc_npc_b,	/* 'strb %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:stralb_post_add_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc_b,	/* 'strb %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:stralb_post_sub_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_ror_npc_npc_npc_b,	/* 'strb %1, [%2, %3, ror #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_add_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_ror_npc_sub_npc_npc_b,	/* 'strb %1, [%2, -%3, ror #%4]!' */ /* MDS Operator: Operator:arm:stralb_pre_sub_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_post_npc_npc_t,	/* 'strt %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:stralt_add_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc_t,	/* 'strt %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:stralt_sub_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_post_npc_npc,	/* 'str %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:stral_post_add_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc,	/* 'str %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:stral_post_sub_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_ror_npc_npc_npc,	/* 'str %1, [%2, %3, ror #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_add_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_ror_npc_sub_npc_npc,	/* 'str %1, [%2, -%3, ror #%4]!' */ /* MDS Operator: Operator:arm:stral_pre_sub_ror_2noPC_1noPC_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(2);
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_nopc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_444", 
		 TOP_str_rrx_npc_post_npc_pc,	/* 'str %1, [%2], %3, rrx' */ /* MDS Operator: Operator:arm:stral_pc_post_add_rrx_2noPC_1pc_2noPC_3noPC */
		 TOP_str_rrx_npc_sub_post_npc_pc,	/* 'str %1, [%2], -%3, rrx' */ /* MDS Operator: Operator:arm:stral_pc_post_sub_rrx_2noPC_1pc_2noPC_3noPC */
		 TOP_armv5e_str_pre_npc_npc_pc,	/* 'str %1, [%2, %3, rrx]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_add_rrx_2noPC_1pc_2noPC_3noPC */
		 TOP_armv5e_str_pre_npc_sub_npc_pc,	/* 'str %1, [%2, -%3, rrx]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_sub_rrx_2noPC_1pc_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(2);
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_pc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_445", 
		 TOP_str_i5_ror_npc_post_npc_pc,	/* 'str %1, [%2], %3, ror #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_add_ror_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_pc,	/* 'str %1, [%2], -%3, ror #%4' */ /* MDS Operator: Operator:arm:stral_pc_post_sub_ror_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_ror_npc_npc_pc,	/* 'str %1, [%2, %3, ror #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_add_ror_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_str_pre_i5_ror_npc_sub_npc_pc,	/* 'str %1, [%2, -%3, ror #%4]!' */ /* MDS Operator: Operator:arm:stral_pc_pre_sub_ror_2noPC_1pc_2noPC_3noPC_4shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(2);
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_pc);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_446", 
		 TOP_smlal_cond,	/* 'smlal%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlal_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_umaal_cond,	/* 'umaal%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:umaal_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_umlal_cond,	/* 'umlal%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:umlal_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(2);
  Conflict(4); /* Register allocation conflict between proxies %2 and %4 */
  Result (1, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Conflict(4); /* Register allocation conflict between proxies %3 and %4 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_447", 
		 TOP_ldc2l_i8_post_npc_cpreg_cpnum,	/* 'ldc2l %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldc2l_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc2l_i8_sub_post_npc_cpreg_cpnum,	/* 'ldc2l %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldc2l_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc2l_pre_i8_npc_cpreg_cpnum,	/* 'ldc2l %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldc2l_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc2l_pre_i8_sub_npc_cpreg_cpnum,	/* 'ldc2l %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldc2l_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc2_i8_post_npc_cpreg_cpnum,	/* 'ldc2 %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldc2_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc2_i8_sub_post_npc_cpreg_cpnum,	/* 'ldc2 %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldc2_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc2_pre_i8_npc_cpreg_cpnum,	/* 'ldc2 %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldc2_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc2_pre_i8_sub_npc_cpreg_cpnum,	/* 'ldc2 %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldc2_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_i8_post_npc_cpreg_cpnum_l,	/* 'ldcl %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldcall_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_i8_sub_post_npc_cpreg_cpnum_l,	/* 'ldcl %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldcall_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_pre_i8_npc_cpreg_cpnum_l,	/* 'ldcl %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldcall_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_pre_i8_sub_npc_cpreg_cpnum_l,	/* 'ldcl %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldcall_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_i8_post_npc_cpreg_cpnum,	/* 'ldc %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldcal_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_i8_sub_post_npc_cpreg_cpnum,	/* 'ldc %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldcal_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_pre_i8_npc_cpreg_cpnum,	/* 'ldc %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldcal_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_ldc_pre_i8_sub_npc_cpreg_cpnum,	/* 'ldc %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldcal_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2l_i8_post_npc_cpreg_cpnum,	/* 'stc2l %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:stc2l_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2l_i8_sub_post_npc_cpreg_cpnum,	/* 'stc2l %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:stc2l_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2l_pre_i8_npc_cpreg_cpnum,	/* 'stc2l %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:stc2l_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2l_pre_i8_sub_npc_cpreg_cpnum,	/* 'stc2l %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:stc2l_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2_i8_post_npc_cpreg_cpnum,	/* 'stc2 %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:stc2_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2_i8_sub_post_npc_cpreg_cpnum,	/* 'stc2 %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:stc2_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2_pre_i8_npc_cpreg_cpnum,	/* 'stc2 %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:stc2_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc2_pre_i8_sub_npc_cpreg_cpnum,	/* 'stc2 %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:stc2_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_i8_post_npc_cpreg_cpnum_l,	/* 'stcl %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:stcall_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_i8_sub_post_npc_cpreg_cpnum_l,	/* 'stcl %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:stcall_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_pre_i8_npc_cpreg_cpnum_l,	/* 'stcl %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:stcall_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_pre_i8_sub_npc_cpreg_cpnum_l,	/* 'stcl %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:stcall_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_i8_post_npc_cpreg_cpnum,	/* 'stc %1, %2, [%3], #%4' */ /* MDS Operator: Operator:arm:stcal_post_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_i8_sub_post_npc_cpreg_cpnum,	/* 'stc %1, %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:stcal_post_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_pre_i8_npc_cpreg_cpnum,	/* 'stc %1, %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:stcal_pre_add_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_stc_pre_i8_sub_npc_cpreg_cpnum,	/* 'stc %1, %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:stcal_pre_sub_3noPC_1cpnum_2cpreg_3noPC_4offset8CP */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpnum);
  Operand (1, Opd_cpreg);
  Operand (2, Opd_nopc);
  Operand (3, Opd_offset8cp);

  /* ====================================== */ 
  Instruction_Group("O_448", 
		 TOP_smlalbb_cond,	/* 'smlalbb%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlalbb_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_smlalbt_cond,	/* 'smlalbt%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlalbt_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_smlaldx_cond,	/* 'smlaldx%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlaldx_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_smlald_cond,	/* 'smlald%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlald_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_smlaltb_cond,	/* 'smlaltb%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlaltb_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_smlaltt_cond,	/* 'smlaltt%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlaltt_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_smlsldx_cond,	/* 'smlsldx%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlsldx_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_smlsld_cond,	/* 'smlsld%1 %2, %3, %4, %5' */ /* MDS Operator: Operator:arm:smlsld_2noPC_3noPC_1cond_2noPC_3noPC_4noPC_5noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(2);
  Result (1, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_449", 
		 TOP_str_lsl_npc_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:strbt_addsh2_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], %4' */ /* MDS Operator: Operator:arm:strbt_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_sub_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], -%4' */ /* MDS Operator: Operator:arm:strbt_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_lsl_npc_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:strb_post_addsh2_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], %4' */ /* MDS Operator: Operator:arm:strb_post_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_sub_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], -%4' */ /* MDS Operator: Operator:arm:strb_post_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_lsl_npc_npc_npc_b_cond,	/* 'str%1b %2, [%3, %4, lsl #2]!' */ /* MDS Operator: Operator:arm:strb_pre_addsh2_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_npc_npc_npc_b_cond,	/* 'str%1b %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:strb_pre_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_npc_sub_npc_npc_b_cond,	/* 'str%1b %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:strb_pre_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_post_npc_npc_h_cond,	/* 'str%1h %2, [%3], %4' */ /* MDS Operator: Operator:arm:strh_post_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_sub_post_npc_npc_h_cond,	/* 'str%1h %2, [%3], -%4' */ /* MDS Operator: Operator:arm:strh_post_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_npc_npc_npc_h_cond,	/* 'str%1h %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:strh_pre_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_npc_sub_npc_npc_h_cond,	/* 'str%1h %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:strh_pre_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_lsl_npc_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:strt_addsh2_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], %4' */ /* MDS Operator: Operator:arm:strt_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_sub_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], -%4' */ /* MDS Operator: Operator:arm:strt_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_lsl_npc_post_npc_npc_cond,	/* 'str%1 %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:str_post_addsh2_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_post_npc_npc_cond,	/* 'str%1 %2, [%3], %4' */ /* MDS Operator: Operator:arm:str_post_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_npc_sub_post_npc_npc_cond,	/* 'str%1 %2, [%3], -%4' */ /* MDS Operator: Operator:arm:str_post_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_lsl_npc_npc_npc_cond,	/* 'str%1 %2, [%3, %4, lsl #2]!' */ /* MDS Operator: Operator:arm:str_pre_addsh2_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_npc_npc_npc_cond,	/* 'str%1 %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:str_pre_add_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_pre_npc_sub_npc_npc_cond,	/* 'str%1 %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:str_pre_sub_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_450", 
		 TOP_str_i5_lsl_npc_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:strbt_add_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:strbt_sub_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:strb_post_add_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:strb_post_sub_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_lsl_npc_npc_npc_b_cond,	/* 'str%1b %2, [%3, %4, lsl #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_add_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_lsl_npc_sub_npc_npc_b_cond,	/* 'str%1b %2, [%3, -%4, lsl #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_sub_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:strt_add_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:strt_sub_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_post_npc_npc_cond,	/* 'str%1 %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:str_post_add_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_npc_cond,	/* 'str%1 %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:str_post_sub_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_lsl_npc_npc_npc_cond,	/* 'str%1 %2, [%3, %4, lsl #%5]!' */ /* MDS Operator: Operator:arm:str_pre_add_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_lsl_npc_sub_npc_npc_cond,	/* 'str%1 %2, [%3, -%4, lsl #%5]!' */ /* MDS Operator: Operator:arm:str_pre_sub_lsl_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_451", 
		 TOP_str_i5_asr_npc_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:strbt_add_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:strbt_add_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:strbt_sub_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:strbt_sub_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:strb_post_add_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:strb_post_add_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:strb_post_sub_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:strb_post_sub_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_asr_npc_npc_npc_b_cond,	/* 'str%1b %2, [%3, %4, asr #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_add_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_lsr_npc_npc_npc_b_cond,	/* 'str%1b %2, [%3, %4, lsr #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_add_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_asr_npc_sub_npc_npc_b_cond,	/* 'str%1b %2, [%3, -%4, asr #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_sub_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_lsr_npc_sub_npc_npc_b_cond,	/* 'str%1b %2, [%3, -%4, lsr #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_sub_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:strt_add_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:strt_add_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:strt_sub_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:strt_sub_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_post_npc_npc_cond,	/* 'str%1 %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:str_post_add_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_npc_cond,	/* 'str%1 %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:str_post_add_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_npc_cond,	/* 'str%1 %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:str_post_sub_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_npc_cond,	/* 'str%1 %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:str_post_sub_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_asr_npc_npc_npc_cond,	/* 'str%1 %2, [%3, %4, asr #%5]!' */ /* MDS Operator: Operator:arm:str_pre_add_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_lsr_npc_npc_npc_cond,	/* 'str%1 %2, [%3, %4, lsr #%5]!' */ /* MDS Operator: Operator:arm:str_pre_add_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_asr_npc_sub_npc_npc_cond,	/* 'str%1 %2, [%3, -%4, asr #%5]!' */ /* MDS Operator: Operator:arm:str_pre_sub_asr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_lsr_npc_sub_npc_npc_cond,	/* 'str%1 %2, [%3, -%4, lsr #%5]!' */ /* MDS Operator: Operator:arm:str_pre_sub_lsr_3noPC_1cond_2noPC_3noPC_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_452", 
		 TOP_str_i8_sub_post_npc_npc_h_cond,	/* 'str%1h %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:strh_post_subi_3noPC_1cond_2noPC_3noPC_4offset8 */
		 TOP_str_pre_i8_sub_npc_npc_h_cond,	/* 'str%1h %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:strh_pre_subi_3noPC_1cond_2noPC_3noPC_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_453", 
		 TOP_str_i9_post_npc_npc_h_cond,	/* 'str%1h %2, [%3], #%4' */ /* MDS Operator: Operator:arm:strh_post_addi_3noPC_1cond_2noPC_3noPC_4s9 */
		 TOP_str_pre_i9_npc_npc_h_cond,	/* 'str%1h %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:strh_pre_addi_3noPC_1cond_2noPC_3noPC_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_454", 
		 TOP_str_npc_post_npc_p_d_cond,	/* 'str%1d %2, [%3], %4' */ /* MDS Operator: Operator:arm:strd_post_add_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_str_npc_sub_post_npc_p_d_cond,	/* 'str%1d %2, [%3], -%4' */ /* MDS Operator: Operator:arm:strd_post_sub_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_str_pre_npc_npc_p_d_cond,	/* 'str%1d %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:strd_pre_add_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_str_pre_npc_sub_npc_p_d_cond,	/* 'str%1d %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:strd_pre_sub_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_paired);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_455", 
		 TOP_str_i8_sub_post_npc_p_d_cond,	/* 'str%1d %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:strd_post_subi_3noPC_1cond_2paired_3noPC_4offset8 */
		 TOP_str_pre_i8_sub_npc_p_d_cond,	/* 'str%1d %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:strd_pre_subi_3noPC_1cond_2paired_3noPC_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_paired);
  Operand (3, Opd_nopc);
  Operand (4, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_456", 
		 TOP_str_i9_post_npc_p_d_cond,	/* 'str%1d %2, [%3], #%4' */ /* MDS Operator: Operator:arm:strd_post_addi_3noPC_1cond_2paired_3noPC_4s9 */
		 TOP_str_pre_i9_npc_p_d_cond,	/* 'str%1d %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:strd_pre_addi_3noPC_1cond_2paired_3noPC_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_paired);
  Operand (3, Opd_nopc);
  Operand (4, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_457", 
		 TOP_str_lsl_npc_post_npc_pc_cond,	/* 'str%1 %2, [%3], %4, lsl #2' */ /* MDS Operator: Operator:arm:str_pc_post_addsh2_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_str_npc_post_npc_pc_cond,	/* 'str%1 %2, [%3], %4' */ /* MDS Operator: Operator:arm:str_pc_post_add_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_str_npc_sub_post_npc_pc_cond,	/* 'str%1 %2, [%3], -%4' */ /* MDS Operator: Operator:arm:str_pc_post_sub_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_str_pre_lsl_npc_npc_pc_cond,	/* 'str%1 %2, [%3, %4, lsl #2]!' */ /* MDS Operator: Operator:arm:str_pc_pre_addsh2_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_str_pre_npc_npc_pc_cond,	/* 'str%1 %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:str_pc_pre_add_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_str_pre_npc_sub_npc_pc_cond,	/* 'str%1 %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:str_pc_pre_sub_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_458", 
		 TOP_str_i5_lsl_npc_post_npc_pc_cond,	/* 'str%1 %2, [%3], %4, lsl #%5' */ /* MDS Operator: Operator:arm:str_pc_post_add_lsl_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_str_i5_lsl_npc_sub_post_npc_pc_cond,	/* 'str%1 %2, [%3], -%4, lsl #%5' */ /* MDS Operator: Operator:arm:str_pc_post_sub_lsl_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_lsl_npc_npc_pc_cond,	/* 'str%1 %2, [%3, %4, lsl #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_add_lsl_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_lsl_npc_sub_npc_pc_cond,	/* 'str%1 %2, [%3, -%4, lsl #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_sub_lsl_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_459", 
		 TOP_str_i5_asr_npc_post_npc_pc_cond,	/* 'str%1 %2, [%3], %4, asr #%5' */ /* MDS Operator: Operator:arm:str_pc_post_add_asr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_post_npc_pc_cond,	/* 'str%1 %2, [%3], %4, lsr #%5' */ /* MDS Operator: Operator:arm:str_pc_post_add_lsr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_asr_npc_sub_post_npc_pc_cond,	/* 'str%1 %2, [%3], -%4, asr #%5' */ /* MDS Operator: Operator:arm:str_pc_post_sub_asr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_str_i5_lsr_npc_sub_post_npc_pc_cond,	/* 'str%1 %2, [%3], -%4, lsr #%5' */ /* MDS Operator: Operator:arm:str_pc_post_sub_lsr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_asr_npc_npc_pc_cond,	/* 'str%1 %2, [%3, %4, asr #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_add_asr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_lsr_npc_npc_pc_cond,	/* 'str%1 %2, [%3, %4, lsr #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_add_lsr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_asr_npc_sub_npc_pc_cond,	/* 'str%1 %2, [%3, -%4, asr #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_sub_asr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_str_pre_i5_lsr_npc_sub_npc_pc_cond,	/* 'str%1 %2, [%3, -%4, lsr #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_sub_lsr_3noPC_1cond_2pc_3noPC_4noPC_5shfimmr */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_shfimmr);

  /* ====================================== */ 
  Instruction_Group("O_460", 
		 TOP_ldm_reglist_pre_npc_amode4l_cond,	/* 'ldm%1%2 %3!, { %4 }' */ /* MDS Operator: Operator:arm:ldm_w_3noPC_1cond_2amode4L_3noPC_4reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_amode4l);
  Operand (3, Opd_nopc);
  Operand (4, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_461", 
		 TOP_stm_reglist_pre_npc_amode4s_cond,	/* 'stm%1%2 %3!, { %4 }' */ /* MDS Operator: Operator:arm:stm_w_3noPC_1cond_2amode4S_3noPC_4reglist */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_amode4s);
  Operand (3, Opd_nopc);
  Operand (4, Opd_reglist, reglist);

  /* ====================================== */ 
  Instruction_Group("O_462", 
		 TOP_str_ozero_npc_npc_bt_cond,	/* 'str%1bt %2, [%3]' */ /* MDS Operator: Operator:arm:strbt_3noPC_1cond_2noPC_3noPC */
		 TOP_str_ozero_npc_npc_t_cond,	/* 'str%1t %2, [%3]' */ /* MDS Operator: Operator:arm:strt_3noPC_1cond_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_463", 
		 TOP_str_i12_sub_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:strbt_subi_3noPC_1cond_2noPC_3noPC_4offset12 */
		 TOP_str_i12_sub_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:strb_post_subi_3noPC_1cond_2noPC_3noPC_4offset12 */
		 TOP_str_pre_i12_sub_npc_npc_b_cond,	/* 'str%1b %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:strb_pre_subi_3noPC_1cond_2noPC_3noPC_4offset12 */
		 TOP_str_i12_sub_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:strt_subi_3noPC_1cond_2noPC_3noPC_4offset12 */
		 TOP_str_i12_sub_post_npc_npc_cond,	/* 'str%1 %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:str_post_subi_3noPC_1cond_2noPC_3noPC_4offset12 */
		 TOP_str_pre_i12_sub_npc_npc_cond,	/* 'str%1 %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:str_pre_subi_3noPC_1cond_2noPC_3noPC_4offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_464", 
		 TOP_str_i13_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], #%4' */ /* MDS Operator: Operator:arm:strbt_addi_3noPC_1cond_2noPC_3noPC_4s13 */
		 TOP_str_i13_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], #%4' */ /* MDS Operator: Operator:arm:strb_post_addi_3noPC_1cond_2noPC_3noPC_4s13 */
		 TOP_str_pre_i13_npc_npc_b_cond,	/* 'str%1b %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:strb_pre_addi_3noPC_1cond_2noPC_3noPC_4s13 */
		 TOP_str_i13_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], #%4' */ /* MDS Operator: Operator:arm:strt_addi_3noPC_1cond_2noPC_3noPC_4s13 */
		 TOP_str_i13_post_npc_npc_cond,	/* 'str%1 %2, [%3], #%4' */ /* MDS Operator: Operator:arm:str_post_addi_3noPC_1cond_2noPC_3noPC_4s13 */
		 TOP_str_pre_i13_npc_npc_cond,	/* 'str%1 %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:str_pre_addi_3noPC_1cond_2noPC_3noPC_4s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_465", 
		 TOP_str_i12_sub_post_npc_pc_cond,	/* 'str%1 %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:str_pc_post_subi_3noPC_1cond_2pc_3noPC_4offset12 */
		 TOP_str_pre_i12_sub_npc_pc_cond,	/* 'str%1 %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:str_pc_pre_subi_3noPC_1cond_2pc_3noPC_4offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_offset12);

  /* ====================================== */ 
  Instruction_Group("O_466", 
		 TOP_str_i13_post_npc_pc_cond,	/* 'str%1 %2, [%3], #%4' */ /* MDS Operator: Operator:arm:str_pc_post_addi_3noPC_1cond_2pc_3noPC_4s13 */
		 TOP_str_pre_i13_npc_pc_cond,	/* 'str%1 %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:str_pc_pre_addi_3noPC_1cond_2pc_3noPC_4s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(3);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pc);
  Operand (3, Opd_nopc);
  Operand (4, Opd_s13);

  /* ====================================== */ 
  Instruction_Group("O_467", 
		 TOP_multi_str_npc_post_npc_ps_d_cond,	/* 'str%1d %2, [%3], %4' */ /* MDS Operator: Operator:arm:MULTI_strd_post_add_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_multi_str_npc_sub_post_npc_ps_d_cond,	/* 'str%1d %2, [%3], -%4' */ /* MDS Operator: Operator:arm:MULTI_strd_post_sub_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_multi_str_pre_npc_npc_ps_d_cond,	/* 'str%1d %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:MULTI_strd_pre_add_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_multi_str_pre_npc_sub_npc_ps_d_cond,	/* 'str%1d %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:MULTI_strd_pre_sub_3noPC_1cond_2paired_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Conflict(3); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pairedfirst);
  Operand (3, Opd_pairedsecond);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_468", 
		 TOP_multi_str_i8_sub_post_npc_ps_d_cond,	/* 'str%1d %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:MULTI_strd_post_subi_3noPC_1cond_2paired_3noPC_4offset8 */
		 TOP_multi_str_pre_i8_sub_npc_ps_d_cond,	/* 'str%1d %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:MULTI_strd_pre_subi_3noPC_1cond_2paired_3noPC_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Conflict(3); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pairedfirst);
  Operand (3, Opd_pairedsecond);
  Operand (4, Opd_nopc);
  Operand (5, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_469", 
		 TOP_multi_str_i9_post_npc_ps_d_cond,	/* 'str%1d %2, [%3], #%4' */ /* MDS Operator: Operator:arm:MULTI_strd_post_addi_3noPC_1cond_2paired_3noPC_4s9 */
		 TOP_multi_str_pre_i9_npc_ps_d_cond,	/* 'str%1d %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:MULTI_strd_pre_addi_3noPC_1cond_2paired_3noPC_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Conflict(2); /* Register allocation conflict between proxies %3 and %2 */
  Conflict(3); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_pairedfirst);
  Operand (3, Opd_pairedsecond);
  Operand (4, Opd_nopc);
  Operand (5, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_470", 
		 TOP_str_rrx_npc_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:strbt_add_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:strbt_sub_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_rrx_npc_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:strb_post_add_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:strb_post_sub_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_armv5e_str_pre_npc_npc_npc_b_cond,	/* 'str%1b %2, [%3, %4, rrx]!' */ /* MDS Operator: Operator:arm:strb_pre_add_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_armv5e_str_pre_npc_sub_npc_npc_b_cond,	/* 'str%1b %2, [%3, -%4, rrx]!' */ /* MDS Operator: Operator:arm:strb_pre_sub_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_rrx_npc_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:strt_add_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:strt_sub_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_rrx_npc_post_npc_npc_cond,	/* 'str%1 %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:str_post_add_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_str_rrx_npc_sub_post_npc_npc_cond,	/* 'str%1 %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:str_post_sub_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_armv5e_str_pre_npc_npc_npc_cond,	/* 'str%1 %2, [%3, %4, rrx]!' */ /* MDS Operator: Operator:arm:str_pre_add_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_armv5e_str_pre_npc_sub_npc_npc_cond,	/* 'str%1 %2, [%3, -%4, rrx]!' */ /* MDS Operator: Operator:arm:str_pre_sub_rrx_3noPC_1cond_2noPC_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Conflict(3); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_471", 
		 TOP_str_i5_ror_npc_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:strbt_add_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc_bt_cond,	/* 'str%1bt %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:strbt_sub_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:strb_post_add_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc_b_cond,	/* 'str%1b %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:strb_post_sub_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_ror_npc_npc_npc_b_cond,	/* 'str%1b %2, [%3, %4, ror #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_add_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_ror_npc_sub_npc_npc_b_cond,	/* 'str%1b %2, [%3, -%4, ror #%5]!' */ /* MDS Operator: Operator:arm:strb_pre_sub_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:strt_add_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc_t_cond,	/* 'str%1t %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:strt_sub_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_post_npc_npc_cond,	/* 'str%1 %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:str_post_add_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_npc_cond,	/* 'str%1 %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:str_post_sub_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_ror_npc_npc_npc_cond,	/* 'str%1 %2, [%3, %4, ror #%5]!' */ /* MDS Operator: Operator:arm:str_pre_add_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_ror_npc_sub_npc_npc_cond,	/* 'str%1 %2, [%3, -%4, ror #%5]!' */ /* MDS Operator: Operator:arm:str_pre_sub_ror_3noPC_1cond_2noPC_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Conflict(3); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_nopc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);
  Operand (6, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_472", 
		 TOP_str_rrx_npc_post_npc_pc_cond,	/* 'str%1 %2, [%3], %4, rrx' */ /* MDS Operator: Operator:arm:str_pc_post_add_rrx_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_str_rrx_npc_sub_post_npc_pc_cond,	/* 'str%1 %2, [%3], -%4, rrx' */ /* MDS Operator: Operator:arm:str_pc_post_sub_rrx_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_armv5e_str_pre_npc_npc_pc_cond,	/* 'str%1 %2, [%3, %4, rrx]!' */ /* MDS Operator: Operator:arm:str_pc_pre_add_rrx_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_armv5e_str_pre_npc_sub_npc_pc_cond,	/* 'str%1 %2, [%3, -%4, rrx]!' */ /* MDS Operator: Operator:arm:str_pc_pre_sub_rrx_3noPC_1cond_2pc_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Conflict(3); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_pc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_473", 
		 TOP_str_i5_ror_npc_post_npc_pc_cond,	/* 'str%1 %2, [%3], %4, ror #%5' */ /* MDS Operator: Operator:arm:str_pc_post_add_ror_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_str_i5_ror_npc_sub_post_npc_pc_cond,	/* 'str%1 %2, [%3], -%4, ror #%5' */ /* MDS Operator: Operator:arm:str_pc_post_sub_ror_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_ror_npc_npc_pc_cond,	/* 'str%1 %2, [%3, %4, ror #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_add_ror_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_str_pre_i5_ror_npc_sub_npc_pc_cond,	/* 'str%1 %2, [%3, -%4, ror #%5]!' */ /* MDS Operator: Operator:arm:str_pc_pre_sub_ror_3noPC_1cond_2pc_3noPC_4noPC_5shfimml */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Conflict(3); /* Register allocation conflict between proxies %3 and %2 */
  Operand (0, Opd_cpsrc);
  Operand (1, Opd_cpsrcond, predicate);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_pc);
  Operand (4, Opd_nopc);
  Operand (5, Opd_nopc);
  Operand (6, Opd_shfimml);

  /* ====================================== */ 
  Instruction_Group("O_474", 
		 TOP_ldc_i8_post_npc_cpreg_cpnum_l_cond,	/* 'ldc%1l %2, %3, [%4], #%5' */ /* MDS Operator: Operator:arm:ldcl_post_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_ldc_i8_sub_post_npc_cpreg_cpnum_l_cond,	/* 'ldc%1l %2, %3, [%4], #-%5' */ /* MDS Operator: Operator:arm:ldcl_post_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_ldc_pre_i8_npc_cpreg_cpnum_l_cond,	/* 'ldc%1l %2, %3, [%4, #%5]!' */ /* MDS Operator: Operator:arm:ldcl_pre_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_ldc_pre_i8_sub_npc_cpreg_cpnum_l_cond,	/* 'ldc%1l %2, %3, [%4, #-%5]!' */ /* MDS Operator: Operator:arm:ldcl_pre_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_ldc_i8_post_npc_cpreg_cpnum_cond,	/* 'ldc%1 %2, %3, [%4], #%5' */ /* MDS Operator: Operator:arm:ldc_post_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_ldc_i8_sub_post_npc_cpreg_cpnum_cond,	/* 'ldc%1 %2, %3, [%4], #-%5' */ /* MDS Operator: Operator:arm:ldc_post_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_ldc_pre_i8_npc_cpreg_cpnum_cond,	/* 'ldc%1 %2, %3, [%4, #%5]!' */ /* MDS Operator: Operator:arm:ldc_pre_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_ldc_pre_i8_sub_npc_cpreg_cpnum_cond,	/* 'ldc%1 %2, %3, [%4, #-%5]!' */ /* MDS Operator: Operator:arm:ldc_pre_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_i8_post_npc_cpreg_cpnum_l_cond,	/* 'stc%1l %2, %3, [%4], #%5' */ /* MDS Operator: Operator:arm:stcl_post_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_i8_sub_post_npc_cpreg_cpnum_l_cond,	/* 'stc%1l %2, %3, [%4], #-%5' */ /* MDS Operator: Operator:arm:stcl_post_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_pre_i8_npc_cpreg_cpnum_l_cond,	/* 'stc%1l %2, %3, [%4, #%5]!' */ /* MDS Operator: Operator:arm:stcl_pre_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_pre_i8_sub_npc_cpreg_cpnum_l_cond,	/* 'stc%1l %2, %3, [%4, #-%5]!' */ /* MDS Operator: Operator:arm:stcl_pre_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_i8_post_npc_cpreg_cpnum_cond,	/* 'stc%1 %2, %3, [%4], #%5' */ /* MDS Operator: Operator:arm:stc_post_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_i8_sub_post_npc_cpreg_cpnum_cond,	/* 'stc%1 %2, %3, [%4], #-%5' */ /* MDS Operator: Operator:arm:stc_post_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_pre_i8_npc_cpreg_cpnum_cond,	/* 'stc%1 %2, %3, [%4, #%5]!' */ /* MDS Operator: Operator:arm:stc_pre_add_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_stc_pre_i8_sub_npc_cpreg_cpnum_cond,	/* 'stc%1 %2, %3, [%4, #-%5]!' */ /* MDS Operator: Operator:arm:stc_pre_sub_4noPC_1cond_2cpnum_3cpreg_4noPC_5offset8CP */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc);
  Same_Res(4);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_cpnum);
  Operand (3, Opd_cpreg);
  Operand (4, Opd_nopc);
  Operand (5, Opd_offset8cp);

  /* ====================================== */ 
  Instruction_Group("O_475", 
		 TOP_str_npc_sub_post_npc_npc_bt,	/* 'strbt %1, [%2], -%3' */ /* MDS Operator: Operator:arm:stralbt_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_sub_post_npc_npc_b,	/* 'strb %1, [%2], -%3' */ /* MDS Operator: Operator:arm:stralb_post_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_sub_post_npc_npc_h,	/* 'strh %1, [%2], -%3' */ /* MDS Operator: Operator:arm:stralh_post_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_sub_post_npc_npc_t,	/* 'strt %1, [%2], -%3' */ /* MDS Operator: Operator:arm:stralt_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_sub_post_npc_npc,	/* 'str %1, [%2], -%3' */ /* MDS Operator: Operator:arm:stral_post_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_nopc, negoffset);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_476", 
		 TOP_str_npc_post_npc_npc_bt,	/* 'strbt %1, [%2], %3' */ /* MDS Operator: Operator:arm:stralbt_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_post_npc_npc_b,	/* 'strb %1, [%2], %3' */ /* MDS Operator: Operator:arm:stralb_post_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_post_npc_npc_h,	/* 'strh %1, [%2], %3' */ /* MDS Operator: Operator:arm:stralh_post_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_post_npc_npc_t,	/* 'strt %1, [%2], %3' */ /* MDS Operator: Operator:arm:stralt_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_npc_post_npc_npc,	/* 'str %1, [%2], %3' */ /* MDS Operator: Operator:arm:stral_post_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_477", 
		 TOP_str_i8_sub_post_npc_npc_h,	/* 'strh %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:stralh_post_subi_2noPC_1noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_offset8, negoffset);
  Operand (2, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_478", 
		 TOP_str_i9_post_npc_npc_h,	/* 'strh %1, [%2], #%3' */ /* MDS Operator: Operator:arm:stralh_post_addi_2noPC_1noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_479", 
		 TOP_str_npc_sub_post_npc_p_d,	/* 'strd %1, [%2], -%3' */ /* MDS Operator: Operator:arm:strald_post_sub_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_nopc, negoffset);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_480", 
		 TOP_str_npc_post_npc_p_d,	/* 'strd %1, [%2], %3' */ /* MDS Operator: Operator:arm:strald_post_add_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_481", 
		 TOP_str_i8_sub_post_npc_p_d,	/* 'strd %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:strald_post_subi_2noPC_1paired_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_offset8, negoffset);
  Operand (2, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_482", 
		 TOP_str_i9_post_npc_p_d,	/* 'strd %1, [%2], #%3' */ /* MDS Operator: Operator:arm:strald_post_addi_2noPC_1paired_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_483", 
		 TOP_str_i12_sub_post_npc_npc_bt,	/* 'strbt %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:stralbt_subi_2noPC_1noPC_2noPC_3offset12 */
		 TOP_str_i12_sub_post_npc_npc_b,	/* 'strb %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:stralb_post_subi_2noPC_1noPC_2noPC_3offset12 */
		 TOP_str_i12_sub_post_npc_npc_t,	/* 'strt %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:stralt_subi_2noPC_1noPC_2noPC_3offset12 */
		 TOP_str_i12_sub_post_npc_npc,	/* 'str %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:stral_post_subi_2noPC_1noPC_2noPC_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_offset12, negoffset);
  Operand (2, Opd_offset12, offset);

  /* ====================================== */ 
  Instruction_Group("O_484", 
		 TOP_str_i13_post_npc_npc_bt,	/* 'strbt %1, [%2], #%3' */ /* MDS Operator: Operator:arm:stralbt_addi_2noPC_1noPC_2noPC_3s13 */
		 TOP_str_i13_post_npc_npc_b,	/* 'strb %1, [%2], #%3' */ /* MDS Operator: Operator:arm:stralb_post_addi_2noPC_1noPC_2noPC_3s13 */
		 TOP_str_i13_post_npc_npc_t,	/* 'strt %1, [%2], #%3' */ /* MDS Operator: Operator:arm:stralt_addi_2noPC_1noPC_2noPC_3s13 */
		 TOP_str_i13_post_npc_npc,	/* 'str %1, [%2], #%3' */ /* MDS Operator: Operator:arm:stral_post_addi_2noPC_1noPC_2noPC_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(1);
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, postincr);
  Operand (2, Opd_s13, offset);

  /* ====================================== */ 
  Instruction_Group("O_485", 
		 TOP_multi_str_npc_sub_post_npc_ps_d,	/* 'strd %1, [%2], -%3' */ /* MDS Operator: Operator:arm:MULTI_strald_post_sub_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, postincr);
  Operand (3, Opd_nopc, negoffset);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_486", 
		 TOP_multi_str_npc_post_npc_ps_d,	/* 'strd %1, [%2], %3' */ /* MDS Operator: Operator:arm:MULTI_strald_post_add_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, postincr);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_487", 
		 TOP_multi_str_i8_sub_post_npc_ps_d,	/* 'strd %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:MULTI_strald_post_subi_2noPC_1paired_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, postincr);
  Operand (3, Opd_offset8, negoffset);
  Operand (3, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_488", 
		 TOP_multi_str_i9_post_npc_ps_d,	/* 'strd %1, [%2], #%3' */ /* MDS Operator: Operator:arm:MULTI_strald_post_addi_2noPC_1paired_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, postincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, postincr);
  Operand (3, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_489", 
		 TOP_str_pre_npc_sub_npc_npc_b,	/* 'strb %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:stralb_pre_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_pre_npc_sub_npc_npc_h,	/* 'strh %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:stralh_pre_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_pre_npc_sub_npc_npc,	/* 'str %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:stral_pre_sub_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_nopc, negoffset);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_490", 
		 TOP_str_pre_npc_npc_npc_b,	/* 'strb %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:stralb_pre_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_pre_npc_npc_npc_h,	/* 'strh %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:stralh_pre_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_str_pre_npc_npc_npc,	/* 'str %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:stral_pre_add_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_491", 
		 TOP_str_pre_i8_sub_npc_npc_h,	/* 'strh %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:stralh_pre_subi_2noPC_1noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_offset8, negoffset);
  Operand (2, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_492", 
		 TOP_str_pre_i9_npc_npc_h,	/* 'strh %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:stralh_pre_addi_2noPC_1noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_493", 
		 TOP_str_pre_npc_sub_npc_p_d,	/* 'strd %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:strald_pre_sub_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_nopc, negoffset);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_494", 
		 TOP_str_pre_npc_npc_p_d,	/* 'strd %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:strald_pre_add_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_495", 
		 TOP_str_pre_i8_sub_npc_p_d,	/* 'strd %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:strald_pre_subi_2noPC_1paired_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_offset8, negoffset);
  Operand (2, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_496", 
		 TOP_str_pre_i9_npc_p_d,	/* 'strd %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:strald_pre_addi_2noPC_1paired_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_paired, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_497", 
		 TOP_str_pre_i12_sub_npc_npc_b,	/* 'strb %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:stralb_pre_subi_2noPC_1noPC_2noPC_3offset12 */
		 TOP_str_pre_i12_sub_npc_npc,	/* 'str %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:stral_pre_subi_2noPC_1noPC_2noPC_3offset12 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_offset12, negoffset);
  Operand (2, Opd_offset12, offset);

  /* ====================================== */ 
  Instruction_Group("O_498", 
		 TOP_str_pre_i13_npc_npc_b,	/* 'strb %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:stralb_pre_addi_2noPC_1noPC_2noPC_3s13 */
		 TOP_str_pre_i13_npc_npc,	/* 'str %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:stral_pre_addi_2noPC_1noPC_2noPC_3s13 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(1);
  Operand (0, Opd_nopc, storeval);
  Operand (1, Opd_nopc, base);
  Operand (1, Opd_nopc, preincr);
  Operand (2, Opd_s13, offset);

  /* ====================================== */ 
  Instruction_Group("O_499", 
		 TOP_multi_str_pre_npc_sub_npc_ps_d,	/* 'strd %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:MULTI_strald_pre_sub_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, preincr);
  Operand (3, Opd_nopc, negoffset);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_500", 
		 TOP_multi_str_pre_npc_npc_ps_d,	/* 'strd %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:MULTI_strald_pre_add_2noPC_1paired_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, preincr);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_501", 
		 TOP_multi_str_pre_i8_sub_npc_ps_d,	/* 'strd %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:MULTI_strald_pre_subi_2noPC_1paired_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, preincr);
  Operand (3, Opd_offset8, negoffset);
  Operand (3, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_502", 
		 TOP_multi_str_pre_i9_npc_ps_d,	/* 'strd %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:MULTI_strald_pre_addi_2noPC_1paired_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(2);
  Conflict(0); /* Register allocation conflict between proxies %2 and %1 */
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_pairedfirst, storeval);
  Operand (1, Opd_pairedsecond, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, preincr);
  Operand (3, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_503", 
		 TOP_armv5e_str_pre_npc_sub_npc_npc_b,	/* 'strb %1, [%2, -%3, rrx]!' */ /* MDS Operator: Operator:arm:stralb_pre_sub_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_armv5e_str_pre_npc_sub_npc_npc,	/* 'str %1, [%2, -%3, rrx]!' */ /* MDS Operator: Operator:arm:stral_pre_sub_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(2);
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_cpsrc, storeval);
  Operand (1, Opd_nopc, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, preincr);
  Operand (3, Opd_nopc, negoffset);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_504", 
		 TOP_armv5e_str_pre_npc_npc_npc_b,	/* 'strb %1, [%2, %3, rrx]!' */ /* MDS Operator: Operator:arm:stralb_pre_add_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_armv5e_str_pre_npc_npc_npc,	/* 'str %1, [%2, %3, rrx]!' */ /* MDS Operator: Operator:arm:stral_pre_add_rrx_2noPC_1noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_nopc, preincr);
  Same_Res(2);
  Conflict(1); /* Register allocation conflict between proxies %2 and %1 */
  Operand (0, Opd_cpsrc, storeval);
  Operand (1, Opd_nopc, storeval);
  Operand (2, Opd_nopc, base);
  Operand (2, Opd_nopc, preincr);
  Operand (3, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_505", 
		 TOP_ldr_npc_r_p_d_cond,	/* 'ldr%1d %2, [%3, %4]' */ /* MDS Operator: Operator:arm:ldrd_add_2paired_1cond_3general_4noPC */
		 TOP_ldr_npc_sub_r_p_d_cond,	/* 'ldr%1d %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:ldrd_sub_2paired_1cond_3general_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_506", 
		 TOP_ldr_i8_sub_r_p_d_cond,	/* 'ldr%1d %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:ldrd_subi_2paired_1cond_3general_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_507", 
		 TOP_ldr_i9_r_p_d_cond,	/* 'ldr%1d %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:ldrd_addi_2paired_1cond_3general_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_508", 
		 TOP_ldr_i8_p_d_cond,	/* 'ldr%1d %2, %3' */ /* MDS Operator: Operator:arm:ldrd_addpc_2paired_1cond_3offset8PC */
		 TOP_ldr_i8_sub_p_d_cond,	/* 'ldr%1d %2, -%3' */ /* MDS Operator: Operator:arm:ldrd_subpc_2paired_1cond_3offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_offset8pc);

  /* ====================================== */ 
  Instruction_Group("O_509", 
		 TOP_ldr_npc_sub_r_p_d,	/* 'ldrd %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:ldrald_sub_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_510", 
		 TOP_ldr_npc_r_p_d,	/* 'ldrd %1, [%2, %3]' */ /* MDS Operator: Operator:arm:ldrald_add_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_511", 
		 TOP_ldr_i8_sub_r_p_d,	/* 'ldrd %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:ldrald_subi_1paired_2general_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_512", 
		 TOP_ldr_i9_r_p_d,	/* 'ldrd %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:ldrald_addi_1paired_2general_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_513", 
		 TOP_ldr_i8_sub_p_d,	/* 'ldrd %1, -%2' */ /* MDS Operator: Operator:arm:ldrald_subpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset8pc, negoffset);
  Operand (1, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_514", 
		 TOP_ldr_i8_p_d,	/* 'ldrd %1, %2' */ /* MDS Operator: Operator:arm:ldrald_addpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_515", 
		 TOP_ldr_npc_post_npc_p_d_cond,	/* 'ldr%1d %2, [%3], %4' */ /* MDS Operator: Operator:arm:ldrd_post_add_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_npc_sub_post_npc_p_d_cond,	/* 'ldr%1d %2, [%3], -%4' */ /* MDS Operator: Operator:arm:ldrd_post_sub_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_npc_p_d_cond,	/* 'ldr%1d %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:ldrd_pre_add_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_ldr_pre_npc_sub_npc_p_d_cond,	/* 'ldr%1d %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:ldrd_pre_sub_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_516", 
		 TOP_ldr_i8_sub_post_npc_p_d_cond,	/* 'ldr%1d %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:ldrd_post_subi_2paired_3noPC_1cond_3noPC_4offset8 */
		 TOP_ldr_pre_i8_sub_npc_p_d_cond,	/* 'ldr%1d %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:ldrd_pre_subi_2paired_3noPC_1cond_3noPC_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_517", 
		 TOP_ldr_i9_post_npc_p_d_cond,	/* 'ldr%1d %2, [%3], #%4' */ /* MDS Operator: Operator:arm:ldrd_post_addi_2paired_3noPC_1cond_3noPC_4s9 */
		 TOP_ldr_pre_i9_npc_p_d_cond,	/* 'ldr%1d %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:ldrd_pre_addi_2paired_3noPC_1cond_3noPC_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_518", 
		 TOP_ldr_npc_sub_post_npc_p_d,	/* 'ldrd %1, [%2], -%3' */ /* MDS Operator: Operator:arm:ldrald_post_sub_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_519", 
		 TOP_ldr_npc_post_npc_p_d,	/* 'ldrd %1, [%2], %3' */ /* MDS Operator: Operator:arm:ldrald_post_add_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_520", 
		 TOP_ldr_i8_sub_post_npc_p_d,	/* 'ldrd %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:ldrald_post_subi_1paired_2noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_521", 
		 TOP_ldr_i9_post_npc_p_d,	/* 'ldrd %1, [%2], #%3' */ /* MDS Operator: Operator:arm:ldrald_post_addi_1paired_2noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_522", 
		 TOP_ldr_pre_npc_sub_npc_p_d,	/* 'ldrd %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:ldrald_pre_sub_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_523", 
		 TOP_ldr_pre_npc_npc_p_d,	/* 'ldrd %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:ldrald_pre_add_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_524", 
		 TOP_ldr_pre_i8_sub_npc_p_d,	/* 'ldrd %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:ldrald_pre_subi_1paired_2noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_525", 
		 TOP_ldr_pre_i9_npc_p_d,	/* 'ldrd %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:ldrald_pre_addi_1paired_2noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_paired);
  Result (1, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_526", 
		 TOP_multi_ldr_npc_r_ps_d_cond,	/* 'ldr%1d %2, [%3, %4]' */ /* MDS Operator: Operator:arm:MULTI_ldrd_add_2paired_1cond_3general_4noPC */
		 TOP_multi_ldr_npc_sub_r_ps_d_cond,	/* 'ldr%1d %2, [%3, -%4]' */ /* MDS Operator: Operator:arm:MULTI_ldrd_sub_2paired_1cond_3general_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_527", 
		 TOP_multi_ldr_i8_sub_r_ps_d_cond,	/* 'ldr%1d %2, [%3, #-%4]' */ /* MDS Operator: Operator:arm:MULTI_ldrd_subi_2paired_1cond_3general_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_528", 
		 TOP_multi_ldr_i9_r_ps_d_cond,	/* 'ldr%1d %2, [%3, #%4]' */ /* MDS Operator: Operator:arm:MULTI_ldrd_addi_2paired_1cond_3general_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_integer);
  Operand (3, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_529", 
		 TOP_multi_ldr_i8_ps_d_cond,	/* 'ldr%1d %2, %3' */ /* MDS Operator: Operator:arm:MULTI_ldrd_addpc_2paired_1cond_3offset8PC */
		 TOP_multi_ldr_i8_sub_ps_d_cond,	/* 'ldr%1d %2, -%3' */ /* MDS Operator: Operator:arm:MULTI_ldrd_subpc_2paired_1cond_3offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_offset8pc);

  /* ====================================== */ 
  Instruction_Group("O_530", 
		 TOP_multi_ldr_npc_sub_r_ps_d,	/* 'ldrd %1, [%2, -%3]' */ /* MDS Operator: Operator:arm:MULTI_ldrald_sub_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_531", 
		 TOP_multi_ldr_npc_r_ps_d,	/* 'ldrd %1, [%2, %3]' */ /* MDS Operator: Operator:arm:MULTI_ldrald_add_1paired_2general_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_532", 
		 TOP_multi_ldr_i8_sub_r_ps_d,	/* 'ldrd %1, [%2, #-%3]' */ /* MDS Operator: Operator:arm:MULTI_ldrald_subi_1paired_2general_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_533", 
		 TOP_multi_ldr_i9_r_ps_d,	/* 'ldrd %1, [%2, #%3]' */ /* MDS Operator: Operator:arm:MULTI_ldrald_addi_1paired_2general_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_integer, base);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_534", 
		 TOP_multi_ldr_i8_sub_ps_d,	/* 'ldrd %1, -%2' */ /* MDS Operator: Operator:arm:MULTI_ldrald_subpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset8pc, negoffset);
  Operand (1, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_535", 
		 TOP_multi_ldr_i8_ps_d,	/* 'ldrd %1, %2' */ /* MDS Operator: Operator:arm:MULTI_ldrald_addpc_1paired_2offset8PC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Operand (0, Opd_pc, base);
  Operand (1, Opd_offset8pc, offset);

  /* ====================================== */ 
  Instruction_Group("O_536", 
		 TOP_multi_ldr_npc_post_npc_ps_d_cond,	/* 'ldr%1d %2, [%3], %4' */ /* MDS Operator: Operator:arm:MULTI_ldrd_post_add_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_multi_ldr_npc_sub_post_npc_ps_d_cond,	/* 'ldr%1d %2, [%3], -%4' */ /* MDS Operator: Operator:arm:MULTI_ldrd_post_sub_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_multi_ldr_pre_npc_npc_ps_d_cond,	/* 'ldr%1d %2, [%3, %4]!' */ /* MDS Operator: Operator:arm:MULTI_ldrd_pre_add_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_multi_ldr_pre_npc_sub_npc_ps_d_cond,	/* 'ldr%1d %2, [%3, -%4]!' */ /* MDS Operator: Operator:arm:MULTI_ldrd_pre_sub_2paired_3noPC_1cond_3noPC_4noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_nopc);

  /* ====================================== */ 
  Instruction_Group("O_537", 
		 TOP_multi_ldr_i8_sub_post_npc_ps_d_cond,	/* 'ldr%1d %2, [%3], #-%4' */ /* MDS Operator: Operator:arm:MULTI_ldrd_post_subi_2paired_3noPC_1cond_3noPC_4offset8 */
		 TOP_multi_ldr_pre_i8_sub_npc_ps_d_cond,	/* 'ldr%1d %2, [%3, #-%4]!' */ /* MDS Operator: Operator:arm:MULTI_ldrd_pre_subi_2paired_3noPC_1cond_3noPC_4offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_offset8);

  /* ====================================== */ 
  Instruction_Group("O_538", 
		 TOP_multi_ldr_i9_post_npc_ps_d_cond,	/* 'ldr%1d %2, [%3], #%4' */ /* MDS Operator: Operator:arm:MULTI_ldrd_post_addi_2paired_3noPC_1cond_3noPC_4s9 */
		 TOP_multi_ldr_pre_i9_npc_ps_d_cond,	/* 'ldr%1d %2, [%3, #%4]!' */ /* MDS Operator: Operator:arm:MULTI_ldrd_pre_addi_2paired_3noPC_1cond_3noPC_4s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc);
  Same_Res(2);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_nopc);
  Operand (3, Opd_s9);

  /* ====================================== */ 
  Instruction_Group("O_539", 
		 TOP_multi_ldr_npc_sub_post_npc_ps_d,	/* 'ldrd %1, [%2], -%3' */ /* MDS Operator: Operator:arm:MULTI_ldrald_post_sub_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_540", 
		 TOP_multi_ldr_npc_post_npc_ps_d,	/* 'ldrd %1, [%2], %3' */ /* MDS Operator: Operator:arm:MULTI_ldrald_post_add_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_541", 
		 TOP_multi_ldr_i8_sub_post_npc_ps_d,	/* 'ldrd %1, [%2], #-%3' */ /* MDS Operator: Operator:arm:MULTI_ldrald_post_subi_1paired_2noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_542", 
		 TOP_multi_ldr_i9_post_npc_ps_d,	/* 'ldrd %1, [%2], #%3' */ /* MDS Operator: Operator:arm:MULTI_ldrald_post_addi_1paired_2noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, postincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, postincr);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_543", 
		 TOP_multi_ldr_pre_npc_sub_npc_ps_d,	/* 'ldrd %1, [%2, -%3]!' */ /* MDS Operator: Operator:arm:MULTI_ldrald_pre_sub_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_nopc, negoffset);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_544", 
		 TOP_multi_ldr_pre_npc_npc_ps_d,	/* 'ldrd %1, [%2, %3]!' */ /* MDS Operator: Operator:arm:MULTI_ldrald_pre_add_1paired_2noPC_2noPC_3noPC */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_nopc, offset);

  /* ====================================== */ 
  Instruction_Group("O_545", 
		 TOP_multi_ldr_pre_i8_sub_npc_ps_d,	/* 'ldrd %1, [%2, #-%3]!' */ /* MDS Operator: Operator:arm:MULTI_ldrald_pre_subi_1paired_2noPC_2noPC_3offset8 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_offset8, negoffset);
  Operand (1, Opd_offset8, offset);

  /* ====================================== */ 
  Instruction_Group("O_546", 
		 TOP_multi_ldr_pre_i9_npc_ps_d,	/* 'ldrd %1, [%2, #%3]!' */ /* MDS Operator: Operator:arm:MULTI_ldrald_pre_addi_1paired_2noPC_2noPC_3s9 */
		 TOP_UNDEFINED);

  Result (0, Opd_pairedfirst);
  Result (1, Opd_pairedsecond);
  Result (2, Opd_nopc, preincr);
  Same_Res(0);
  Operand (0, Opd_nopc, base);
  Operand (0, Opd_nopc, preincr);
  Operand (1, Opd_s9, offset);

  /* ====================================== */ 
  Instruction_Group("O_547", 
		 TOP_b_cond,	/* 'b%1 %2' */ /* MDS Operator: Operator:arm:b_1cond_2btarg1 */
		 TOP_UNDEFINED);

  Result (0, Opd_pc);
  Operand (0, Opd_cpsrcond, condition);
  Operand (1, Opd_pc);
  Operand (2, Opd_cond, condvariant);
  Operand (3, Opd_btarg1, target);

  /* ====================================== */ 
  Instruction_Group("O_548", 
		 TOP_b,	/* 'b %1' */ /* MDS Operator: Operator:arm:bal_1btarg1 */
		 TOP_UNDEFINED);

  Result (0, Opd_pc);
  Operand (0, Opd_pc);
  Operand (1, Opd_btarg1, target);

  /* ====================================== */ 
  Instruction_Group("O_549", 
		 TOP_msr_i8_psrfld_spsr_cond,	/* 'msr%1 SPSR_%2, #%3' */ /* MDS Operator: Operator:arm:msr_spsr_imm_1cond_2psrfld_3immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_spsrcontrol);
  Result (1, Opd_spsrext);
  Result (2, Opd_spsrflags);
  Result (3, Opd_spsrstatus);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_psrfld);
  Operand (3, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_550", 
		 TOP_msr_r_psrfld_spsr_cond,	/* 'msr%1 SPSR_%2, %3' */ /* MDS Operator: Operator:arm:msr_spsr_reg_1cond_2psrfld_3general */
		 TOP_UNDEFINED);

  Result (0, Opd_spsrcontrol);
  Result (1, Opd_spsrext);
  Result (2, Opd_spsrflags);
  Result (3, Opd_spsrstatus);
  Operand (0, Opd_cpsrcond, predicate);
  Operand (1, Opd_cond, condvariant);
  Operand (2, Opd_psrfld);
  Operand (3, Opd_integer);

  /* ====================================== */ 
  Instruction_Group("O_551", 
		 TOP_msr_i8_psrfld_spsr,	/* 'msr SPSR_%1, #%2' */ /* MDS Operator: Operator:arm:msral_spsr_imm_1psrfld_2immed8 */
		 TOP_UNDEFINED);

  Result (0, Opd_spsrcontrol);
  Result (1, Opd_spsrext);
  Result (2, Opd_spsrflags);
  Result (3, Opd_spsrstatus);
  Operand (0, Opd_psrfld);
  Operand (1, Opd_immed8);

  /* ====================================== */ 
  Instruction_Group("O_552", 
		 TOP_msr_r_psrfld_spsr,	/* 'msr SPSR_%1, %2' */ /* MDS Operator: Operator:arm:msral_spsr_reg_1psrfld_2general */
		 TOP_UNDEFINED);

  Result (0, Opd_spsrcontrol);
  Result (1, Opd_spsrext);
  Result (2, Opd_spsrflags);
  Result (3, Opd_spsrstatus);
  Operand (0, Opd_psrfld);
  Operand (1, Opd_integer);

  ISA_Operands_End();
  return 0; 
} 
