   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_EnableIRQ:
  23              	.LFB14:
  24              		.file 1 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h"
   1:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @version  V1.30
   5:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @date     30. October 2009
   6:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
   7:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @note
   8:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
  10:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @par
  11:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
  15:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @par
  16:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
  22:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  ******************************************************************************/
  23:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  24:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  27:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
  29:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *   - Error 10: \n
  31:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * .
  34:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *   - Error 530: \n
  35:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * . 
  38:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *   - Error 550: \n
  39:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * .
  42:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *   - Error 754: \n
  43:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * .
  46:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *   - Error 750: \n
  47:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * .
  50:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *   - Error 528: \n
  51:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * .
  54:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *   - Error 751: \n
  55:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * .
  58:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
  60:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
  61:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  62:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -save */
  63:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -e10  */
  64:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -e530 */
  65:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -e550 */
  66:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -e754 */
  67:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -e750 */
  68:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -e528 */
  69:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*lint -e751 */
  70:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  71:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  72:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****     - CMSIS version number
  75:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
  78:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
  79:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  80:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #ifdef __cplusplus
  81:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  extern "C" {
  82:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif 
  83:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  84:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  88:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  90:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  92:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
  95:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  96:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
  97:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
 100:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 101:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 102:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 103:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 104:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 105:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * IO definitions
 106:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 107:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 109:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 110:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #ifdef __cplusplus
 111:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #else
 113:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
 115:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 118:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 119:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 120:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*******************************************************************************
 121:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *                 Register Abstraction
 122:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  ******************************************************************************/
 123:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  @{
 125:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** */
 126:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 127:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 128:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
 131:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 132:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** typedef struct
 133:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 134:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 150:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 151:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
 154:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 155:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** typedef struct
 156:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 157:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** } SCB_Type;                                                
 177:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 178:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 182:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 185:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 188:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 191:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 195:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 198:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 201:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 204:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 207:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 210:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 213:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 216:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 219:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 222:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 226:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 229:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 233:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 236:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 239:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 242:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 245:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 248:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 251:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 255:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 258:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 261:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 265:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 268:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 271:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 274:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 277:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 280:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 284:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 287:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 290:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 293:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 296:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 299:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 302:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 305:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 308:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 311:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****                                      
 314:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 317:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 320:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 323:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 327:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 330:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 333:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 337:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 340:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 343:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 347:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 350:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 353:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 356:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 360:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 361:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
 364:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 365:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** typedef struct
 366:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 367:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** } SysTick_Type;
 372:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 373:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 377:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 380:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 383:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 386:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 390:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 394:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 398:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 401:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 405:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 406:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
 409:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 410:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** typedef struct
 411:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 412:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __O  union  
 413:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   {
 414:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** } ITM_Type;                                                
 445:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 446:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 450:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 454:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 457:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 460:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 463:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 466:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 469:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 472:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 475:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 479:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 483:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 487:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 491:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 494:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 498:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 499:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
 502:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 503:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** typedef struct
 504:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 505:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #else
 510:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
 512:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** } InterruptType_Type;
 513:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 514:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 518:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 522:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 525:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 529:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 530:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
 534:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 535:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** typedef struct
 536:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 537:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** } MPU_Type;                                                
 549:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 550:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* MPU Type Register */
 551:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 554:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 557:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 560:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* MPU Control Register */
 561:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 564:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 567:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 570:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* MPU Region Number Register */
 571:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 574:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 578:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 581:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 584:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 588:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 591:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 594:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 597:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 600:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 603:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 606:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 609:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 612:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
 614:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 615:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 616:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   @{
 619:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 620:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** typedef struct
 621:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 622:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** } CoreDebug_Type;
 627:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 628:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 632:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 635:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 638:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 641:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 644:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 647:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 650:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 653:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 656:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 659:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 662:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 665:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 669:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 672:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 676:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 679:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 682:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 685:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 688:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 691:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 694:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 697:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 700:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 703:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 706:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 709:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 713:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 714:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 722:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 729:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
 733:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 734:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 736:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 737:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*******************************************************************************
 738:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  ******************************************************************************/
 740:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 741:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 745:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 749:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 753:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 757:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
 758:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 759:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 760:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 762:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 765:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 768:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __NOP                             __nop
 769:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __WFI                             __wfi
 770:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __WFE                             __wfe
 771:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __SEV                             __sev
 772:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __REV                             __rev
 776:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 784:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 785:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 790:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 791:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 792:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 794:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 796:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 798:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 800:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 801:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 803:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 805:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 808:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 810:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 811:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 813:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 815:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Cortex processor register
 817:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 818:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 820:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 821:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 823:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 825:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 828:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 830:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 831:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 833:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 834:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return         reversed value
 835:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 836:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 838:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 840:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 841:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 843:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 844:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return         reversed value
 845:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 846:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 848:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 850:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 851:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 853:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 854:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 856:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 858:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __CLREX(void);
 859:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 860:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 861:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 863:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return BasePriority
 864:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 865:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 866:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 867:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 869:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 870:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 872:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 874:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the base priority register
 875:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 876:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 878:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 879:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 881:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return PriMask
 882:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 883:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 885:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 887:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 888:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 890:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 892:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 894:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 896:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 897:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 899:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return FaultMask
 900:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 901:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 903:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 905:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 906:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 908:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 910:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the fault mask register
 911:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 912:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 914:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 915:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * 
 917:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return Control value
 918:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 919:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the control register
 920:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 921:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 923:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 924:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 926:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  control  Control value
 927:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 928:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the control register
 929:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 930:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 932:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 934:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 935:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 937:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 939:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 941:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 942:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 944:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return BasePriority
 945:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 946:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 947:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 948:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 950:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   return(__regBasePri);
 952:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
 953:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 954:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 955:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 957:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 959:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the base priority register
 960:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 961:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 963:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
 966:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 967:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 968:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 970:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return PriMask
 971:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 972:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 974:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 976:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   return(__regPriMask);
 978:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
 979:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 980:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 981:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 983:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 985:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
 987:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
 989:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
 992:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
 993:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
 994:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 996:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return FaultMask
 997:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
 998:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1000:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
1002:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   return(__regFaultMask);
1004:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
1005:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1006:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1007:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1009:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1011:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the fault mask register
1012:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1013:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
1015:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
1018:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1019:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1020:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * 
1022:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return Control value
1023:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1024:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the control register
1025:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1026:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
1028:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   return(__regControl);
1030:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
1031:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1032:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1033:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1035:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  control  Control value
1036:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1037:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the control register
1038:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1039:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
1041:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   __regControl = control;
1043:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
1044:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1045:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1047:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1048:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1049:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1052:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1055:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1058:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1064:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1076:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1077:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1078:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1080:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1082:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1084:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1086:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1087:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1089:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1091:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1094:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1096:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1097:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1099:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1101:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Cortex processor register
1103:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1104:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1106:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1107:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1109:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1111:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1114:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1116:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1117:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1119:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1120:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        reversed value
1121:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1122:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1124:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1126:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1127:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1129:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1130:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        reversed value
1131:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1132:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse bit order of value
1133:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1134:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1136:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1137:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1139:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        value of (*address)
1141:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1142:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1144:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1146:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1147:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1149:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        value of (*address)
1151:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1152:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1154:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1156:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1157:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1159:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        value of (*address)
1161:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1162:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1164:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1166:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1167:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1169:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to store
1170:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        successful / failed
1172:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1173:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1175:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1177:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1178:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1180:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to store
1181:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        successful / failed
1183:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1184:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1186:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1188:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1189:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1191:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to store
1192:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        successful / failed
1194:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1195:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1197:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1199:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1200:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1201:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1204:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1207:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1210:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1219:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1220:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1221:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1223:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1224:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1225:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1226:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1227:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1229:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1230:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1232:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1234:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1237:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1239:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1240:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1242:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1243:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1244:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Cortex processor register
1246:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1247:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1249:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1250:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1252:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1254:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1257:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1259:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1260:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
1261:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1262:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return BasePriority
1263:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1264:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the base priority register
1265:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1266:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1268:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1269:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
1270:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1271:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
1272:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1273:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the base priority register
1274:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1275:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1277:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1278:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1280:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return PriMask
1281:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1282:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1284:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1286:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1287:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1289:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
1290:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1291:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1293:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1295:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1296:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1298:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return FaultMask
1299:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1300:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
1301:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1302:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1304:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1305:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1307:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1308:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1309:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the fault mask register
1310:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1311:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1313:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1314:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1315:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** * 
1316:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** *  @return Control value
1317:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1318:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Return the content of the control register
1319:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1320:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1322:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1323:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1324:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1325:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  control  Control value
1326:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1327:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the control register
1328:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1329:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1331:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1332:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1334:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1335:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        reversed value
1336:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1337:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse byte order in integer value
1338:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1339:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1341:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1342:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1344:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1345:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        reversed value
1346:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1347:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1349:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1351:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1352:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1354:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1355:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        reversed value
1356:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1357:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1359:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1361:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1362:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1363:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1364:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1365:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        reversed value
1366:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1367:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Reverse bit order of value
1368:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1369:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1371:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1372:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1374:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1375:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        value of (*address)
1376:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1377:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1379:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1381:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1382:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1384:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1385:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        value of (*address)
1386:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1387:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1389:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1391:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1392:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1394:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1395:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        value of (*address)
1396:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1397:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1399:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1401:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1402:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1404:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to store
1405:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1406:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        successful / failed
1407:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1408:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1410:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1412:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1413:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1415:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to store
1416:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1417:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        successful / failed
1418:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1419:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1421:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1423:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1424:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1426:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  value  value to store
1427:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1428:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return        successful / failed
1429:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1430:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1432:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1434:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1435:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* TASKING carm specific functions */
1437:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1438:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*
1439:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Including the CMSIS ones.
1442:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1443:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1444:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** #endif
1445:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1446:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1447:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   Core  Function Interface containing:
1449:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   - Core NVIC Functions
1450:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   - Core SysTick Functions
1451:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   - Core Reset Functions
1452:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** */
1453:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /*@{*/
1454:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1455:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1457:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1458:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1460:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1462:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1468:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
1470:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   uint32_t reg_value;
1471:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   
1473:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
1480:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1481:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1482:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1484:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @return priority grouping field 
1485:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1486:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1489:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
1491:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
1493:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** 
1494:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** /**
1495:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1497:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  *
1499:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****  */
1502:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** {
  25              		.loc 1 1503 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1504:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  42              		.loc 1 1504 0
  43 000a 094B     		ldr	r3, .L2
  44 000c 97F90720 		ldrsb	r2, [r7, #7]
  45 0010 4FEA5212 		lsr	r2, r2, #5
  46 0014 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  47 0016 01F01F01 		and	r1, r1, #31
  48 001a 4FF00100 		mov	r0, #1
  49 001e 00FA01F1 		lsl	r1, r0, r1
  50 0022 43F82210 		str	r1, [r3, r2, lsl #2]
1505:/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h **** }
  51              		.loc 1 1505 0
  52 0026 07F10C07 		add	r7, r7, #12
  53 002a BD46     		mov	sp, r7
  54 002c 80BC     		pop	{r7}
  55 002e 7047     		bx	lr
  56              	.L3:
  57              		.align	2
  58              	.L2:
  59 0030 00E100E0 		.word	-536813312
  60              		.cfi_endproc
  61              	.LFE14:
  63              		.global	i
  64              		.bss
  67              	i:
  68 0000 00       		.space	1
  69              		.text
  70              		.align	2
  71              		.global	main
  72              		.thumb
  73              		.thumb_func
  75              	main:
  76              	.LFB29:
  77              		.file 2 "../main.c"
   1:../main.c     **** #include "stm32f10x.h"
   2:../main.c     **** uint8_t i=0;
   3:../main.c     **** int main(void)
   4:../main.c     **** {
  78              		.loc 2 4 0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 8
  81              		@ frame_needed = 1, uses_anonymous_args = 0
  82 0034 80B5     		push	{r7, lr}
  83              	.LCFI3:
  84              		.cfi_def_cfa_offset 8
  85              		.cfi_offset 7, -8
  86              		.cfi_offset 14, -4
  87 0036 82B0     		sub	sp, sp, #8
  88              	.LCFI4:
  89              		.cfi_def_cfa_offset 16
  90 0038 00AF     		add	r7, sp, #0
  91              	.LCFI5:
  92              		.cfi_def_cfa_register 7
   5:../main.c     ****   RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;  // Enable PORTC Periph clock
  93              		.loc 2 5 0
  94 003a 2B4B     		ldr	r3, .L6
  95 003c 2A4A     		ldr	r2, .L6
  96 003e 9269     		ldr	r2, [r2, #24]
  97 0040 42F01002 		orr	r2, r2, #16
  98 0044 9A61     		str	r2, [r3, #24]
   6:../main.c     ****   RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;  // Enable TIM2 Periph clock
  99              		.loc 2 6 0
 100 0046 284B     		ldr	r3, .L6
 101 0048 274A     		ldr	r2, .L6
 102 004a D269     		ldr	r2, [r2, #28]
 103 004c 42F00102 		orr	r2, r2, #1
 104 0050 DA61     		str	r2, [r3, #28]
   7:../main.c     ****   // Clear PC8 and PC9 control register bits
   8:../main.c     ****   GPIOC->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_CNF8 |
 105              		.loc 2 8 0
 106 0052 264B     		ldr	r3, .L6+4
 107 0054 254A     		ldr	r2, .L6+4
 108 0056 5268     		ldr	r2, [r2, #4]
 109 0058 22F0FF02 		bic	r2, r2, #255
 110 005c 5A60     		str	r2, [r3, #4]
   9:../main.c     ****           GPIO_CRH_MODE9 | GPIO_CRH_CNF9);
  10:../main.c     ****   // Configure PC8 and PC9 as Push Pull output at max 10Mhz
  11:../main.c     ****   GPIOC->CRH |= GPIO_CRH_MODE8_0 | GPIO_CRH_MODE9_0;
 111              		.loc 2 11 0
 112 005e 234B     		ldr	r3, .L6+4
 113 0060 224A     		ldr	r2, .L6+4
 114 0062 5268     		ldr	r2, [r2, #4]
 115 0064 42F01102 		orr	r2, r2, #17
 116 0068 5A60     		str	r2, [r3, #4]
  12:../main.c     ****   TIM2->PSC = SystemCoreClock / 1000 - 1; // 1000 tick/sec
 117              		.loc 2 12 0
 118 006a 4FF08043 		mov	r3, #1073741824
 119 006e 204A     		ldr	r2, .L6+8
 120 0070 1168     		ldr	r1, [r2, #0]
 121 0072 204A     		ldr	r2, .L6+12
 122 0074 A2FB0102 		umull	r0, r2, r2, r1
 123 0078 4FEA9212 		lsr	r2, r2, #6
 124 007c 92B2     		uxth	r2, r2
 125 007e 02F1FF32 		add	r2, r2, #-1
 126 0082 92B2     		uxth	r2, r2
 127 0084 1A85     		strh	r2, [r3, #40]	@ movhi
  13:../main.c     ****   TIM2->ARR = 1000;  // 1 Interrupt/sec (1000/100)
 128              		.loc 2 13 0
 129 0086 4FF08043 		mov	r3, #1073741824
 130 008a 4FF47A72 		mov	r2, #1000
 131 008e 9A85     		strh	r2, [r3, #44]	@ movhi
  14:../main.c     ****   TIM2->DIER |= TIM_DIER_UIE; // Enable tim2 interrupt
 132              		.loc 2 14 0
 133 0090 4FF08043 		mov	r3, #1073741824
 134 0094 4FF08042 		mov	r2, #1073741824
 135 0098 9289     		ldrh	r2, [r2, #12]	@ movhi
 136 009a 92B2     		uxth	r2, r2
 137 009c 42F00102 		orr	r2, r2, #1
 138 00a0 92B2     		uxth	r2, r2
 139 00a2 9A81     		strh	r2, [r3, #12]	@ movhi
  15:../main.c     ****   TIM2->CR1 |= TIM_CR1_CEN;   // Start count
 140              		.loc 2 15 0
 141 00a4 4FF08043 		mov	r3, #1073741824
 142 00a8 4FF08042 		mov	r2, #1073741824
 143 00ac 1288     		ldrh	r2, [r2, #0]	@ movhi
 144 00ae 92B2     		uxth	r2, r2
 145 00b0 42F00102 		orr	r2, r2, #1
 146 00b4 92B2     		uxth	r2, r2
 147 00b6 1A80     		strh	r2, [r3, #0]	@ movhi
  16:../main.c     ****   NVIC_EnableIRQ(TIM2_IRQn);  // Enable IRQ
 148              		.loc 2 16 0
 149 00b8 4FF01C00 		mov	r0, #28
 150 00bc FFF7A0FF 		bl	NVIC_EnableIRQ
  17:../main.c     **** 
  18:../main.c     ****   //  10   B  
  19:../main.c     ****   GPIO_InitTypeDef gpio_port;
  20:../main.c     ****   gpio_port.GPIO_Pin = GPIO_Pin_13;
 151              		.loc 2 20 0
 152 00c0 4FF40053 		mov	r3, #8192
 153 00c4 BB80     		strh	r3, [r7, #4]	@ movhi
  21:../main.c     ****   gpio_port.GPIO_Mode = GPIO_Mode_Out_PP;
 154              		.loc 2 21 0
 155 00c6 4FF01003 		mov	r3, #16
 156 00ca FB71     		strb	r3, [r7, #7]
  22:../main.c     ****   gpio_port.GPIO_Speed = GPIO_Speed_2MHz;
 157              		.loc 2 22 0
 158 00cc 4FF00203 		mov	r3, #2
 159 00d0 BB71     		strb	r3, [r7, #6]
  23:../main.c     ****   GPIO_Init(GPIOC, &gpio_port);
 160              		.loc 2 23 0
 161 00d2 07F10403 		add	r3, r7, #4
 162 00d6 0548     		ldr	r0, .L6+4
 163 00d8 1946     		mov	r1, r3
 164 00da FFF7FEFF 		bl	GPIO_Init
  24:../main.c     ****   GPIOB->ODR=0x00;
 165              		.loc 2 24 0
 166 00de 064B     		ldr	r3, .L6+16
 167 00e0 4FF00002 		mov	r2, #0
 168 00e4 DA60     		str	r2, [r3, #12]
 169              	.L5:
  25:../main.c     **** 
  26:../main.c     ****   while(1); // Infinity loop
 170              		.loc 2 26 0 discriminator 1
 171 00e6 FEE7     		b	.L5
 172              	.L7:
 173              		.align	2
 174              	.L6:
 175 00e8 00100240 		.word	1073876992
 176 00ec 00100140 		.word	1073811456
 177 00f0 00000000 		.word	SystemCoreClock
 178 00f4 D34D6210 		.word	274877907
 179 00f8 000C0140 		.word	1073810432
 180              		.cfi_endproc
 181              	.LFE29:
 183              		.align	2
 184              		.global	TIM2_IRQHandler
 185              		.thumb
 186              		.thumb_func
 188              	TIM2_IRQHandler:
 189              	.LFB30:
  27:../main.c     **** }
  28:../main.c     **** void TIM2_IRQHandler(void)
  29:../main.c     **** {
 190              		.loc 2 29 0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 1, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 195 00fc 80B4     		push	{r7}
 196              	.LCFI6:
 197              		.cfi_def_cfa_offset 4
 198              		.cfi_offset 7, -4
 199 00fe 00AF     		add	r7, sp, #0
 200              	.LCFI7:
 201              		.cfi_def_cfa_register 7
  30:../main.c     **** 
  31:../main.c     ****   TIM2->SR &= ~TIM_SR_UIF; //Clean UIF Flag
 202              		.loc 2 31 0
 203 0100 4FF08043 		mov	r3, #1073741824
 204 0104 4FF08042 		mov	r2, #1073741824
 205 0108 128A     		ldrh	r2, [r2, #16]	@ movhi
 206 010a 92B2     		uxth	r2, r2
 207 010c 22F00102 		bic	r2, r2, #1
 208 0110 92B2     		uxth	r2, r2
 209 0112 1A82     		strh	r2, [r3, #16]	@ movhi
  32:../main.c     ****   GPIOC->ODR^=GPIO_Pin_13;
 210              		.loc 2 32 0
 211 0114 044B     		ldr	r3, .L9
 212 0116 044A     		ldr	r2, .L9
 213 0118 D268     		ldr	r2, [r2, #12]
 214 011a 82F40052 		eor	r2, r2, #8192
 215 011e DA60     		str	r2, [r3, #12]
  33:../main.c     **** //  if (1 == (i++ & 0x1)) {
  34:../main.c     **** //    GPIOC->BSRR = GPIO_BSRR_BS8;   // Set PC8 bit
  35:../main.c     **** //    GPIOC->BSRR = GPIO_BSRR_BR9;   // Reset PC9 bit
  36:../main.c     **** //  } else {
  37:../main.c     **** //    GPIOC->BSRR = GPIO_BSRR_BS9;   // Set PC9 bit
  38:../main.c     **** //    GPIOC->BSRR = GPIO_BSRR_BR8;   // Reset PC8 bit
  39:../main.c     **** //  }
  40:../main.c     **** }
 216              		.loc 2 40 0
 217 0120 BD46     		mov	sp, r7
 218 0122 80BC     		pop	{r7}
 219 0124 7047     		bx	lr
 220              	.L10:
 221 0126 00BF     		.align	2
 222              	.L9:
 223 0128 00100140 		.word	1073811456
 224              		.cfi_endproc
 225              	.LFE30:
 227              	.Letext0:
 228              		.file 3 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/stm32f10x.h"
 229              		.file 4 "/home/knik/CodeSourcery/Sourcery_CodeBench_Lite_for_ARM_EABI/bin/../lib/gcc/arm-none-eabi
 230              		.file 5 "/home/knik/temp/workspace/stm32_ld_vl/SPL/inc/stm32f10x_gpio.h"
 231              		.file 6 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/system_stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccNNbNYU.s:18     .text:00000000 $t
     /tmp/ccNNbNYU.s:22     .text:00000000 NVIC_EnableIRQ
     /tmp/ccNNbNYU.s:59     .text:00000030 $d
     /tmp/ccNNbNYU.s:67     .bss:00000000 i
     /tmp/ccNNbNYU.s:68     .bss:00000000 $d
     /tmp/ccNNbNYU.s:70     .text:00000034 $t
     /tmp/ccNNbNYU.s:75     .text:00000034 main
     /tmp/ccNNbNYU.s:175    .text:000000e8 $d
     /tmp/ccNNbNYU.s:183    .text:000000fc $t
     /tmp/ccNNbNYU.s:188    .text:000000fc TIM2_IRQHandler
     /tmp/ccNNbNYU.s:223    .text:00000128 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.15d5e41296b380d25e233262bbc38056
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.115ebb8291fa96f8c9e0b9a9b670f703
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe

UNDEFINED SYMBOLS
GPIO_Init
SystemCoreClock
