<stg><name>from_mont.2_Pipeline_VITIS_LOOP_91_1</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln88 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 4294967295, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i:1 %i_94 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_94"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:2 %icmp_ln91 = icmp_eq  i4 %i_94, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln91 = br i1 %icmp_ln91, void %for.inc.i.split, void %for.end.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.split:3 %trunc_ln92 = trunc i4 %i_94

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i.split:4 %zext_ln92_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i.split:5 %zext_ln92_6 = zext i4 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="zext_ln92_6"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:6 %t_i_addr = getelementptr i64 %t_i, i32 0, i32 %zext_ln92_6

]]></Node>
<StgValue><ssdm name="t_i_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i.split:8 %reuse_addr_reg_load = load i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:9 %t_i_load = load i4 %t_i_addr

]]></Node>
<StgValue><ssdm name="t_i_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln92_6

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:12 %zext_ln92_5 = zext i3 %trunc_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:13 %p503_1_addr = getelementptr i64 %p503_1, i32 0, i32 %zext_ln92_5

]]></Node>
<StgValue><ssdm name="p503_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:14 %p503_1_load = load i3 %p503_1_addr

]]></Node>
<StgValue><ssdm name="p503_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:31 %store_ln92 = store i32 %zext_ln92_6, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:3 %add_ln91 = add i4 %i_94, i4 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:9 %t_i_load = load i4 %t_i_addr

]]></Node>
<StgValue><ssdm name="t_i_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:14 %p503_1_load = load i3 %p503_1_addr

]]></Node>
<StgValue><ssdm name="p503_1_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:32 %store_ln88 = store i4 %add_ln91, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i:0 %borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.i.split

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i.split:7 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:11 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %t_i_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %tempReg = sub i64 %reuse_select, i64 %p503_1_load

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:16 %xor_ln105 = xor i64 %p503_1_load, i64 %reuse_select

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:17 %xor_ln105_68 = xor i64 %p503_1_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln105_68"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:18 %or_ln105 = or i64 %xor_ln105_68, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %xor_ln105_69 = xor i64 %reuse_select, i64 %or_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_69"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.split:20 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_69, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.i.exitStub:0 %write_ln92 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.end.i.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:0 %specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln88"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:1 %speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln88"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:2 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:21 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:22 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.split:23 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:24 %xor_ln92 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:25 %and_ln92 = and i1 %borrow, i1 %xor_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:26 %borrowReg = or i1 %and_ln92, i1 %tmp

]]></Node>
<StgValue><ssdm name="borrowReg"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.split:27 %zext_ln92 = zext i1 %borrow

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:28 %sub_ln92 = sub i64 %tempReg, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.i.split:29 %store_ln92 = store i64 %sub_ln92, i4 %t_i_addr

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:30 %store_ln92 = store i64 %sub_ln92, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:33 %br_ln91 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="t_i" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="t_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="borrow_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="borrow_out"/></StgValue>
</port>
<port id="75" name="p503_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="reuse_addr_reg" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_76" to="reuse_reg" fromId="76" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_76" to="i" fromId="76" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln88" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="i" to="store_ln88" fromId="9" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="reuse_reg" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="reuse_addr_reg" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="89" from="i" to="i_94" fromId="9" toId="14">
</dataflow>
<dataflow id="90" from="i_94" to="icmp_ln91" fromId="14" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="icmp_ln91" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="icmp_ln91" to="br_ln91" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="i_94" to="trunc_ln92" fromId="14" toId="17">
</dataflow>
<dataflow id="96" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="zext_ln92_4" fromId="95" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_97" to="zext_ln92_4" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="trunc_ln92" to="zext_ln92_4" fromId="17" toId="18">
</dataflow>
<dataflow id="100" from="zext_ln92_4" to="zext_ln92_6" fromId="18" toId="19">
</dataflow>
<dataflow id="101" from="t_i" to="t_i_addr" fromId="73" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="t_i_addr" fromId="102" toId="20">
</dataflow>
<dataflow id="104" from="zext_ln92_6" to="t_i_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="105" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="7" toId="21">
</dataflow>
<dataflow id="106" from="t_i_addr" to="t_i_load" fromId="20" toId="22">
</dataflow>
<dataflow id="107" from="reuse_addr_reg_load" to="addr_cmp" fromId="21" toId="23">
</dataflow>
<dataflow id="108" from="zext_ln92_6" to="addr_cmp" fromId="19" toId="23">
</dataflow>
<dataflow id="109" from="trunc_ln92" to="zext_ln92_5" fromId="17" toId="24">
</dataflow>
<dataflow id="110" from="p503_1" to="p503_1_addr" fromId="75" toId="25">
</dataflow>
<dataflow id="111" from="StgValue_102" to="p503_1_addr" fromId="102" toId="25">
</dataflow>
<dataflow id="112" from="zext_ln92_5" to="p503_1_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="113" from="p503_1_addr" to="p503_1_load" fromId="25" toId="26">
</dataflow>
<dataflow id="114" from="zext_ln92_6" to="store_ln92" fromId="19" toId="27">
</dataflow>
<dataflow id="115" from="reuse_addr_reg" to="store_ln92" fromId="7" toId="27">
</dataflow>
<dataflow id="116" from="i_94" to="add_ln91" fromId="14" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_117" to="add_ln91" fromId="117" toId="28">
</dataflow>
<dataflow id="119" from="t_i_addr" to="t_i_load" fromId="20" toId="29">
</dataflow>
<dataflow id="120" from="p503_1_addr" to="p503_1_load" fromId="25" toId="30">
</dataflow>
<dataflow id="121" from="add_ln91" to="store_ln88" fromId="28" toId="31">
</dataflow>
<dataflow id="122" from="i" to="store_ln88" fromId="9" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_123" to="borrow" fromId="123" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln0" to="borrow" fromId="13" toId="32">
</dataflow>
<dataflow id="126" from="borrowReg" to="borrow" fromId="49" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln91" to="borrow" fromId="54" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="128" from="reuse_reg" to="reuse_reg_load" fromId="8" toId="33">
</dataflow>
<dataflow id="129" from="addr_cmp" to="reuse_select" fromId="23" toId="34">
</dataflow>
<dataflow id="130" from="reuse_reg_load" to="reuse_select" fromId="33" toId="34">
</dataflow>
<dataflow id="131" from="t_i_load" to="reuse_select" fromId="29" toId="34">
</dataflow>
<dataflow id="132" from="reuse_select" to="tempReg" fromId="34" toId="35">
</dataflow>
<dataflow id="133" from="p503_1_load" to="tempReg" fromId="30" toId="35">
</dataflow>
<dataflow id="134" from="p503_1_load" to="xor_ln105" fromId="30" toId="36">
</dataflow>
<dataflow id="135" from="reuse_select" to="xor_ln105" fromId="34" toId="36">
</dataflow>
<dataflow id="136" from="p503_1_load" to="xor_ln105_68" fromId="30" toId="37">
</dataflow>
<dataflow id="137" from="tempReg" to="xor_ln105_68" fromId="35" toId="37">
</dataflow>
<dataflow id="138" from="xor_ln105_68" to="or_ln105" fromId="37" toId="38">
</dataflow>
<dataflow id="139" from="xor_ln105" to="or_ln105" fromId="36" toId="38">
</dataflow>
<dataflow id="140" from="reuse_select" to="xor_ln105_69" fromId="34" toId="39">
</dataflow>
<dataflow id="141" from="or_ln105" to="xor_ln105_69" fromId="38" toId="39">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="142" toId="40">
</dataflow>
<dataflow id="144" from="xor_ln105_69" to="tmp" fromId="39" toId="40">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp" fromId="145" toId="40">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln88" fromId="147" toId="41">
</dataflow>
<dataflow id="149" from="StgValue_86" to="specpipeline_ln88" fromId="86" toId="41">
</dataflow>
<dataflow id="150" from="StgValue_102" to="specpipeline_ln88" fromId="102" toId="41">
</dataflow>
<dataflow id="151" from="StgValue_102" to="specpipeline_ln88" fromId="102" toId="41">
</dataflow>
<dataflow id="152" from="StgValue_102" to="specpipeline_ln88" fromId="102" toId="41">
</dataflow>
<dataflow id="154" from="empty_44" to="specpipeline_ln88" fromId="153" toId="41">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln88" fromId="155" toId="42">
</dataflow>
<dataflow id="158" from="StgValue_157" to="speclooptripcount_ln88" fromId="157" toId="42">
</dataflow>
<dataflow id="159" from="StgValue_157" to="speclooptripcount_ln88" fromId="157" toId="42">
</dataflow>
<dataflow id="160" from="StgValue_157" to="speclooptripcount_ln88" fromId="157" toId="42">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="161" toId="43">
</dataflow>
<dataflow id="164" from="empty_94" to="specloopname_ln91" fromId="163" toId="43">
</dataflow>
<dataflow id="165" from="StgValue_83" to="sub_ln95" fromId="83" toId="44">
</dataflow>
<dataflow id="166" from="tempReg" to="sub_ln95" fromId="35" toId="44">
</dataflow>
<dataflow id="167" from="tempReg" to="or_ln95" fromId="35" toId="45">
</dataflow>
<dataflow id="168" from="sub_ln95" to="or_ln95" fromId="44" toId="45">
</dataflow>
<dataflow id="169" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_163" fromId="142" toId="46">
</dataflow>
<dataflow id="170" from="or_ln95" to="tmp_163" fromId="45" toId="46">
</dataflow>
<dataflow id="171" from="StgValue_145" to="tmp_163" fromId="145" toId="46">
</dataflow>
<dataflow id="172" from="tmp_163" to="xor_ln92" fromId="46" toId="47">
</dataflow>
<dataflow id="173" from="StgValue_97" to="xor_ln92" fromId="97" toId="47">
</dataflow>
<dataflow id="174" from="borrow" to="and_ln92" fromId="32" toId="48">
</dataflow>
<dataflow id="175" from="xor_ln92" to="and_ln92" fromId="47" toId="48">
</dataflow>
<dataflow id="176" from="and_ln92" to="borrowReg" fromId="48" toId="49">
</dataflow>
<dataflow id="177" from="tmp" to="borrowReg" fromId="40" toId="49">
</dataflow>
<dataflow id="178" from="borrow" to="zext_ln92" fromId="32" toId="50">
</dataflow>
<dataflow id="179" from="tempReg" to="sub_ln92" fromId="35" toId="51">
</dataflow>
<dataflow id="180" from="zext_ln92" to="sub_ln92" fromId="50" toId="51">
</dataflow>
<dataflow id="181" from="sub_ln92" to="store_ln92" fromId="51" toId="52">
</dataflow>
<dataflow id="182" from="t_i_addr" to="store_ln92" fromId="20" toId="52">
</dataflow>
<dataflow id="183" from="sub_ln92" to="store_ln92" fromId="51" toId="53">
</dataflow>
<dataflow id="184" from="reuse_reg" to="store_ln92" fromId="8" toId="53">
</dataflow>
<dataflow id="186" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln92" fromId="185" toId="55">
</dataflow>
<dataflow id="187" from="borrow_out" to="write_ln92" fromId="74" toId="55">
</dataflow>
<dataflow id="188" from="borrow" to="write_ln92" fromId="32" toId="55">
</dataflow>
<dataflow id="189" from="icmp_ln91" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="190" from="icmp_ln91" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="191" from="icmp_ln91" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="192" from="addr_cmp" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="193" from="icmp_ln91" to="StgValue_5" fromId="15" toId="5">
</dataflow>
</dataflows>


</stg>
