static inline unsigned long F_1 ( unsigned int V_1 )\r\n{\r\nreturn ( ( V_1 & V_2 ) <<\r\n( ( V_3 -> V_4 & V_5 ) >= 5 ? 24 : 22 ) ) ;\r\n}\r\nstatic inline unsigned long F_2 ( unsigned int V_1 )\r\n{\r\nreturn ( ( V_1 & V_6 ) + 0x0100 ) <<\r\n( ( V_3 -> V_4 & V_5 ) >= 5 ? 16 : 14 ) ;\r\n}\r\nstatic inline unsigned int F_3 ( int V_7 )\r\n{\r\nunsigned int V_8 = V_7 > 1 ? V_3 -> V_9 : V_3 -> V_10 ;\r\nreturn V_7 % 2 ? V_8 & 0xffff : V_8 >> 16 ;\r\n}\r\nstatic void T_1 F_4 ( void )\r\n{\r\nint V_11 , V_12 , V_13 , V_14 = 0 ;\r\nstruct V_15 V_7 [ 4 ] ;\r\nstruct V_15 V_16 [ 2 ] = { { V_17 , 0 } , { V_18 , 0 } } ;\r\nF_5 ( V_19 L_1 ) ;\r\nfor ( V_11 = 0 ; V_11 < F_6 ( V_7 ) ; V_11 ++ ) {\r\nunsigned int V_20 = F_3 ( V_11 ) ;\r\nif ( ! ( V_20 & V_21 ) )\r\ncontinue;\r\nV_7 [ V_14 ] . V_22 = F_2 ( V_20 ) ;\r\nV_7 [ V_14 ] . V_23 = F_1 ( V_20 ) ;\r\nF_5 ( V_19 L_2 ,\r\nV_11 , V_7 [ V_14 ] . V_22 / 1024 / 1024 , V_7 [ V_14 ] . V_23 ) ;\r\nV_14 ++ ;\r\n}\r\ndo {\r\nunsigned long V_23 , V_22 ;\r\nV_13 = 0 ;\r\nfor ( V_11 = 1 ; V_11 < V_14 ; V_11 ++ )\r\nif ( V_7 [ V_11 - 1 ] . V_23 > V_7 [ V_11 ] . V_23 ) {\r\nV_23 = V_7 [ V_11 ] . V_23 ;\r\nV_22 = V_7 [ V_11 ] . V_22 ;\r\nV_7 [ V_11 ] . V_23 = V_7 [ V_11 - 1 ] . V_23 ;\r\nV_7 [ V_11 ] . V_22 = V_7 [ V_11 - 1 ] . V_22 ;\r\nV_7 [ V_11 - 1 ] . V_23 = V_23 ;\r\nV_7 [ V_11 - 1 ] . V_22 = V_22 ;\r\nV_13 = 1 ;\r\n}\r\n} while ( V_13 );\r\nfor ( V_11 = 0 ; V_11 < V_14 ; V_11 ++ ) {\r\nV_13 = 0 ;\r\nfor ( V_12 = 0 ; V_12 < F_6 ( V_16 ) && ! V_13 ; V_12 ++ )\r\nif ( V_16 [ V_12 ] . V_23 + V_16 [ V_12 ] . V_22 == V_7 [ V_11 ] . V_23 ) {\r\nV_16 [ V_12 ] . V_22 += V_7 [ V_11 ] . V_22 ;\r\nV_13 = 1 ;\r\n}\r\nif ( ! V_13 )\r\nF_5 ( V_24 L_3\r\nL_4 ,\r\nV_7 [ V_11 ] . V_23 ) ;\r\n}\r\nfor ( V_11 = 0 ; V_11 < F_6 ( V_16 ) ; V_11 ++ )\r\nif ( V_16 [ V_11 ] . V_22 )\r\nF_7 ( V_16 [ V_11 ] . V_23 , V_16 [ V_11 ] . V_22 ,\r\nV_25 ) ;\r\n}\r\nvoid T_1 F_8 ( void )\r\n{\r\nT_2 V_20 ;\r\nV_3 = (struct V_26 * )\r\nF_9 ( V_27 , sizeof( struct V_26 ) ) ;\r\nF_5 ( V_19 L_5 ,\r\n( int ) V_3 -> V_4 & V_5 ) ;\r\nV_20 = V_3 -> V_28 ;\r\nV_20 &= ~ V_29 ;\r\nV_3 -> V_28 = V_20 ;\r\nV_3 -> V_30 = V_3 -> V_31 = 0 ;\r\n#ifndef F_10\r\nV_20 = V_3 -> V_28 ;\r\nV_20 |= ( V_32 | V_33 |\r\nV_34 ) ;\r\n#endif\r\nV_3 -> V_28 = V_20 ;\r\nV_20 = V_3 -> V_35 ;\r\nV_20 &= ~ 0xf ;\r\nV_20 |= 0xd ;\r\nV_3 -> V_35 = V_20 ;\r\nV_3 -> V_36 = 0x101 ;\r\nV_20 = V_37 ;\r\nV_20 |= V_38 ;\r\nif ( F_11 () ) {\r\nif ( F_12 ( V_39 -> V_40 ) < 2 ) {\r\nV_20 |= V_41 ;\r\nV_20 |= V_42 ;\r\nV_20 |= V_43 ;\r\nV_20 |= V_44 ;\r\n} else {\r\nV_20 |= V_41 ;\r\nV_20 |= V_42 ;\r\nV_20 |= V_45 ;\r\nV_20 |= V_46 ;\r\nV_20 |= V_47 ;\r\n}\r\n} else {\r\nV_20 |= V_48 ;\r\nV_20 |= V_46 ;\r\n}\r\nV_3 -> V_49 = V_20 ;\r\nF_4 () ;\r\n}\r\nvoid T_1 F_13 ( void ) {}\r\nvoid T_1 F_14 ( void )\r\n{\r\n#ifdef F_10\r\nT_2 V_9 ;\r\nunsigned long V_50 ;\r\nT_3 V_51 ;\r\nF_15 ( & V_51 , V_50 ) ;\r\nV_9 = V_3 -> V_9 ;\r\nV_3 -> V_9 = ( V_9 & 0xffff0000 ) | 0x2060 ;\r\nF_16 () ;\r\n* ( unsigned long * ) F_17 ( 0x60000000 ) = 0 ;\r\nF_16 () ;\r\nV_3 -> V_52 = ( V_3 -> V_52 & ~ 0xf ) | 4 ;\r\nF_16 () ;\r\nV_3 -> V_9 = V_9 ;\r\nF_16 () ;\r\nF_18 ( & V_51 , V_50 ) ;\r\n#endif\r\n}
