# JLogic
JLogic is an open-source logic gate simulator, written in Java.

Table of Contents
=================
* [Examples](#examples)
  * [Multiplexer](#multiplexer)
  * [Data Latch (1-Bit)](#data-latch-1-bit)
  * [Data Latch (4-Bit)](#data-latch-4-bit)

Examples
========
Please note that everything visually seen (gates, wires, ...) is highly subject to change.

Multiplexer
-----------
![Example: Multiplexer](https://github.com/DynxstyGIT/JLogic/assets/48297101/57112985-7ad0-4df7-aa0a-f081e79262a5)

Data Latch (1-Bit)
------------------
![Example: D-Latch (1-Bit)](https://github.com/DynxstyGIT/JLogic/assets/48297101/2faec88f-1221-4707-888f-ff88d55cdaac)

Data Latch (4-Bit)
------------------
![Example: D-Latch (4-Bit)](https://github.com/DynxstyGIT/JLogic/assets/48297101/09acbf1e-4c6e-4f4c-ae6c-950114d278e5)




