#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x563c4f8a33c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x563c4f82fbf0 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "MEMORY" 2'b10,
   "WRITEBACK" 2'b11
 ;
S_0x563c4f898a00 .scope module, "sim_test" "sim_test" 3 3;
 .timescale -9 -12;
v0x563c4f8c4ff0_0 .var "Clk", 0 0;
v0x563c4f8c50b0_0 .net "DataAdr", 31 0, v0x563c4f8bccb0_0;  1 drivers
v0x563c4f8c5170_0 .net "MemWrite", 0 0, L_0x563c4f8c5b40;  1 drivers
v0x563c4f8c5210_0 .net "WriteData", 31 0, L_0x563c4f8d8680;  1 drivers
v0x563c4f8c52b0_0 .var "reset", 0 0;
S_0x563c4f89f8b0 .scope module, "_top" "top" 3 9, 4 1 0, S_0x563c4f898a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x563c4f8c4800_0 .net "Clk", 0 0, v0x563c4f8c4ff0_0;  1 drivers
v0x563c4f8c48c0_0 .net "DataAdr", 31 0, v0x563c4f8bccb0_0;  alias, 1 drivers
v0x563c4f8c4980_0 .net "Instr", 31 0, L_0x563c4f8c6690;  1 drivers
v0x563c4f8c4ab0_0 .net "MemWrite", 0 0, L_0x563c4f8c5b40;  alias, 1 drivers
v0x563c4f8c4be0_0 .net "PC", 31 0, v0x563c4f8bf6f0_0;  1 drivers
v0x563c4f8c4ca0_0 .net "ReadData", 31 0, L_0x563c4f8d8c70;  1 drivers
v0x563c4f8c4df0_0 .net "WriteData", 31 0, L_0x563c4f8d8680;  alias, 1 drivers
v0x563c4f8c4eb0_0 .net "reset", 0 0, v0x563c4f8c52b0_0;  1 drivers
S_0x563c4f89c650 .scope module, "dmem" "dmem" 4 10, 5 1 0, S_0x563c4f89f8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x563c4f8d8c70 .functor BUFZ 32, L_0x563c4f8d89d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563c4f899250_0 .net "Clk", 0 0, v0x563c4f8c4ff0_0;  alias, 1 drivers
v0x563c4f8b9020 .array "RAM", 0 63, 31 0;
v0x563c4f8b90e0_0 .net *"_ivl_0", 31 0, L_0x563c4f8d89d0;  1 drivers
v0x563c4f8b91a0_0 .net *"_ivl_3", 29 0, L_0x563c4f8d8a70;  1 drivers
v0x563c4f8b9280_0 .net "a", 31 0, v0x563c4f8bccb0_0;  alias, 1 drivers
v0x563c4f8b93b0_0 .net "rd", 31 0, L_0x563c4f8d8c70;  alias, 1 drivers
v0x563c4f8b9490_0 .net "wd", 31 0, L_0x563c4f8d8680;  alias, 1 drivers
v0x563c4f8b9570_0 .net "we", 0 0, L_0x563c4f8c5b40;  alias, 1 drivers
E_0x563c4f84a4b0 .event posedge, v0x563c4f899250_0;
L_0x563c4f8d89d0 .array/port v0x563c4f8b9020, L_0x563c4f8d8a70;
L_0x563c4f8d8a70 .part v0x563c4f8bccb0_0, 2, 30;
S_0x563c4f8b96d0 .scope module, "imem" "imem" 4 9, 6 1 0, S_0x563c4f89f8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x563c4f8c6690 .functor BUFZ 32, L_0x563c4f8d87f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563c4f8b98d0 .array "RAM", 0 63, 31 0;
v0x563c4f8b99b0_0 .net *"_ivl_0", 31 0, L_0x563c4f8d87f0;  1 drivers
v0x563c4f8b9a90_0 .net *"_ivl_3", 29 0, L_0x563c4f8d8890;  1 drivers
v0x563c4f8b9b50_0 .net "a", 31 0, v0x563c4f8bf6f0_0;  alias, 1 drivers
v0x563c4f8b9c30_0 .net "rd", 31 0, L_0x563c4f8c6690;  alias, 1 drivers
L_0x563c4f8d87f0 .array/port v0x563c4f8b98d0, L_0x563c4f8d8890;
L_0x563c4f8d8890 .part v0x563c4f8bf6f0_0, 2, 30;
S_0x563c4f8b9dc0 .scope module, "rvpipe" "riscvpipeline" 4 7, 7 1 0, S_0x563c4f89f8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "Instr";
    .port_info 3 /INPUT 32 "ReadData";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "ALUResult";
    .port_info 7 /OUTPUT 32 "WriteData";
v0x563c4f8c3780_0 .net "ALUControl", 2 0, v0x563c4f8ba5f0_0;  1 drivers
v0x563c4f8c38f0_0 .net "ALUResult", 31 0, v0x563c4f8bccb0_0;  alias, 1 drivers
v0x563c4f8c3a40_0 .net "ALUSrc", 0 0, L_0x563c4f8c5aa0;  1 drivers
v0x563c4f8c3b70_0 .net "Clk", 0 0, v0x563c4f8c4ff0_0;  alias, 1 drivers
v0x563c4f8c3ca0_0 .net "ImmSrc", 1 0, L_0x563c4f8c5a00;  1 drivers
v0x563c4f8c3dd0_0 .net "Instr", 31 0, L_0x563c4f8c6690;  alias, 1 drivers
v0x563c4f8c3e90_0 .net "Jump", 0 0, L_0x563c4f8c5e90;  1 drivers
v0x563c4f8c3f30_0 .net "MemWrite", 0 0, L_0x563c4f8c5b40;  alias, 1 drivers
v0x563c4f8c3fd0_0 .net "PC", 31 0, v0x563c4f8bf6f0_0;  alias, 1 drivers
v0x563c4f8c4120_0 .net "PCSrc", 0 0, L_0x563c4f8c6280;  1 drivers
v0x563c4f8c41c0_0 .net "ReadData", 31 0, L_0x563c4f8d8c70;  alias, 1 drivers
v0x563c4f8c4280_0 .net "RegWrite", 0 0, L_0x563c4f8c5960;  1 drivers
v0x563c4f8c43b0_0 .net "ResultSrc", 1 0, L_0x563c4f8c5c70;  1 drivers
v0x563c4f8c4500_0 .net "WriteData", 31 0, L_0x563c4f8d8680;  alias, 1 drivers
v0x563c4f8c45c0_0 .net "Zero", 0 0, v0x563c4f8c3400_0;  1 drivers
v0x563c4f8c4660_0 .net "reset", 0 0, v0x563c4f8c52b0_0;  alias, 1 drivers
L_0x563c4f8c6410 .part L_0x563c4f8c6690, 0, 7;
L_0x563c4f8c64b0 .part L_0x563c4f8c6690, 12, 3;
L_0x563c4f8c6550 .part L_0x563c4f8c6690, 30, 1;
S_0x563c4f8ba0c0 .scope module, "c" "controller" 7 12, 8 1 0, S_0x563c4f8b9dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0x563c4f8c6210 .functor AND 1, L_0x563c4f8c5d10, v0x563c4f8c3400_0, C4<1>, C4<1>;
L_0x563c4f8c6280 .functor OR 1, L_0x563c4f8c6210, L_0x563c4f8c5e90, C4<0>, C4<0>;
v0x563c4f8bb900_0 .net "ALUControl", 2 0, v0x563c4f8ba5f0_0;  alias, 1 drivers
v0x563c4f8bb9e0_0 .net "ALUOp", 1 0, L_0x563c4f8c5df0;  1 drivers
v0x563c4f8bba80_0 .net "ALUSrc", 0 0, L_0x563c4f8c5aa0;  alias, 1 drivers
v0x563c4f8bbb50_0 .net "Branch", 0 0, L_0x563c4f8c5d10;  1 drivers
v0x563c4f8bbc20_0 .net "ImmSrc", 1 0, L_0x563c4f8c5a00;  alias, 1 drivers
v0x563c4f8bbd10_0 .net "Jump", 0 0, L_0x563c4f8c5e90;  alias, 1 drivers
v0x563c4f8bbde0_0 .net "MemWrite", 0 0, L_0x563c4f8c5b40;  alias, 1 drivers
v0x563c4f8bbed0_0 .net "PCSrc", 0 0, L_0x563c4f8c6280;  alias, 1 drivers
v0x563c4f8bbf70_0 .net "RegWrite", 0 0, L_0x563c4f8c5960;  alias, 1 drivers
v0x563c4f8bc0a0_0 .net "ResultSrc", 1 0, L_0x563c4f8c5c70;  alias, 1 drivers
v0x563c4f8bc170_0 .net "Zero", 0 0, v0x563c4f8c3400_0;  alias, 1 drivers
v0x563c4f8bc210_0 .net *"_ivl_2", 0 0, L_0x563c4f8c6210;  1 drivers
v0x563c4f8bc2b0_0 .net "funct3", 2 0, L_0x563c4f8c64b0;  1 drivers
v0x563c4f8bc380_0 .net "funct7b5", 0 0, L_0x563c4f8c6550;  1 drivers
v0x563c4f8bc450_0 .net "op", 6 0, L_0x563c4f8c6410;  1 drivers
L_0x563c4f8c6170 .part L_0x563c4f8c6410, 5, 1;
S_0x563c4f8ba3d0 .scope module, "ad" "aludec" 8 17, 9 1 0, S_0x563c4f8ba0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0x563c4f8c6100 .functor AND 1, L_0x563c4f8c6550, L_0x563c4f8c6170, C4<1>, C4<1>;
v0x563c4f8ba5f0_0 .var "ALUControl", 2 0;
v0x563c4f8ba6f0_0 .net "ALUOp", 1 0, L_0x563c4f8c5df0;  alias, 1 drivers
v0x563c4f8ba7d0_0 .net "RtypeSub", 0 0, L_0x563c4f8c6100;  1 drivers
v0x563c4f8ba870_0 .net "funct3", 2 0, L_0x563c4f8c64b0;  alias, 1 drivers
v0x563c4f8ba950_0 .net "funct7b5", 0 0, L_0x563c4f8c6550;  alias, 1 drivers
v0x563c4f8baa60_0 .net "opb5", 0 0, L_0x563c4f8c6170;  1 drivers
E_0x563c4f84ad20 .event anyedge, v0x563c4f8ba6f0_0, v0x563c4f8ba870_0, v0x563c4f8ba7d0_0;
S_0x563c4f8babc0 .scope module, "md" "maindec" 8 15, 10 1 0, S_0x563c4f8ba0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0x563c4f8baf10_0 .net "ALUOp", 1 0, L_0x563c4f8c5df0;  alias, 1 drivers
v0x563c4f8baff0_0 .net "ALUSrc", 0 0, L_0x563c4f8c5aa0;  alias, 1 drivers
v0x563c4f8bb090_0 .net "Branch", 0 0, L_0x563c4f8c5d10;  alias, 1 drivers
v0x563c4f8bb130_0 .net "ImmSrc", 1 0, L_0x563c4f8c5a00;  alias, 1 drivers
v0x563c4f8bb210_0 .net "Jump", 0 0, L_0x563c4f8c5e90;  alias, 1 drivers
v0x563c4f8bb320_0 .net "MemWrite", 0 0, L_0x563c4f8c5b40;  alias, 1 drivers
v0x563c4f8bb3c0_0 .net "RegWrite", 0 0, L_0x563c4f8c5960;  alias, 1 drivers
v0x563c4f8bb460_0 .net "ResultSrc", 1 0, L_0x563c4f8c5c70;  alias, 1 drivers
v0x563c4f8bb540_0 .net *"_ivl_10", 10 0, v0x563c4f8bb620_0;  1 drivers
v0x563c4f8bb620_0 .var "controls", 10 0;
v0x563c4f8bb700_0 .net "op", 6 0, L_0x563c4f8c6410;  alias, 1 drivers
E_0x563c4f82ec80 .event anyedge, v0x563c4f8bb700_0;
L_0x563c4f8c5960 .part v0x563c4f8bb620_0, 10, 1;
L_0x563c4f8c5a00 .part v0x563c4f8bb620_0, 8, 2;
L_0x563c4f8c5aa0 .part v0x563c4f8bb620_0, 7, 1;
L_0x563c4f8c5b40 .part v0x563c4f8bb620_0, 6, 1;
L_0x563c4f8c5c70 .part v0x563c4f8bb620_0, 4, 2;
L_0x563c4f8c5d10 .part v0x563c4f8bb620_0, 3, 1;
L_0x563c4f8c5df0 .part v0x563c4f8bb620_0, 1, 2;
L_0x563c4f8c5e90 .part v0x563c4f8bb620_0, 0, 1;
S_0x563c4f8bc660 .scope module, "dp" "datapath" 7 13, 11 1 0, S_0x563c4f8b9dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 32 "Instr";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /INPUT 3 "ALUControl";
    .port_info 10 /OUTPUT 1 "Zero";
    .port_info 11 /OUTPUT 32 "PC";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
v0x563c4f8c2490_0 .net "ALUControl", 2 0, v0x563c4f8ba5f0_0;  alias, 1 drivers
v0x563c4f8c2570_0 .net "ALUResult", 31 0, v0x563c4f8bccb0_0;  alias, 1 drivers
v0x563c4f8c2630_0 .net "ALUSrc", 0 0, L_0x563c4f8c5aa0;  alias, 1 drivers
v0x563c4f8c26d0_0 .net "ImmExt", 31 0, v0x563c4f8bd390_0;  1 drivers
v0x563c4f8c2770_0 .net "ImmSrc", 1 0, L_0x563c4f8c5a00;  alias, 1 drivers
v0x563c4f8c2880_0 .net "Instr", 31 0, L_0x563c4f8c6690;  alias, 1 drivers
v0x563c4f8c2990_0 .net "PC", 31 0, v0x563c4f8bf6f0_0;  alias, 1 drivers
v0x563c4f8c2a50_0 .net "PCNext", 31 0, L_0x563c4f8d6950;  1 drivers
v0x563c4f8c2b10_0 .net "PCPlus4", 31 0, L_0x563c4f8c65f0;  1 drivers
v0x563c4f8c2c60_0 .net "PCSrc", 0 0, L_0x563c4f8c6280;  alias, 1 drivers
v0x563c4f8c2d00_0 .net "PCTarget", 31 0, L_0x563c4f8d67a0;  1 drivers
v0x563c4f8c2e10_0 .net "ReadData", 31 0, L_0x563c4f8d8c70;  alias, 1 drivers
v0x563c4f8c2f20_0 .net "RegWrite", 0 0, L_0x563c4f8c5960;  alias, 1 drivers
v0x563c4f8c2fc0_0 .net "Result", 31 0, L_0x563c4f8d6e30;  1 drivers
v0x563c4f8c3080_0 .net "ResultSrc", 1 0, L_0x563c4f8c5c70;  alias, 1 drivers
v0x563c4f8c3120_0 .net "SrcA", 31 0, L_0x563c4f8d7590;  1 drivers
v0x563c4f8c3230_0 .net "SrcB", 31 0, L_0x563c4f8d8370;  1 drivers
v0x563c4f8c3340_0 .net "WriteData", 31 0, L_0x563c4f8d8680;  alias, 1 drivers
v0x563c4f8c3400_0 .var "Zero", 0 0;
v0x563c4f8c34a0_0 .net "clk", 0 0, v0x563c4f8c4ff0_0;  alias, 1 drivers
v0x563c4f8c3540_0 .net "reset", 0 0, v0x563c4f8c52b0_0;  alias, 1 drivers
L_0x563c4f8d76e0 .part L_0x563c4f8c6690, 15, 5;
L_0x563c4f8d7890 .part L_0x563c4f8c6690, 20, 5;
L_0x563c4f8d7930 .part L_0x563c4f8c6690, 7, 5;
S_0x563c4f8bc970 .scope module, "alu" "alu" 11 30, 12 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 32 "ALUResult";
v0x563c4f8bcb80_0 .net "ALUControl", 2 0, v0x563c4f8ba5f0_0;  alias, 1 drivers
v0x563c4f8bccb0_0 .var "ALUResult", 31 0;
v0x563c4f8bcd70_0 .net "SrcA", 31 0, L_0x563c4f8d7590;  alias, 1 drivers
v0x563c4f8bce40_0 .net "SrcB", 31 0, L_0x563c4f8d8370;  alias, 1 drivers
v0x563c4f8bcf20_0 .net "Zero", 0 0, v0x563c4f8c3400_0;  alias, 1 drivers
S_0x563c4f8bd0c0 .scope module, "ext" "extend" 11 26, 13 2 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x563c4f8bd390_0 .var "immext", 31 0;
v0x563c4f8bd490_0 .net "immsrc", 1 0, L_0x563c4f8c5a00;  alias, 1 drivers
v0x563c4f8bd5a0_0 .net "instr", 31 0, L_0x563c4f8c6690;  alias, 1 drivers
v0x563c4f8bd640_0 .net "instr11_7", 4 0, L_0x563c4f8d7cf0;  1 drivers
v0x563c4f8bd700_0 .net "instr11_8", 3 0, L_0x563c4f8d8080;  1 drivers
v0x563c4f8bd830_0 .net "instr19_12", 7 0, L_0x563c4f8d8170;  1 drivers
v0x563c4f8bd910_0 .net "instr20", 0 0, L_0x563c4f8d7bb0;  1 drivers
v0x563c4f8bd9d0_0 .net "instr30_21", 9 0, L_0x563c4f8d8240;  1 drivers
v0x563c4f8bdab0_0 .net "instr30_25", 5 0, L_0x563c4f8d7fe0;  1 drivers
v0x563c4f8bdc20_0 .net "instr31", 0 0, L_0x563c4f8d7a70;  1 drivers
v0x563c4f8bdce0_0 .net "instr31_20", 11 0, L_0x563c4f8d79d0;  1 drivers
v0x563c4f8bddc0_0 .net "instr31_25", 6 0, L_0x563c4f8d7c50;  1 drivers
v0x563c4f8bdea0_0 .net "instr7", 0 0, L_0x563c4f8d7b10;  1 drivers
E_0x563c4f8a3150/0 .event anyedge, v0x563c4f8bb130_0, v0x563c4f8bdc20_0, v0x563c4f8bdce0_0, v0x563c4f8bddc0_0;
E_0x563c4f8a3150/1 .event anyedge, v0x563c4f8bd640_0, v0x563c4f8bdea0_0, v0x563c4f8bdab0_0, v0x563c4f8bd700_0;
E_0x563c4f8a3150/2 .event anyedge, v0x563c4f8bd830_0, v0x563c4f8bd910_0, v0x563c4f8bd9d0_0;
E_0x563c4f8a3150 .event/or E_0x563c4f8a3150/0, E_0x563c4f8a3150/1, E_0x563c4f8a3150/2;
L_0x563c4f8d79d0 .part L_0x563c4f8c6690, 20, 12;
L_0x563c4f8d7a70 .part L_0x563c4f8c6690, 31, 1;
L_0x563c4f8d7b10 .part L_0x563c4f8c6690, 7, 1;
L_0x563c4f8d7bb0 .part L_0x563c4f8c6690, 20, 1;
L_0x563c4f8d7c50 .part L_0x563c4f8c6690, 25, 7;
L_0x563c4f8d7cf0 .part L_0x563c4f8c6690, 7, 5;
L_0x563c4f8d7fe0 .part L_0x563c4f8c6690, 25, 6;
L_0x563c4f8d8080 .part L_0x563c4f8c6690, 8, 4;
L_0x563c4f8d8170 .part L_0x563c4f8c6690, 12, 8;
L_0x563c4f8d8240 .part L_0x563c4f8c6690, 21, 10;
S_0x563c4f8bdfe0 .scope module, "pcadd4" "adder" 11 20, 14 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x563c4f8be1c0_0 .net "a", 31 0, v0x563c4f8bf6f0_0;  alias, 1 drivers
L_0x7fcd4d7d5018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563c4f8be2b0_0 .net "b", 31 0, L_0x7fcd4d7d5018;  1 drivers
v0x563c4f8be370_0 .net "out", 31 0, L_0x563c4f8c65f0;  alias, 1 drivers
L_0x563c4f8c65f0 .arith/sum 32, v0x563c4f8bf6f0_0, L_0x7fcd4d7d5018;
S_0x563c4f8be4e0 .scope module, "pcaddbranch" "adder" 11 21, 14 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x563c4f8be710_0 .net "a", 31 0, v0x563c4f8bf6f0_0;  alias, 1 drivers
v0x563c4f8be840_0 .net "b", 31 0, v0x563c4f8bd390_0;  alias, 1 drivers
v0x563c4f8be900_0 .net "out", 31 0, L_0x563c4f8d67a0;  alias, 1 drivers
L_0x563c4f8d67a0 .arith/sum 32, v0x563c4f8bf6f0_0, v0x563c4f8bd390_0;
S_0x563c4f8bea50 .scope module, "pcmux" "mux2" 11 22, 15 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0x563c4f8bec80 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x563c4f8bede0_0 .net "d0", 31 0, L_0x563c4f8c65f0;  alias, 1 drivers
v0x563c4f8beed0_0 .net "d1", 31 0, L_0x563c4f8d67a0;  alias, 1 drivers
v0x563c4f8befa0_0 .net "out", 31 0, L_0x563c4f8d6950;  alias, 1 drivers
v0x563c4f8bf070_0 .net "s", 0 0, L_0x563c4f8c6280;  alias, 1 drivers
L_0x563c4f8d6950 .functor MUXZ 32, L_0x563c4f8c65f0, L_0x563c4f8d67a0, L_0x563c4f8c6280, C4<>;
S_0x563c4f8bf1d0 .scope module, "pcreg" "flopr" 11 19, 16 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x563c4f8bf3b0 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x563c4f8bf530_0 .net "clk", 0 0, v0x563c4f8c4ff0_0;  alias, 1 drivers
v0x563c4f8bf620_0 .net "d", 31 0, L_0x563c4f8d6950;  alias, 1 drivers
v0x563c4f8bf6f0_0 .var "q", 31 0;
v0x563c4f8bf7c0_0 .net "reset", 0 0, v0x563c4f8c52b0_0;  alias, 1 drivers
E_0x563c4f8a3600 .event posedge, v0x563c4f8bf7c0_0, v0x563c4f899250_0;
S_0x563c4f8bf910 .scope module, "resultmux" "mux3" 11 31, 17 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
P_0x563c4f8bfaf0 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v0x563c4f8bfbc0_0 .net *"_ivl_1", 0 0, L_0x563c4f8d8410;  1 drivers
v0x563c4f8bfcc0_0 .net *"_ivl_3", 0 0, L_0x563c4f8d84e0;  1 drivers
v0x563c4f8bfda0_0 .net *"_ivl_4", 31 0, L_0x563c4f8d85b0;  1 drivers
v0x563c4f8bfe90_0 .net "d0", 31 0, v0x563c4f8bccb0_0;  alias, 1 drivers
v0x563c4f8bffa0_0 .net "d1", 31 0, L_0x563c4f8d8c70;  alias, 1 drivers
v0x563c4f8c00b0_0 .net "d2", 31 0, L_0x563c4f8c65f0;  alias, 1 drivers
v0x563c4f8c01a0_0 .net "out", 31 0, L_0x563c4f8d8680;  alias, 1 drivers
v0x563c4f8c0260_0 .net "s", 1 0, L_0x563c4f8c5c70;  alias, 1 drivers
L_0x563c4f8d8410 .part L_0x563c4f8c5c70, 1, 1;
L_0x563c4f8d84e0 .part L_0x563c4f8c5c70, 0, 1;
L_0x563c4f8d85b0 .functor MUXZ 32, v0x563c4f8bccb0_0, L_0x563c4f8d8c70, L_0x563c4f8d84e0, C4<>;
L_0x563c4f8d8680 .functor MUXZ 32, L_0x563c4f8d85b0, L_0x563c4f8c65f0, L_0x563c4f8d8410, C4<>;
S_0x563c4f8c03f0 .scope module, "rf" "regfile" 11 25, 18 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x563c4f8c06f0_0 .net *"_ivl_0", 31 0, L_0x563c4f8d6ac0;  1 drivers
v0x563c4f8c07f0_0 .net *"_ivl_10", 6 0, L_0x563c4f8d6cc0;  1 drivers
L_0x7fcd4d7d50f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c08d0_0 .net *"_ivl_13", 1 0, L_0x7fcd4d7d50f0;  1 drivers
L_0x7fcd4d7d5138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c0990_0 .net/2u *"_ivl_14", 31 0, L_0x7fcd4d7d5138;  1 drivers
v0x563c4f8c0a70_0 .net *"_ivl_18", 31 0, L_0x563c4f8d7010;  1 drivers
L_0x7fcd4d7d5180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c0ba0_0 .net *"_ivl_21", 26 0, L_0x7fcd4d7d5180;  1 drivers
L_0x7fcd4d7d51c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c0c80_0 .net/2u *"_ivl_22", 31 0, L_0x7fcd4d7d51c8;  1 drivers
v0x563c4f8c0d60_0 .net *"_ivl_24", 0 0, L_0x563c4f8d7140;  1 drivers
v0x563c4f8c0e20_0 .net *"_ivl_26", 31 0, L_0x563c4f8d7280;  1 drivers
v0x563c4f8c0f00_0 .net *"_ivl_28", 6 0, L_0x563c4f8d7370;  1 drivers
L_0x7fcd4d7d5060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c0fe0_0 .net *"_ivl_3", 26 0, L_0x7fcd4d7d5060;  1 drivers
L_0x7fcd4d7d5210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c10c0_0 .net *"_ivl_31", 1 0, L_0x7fcd4d7d5210;  1 drivers
L_0x7fcd4d7d5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c11a0_0 .net/2u *"_ivl_32", 31 0, L_0x7fcd4d7d5258;  1 drivers
L_0x7fcd4d7d50a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563c4f8c1280_0 .net/2u *"_ivl_4", 31 0, L_0x7fcd4d7d50a8;  1 drivers
v0x563c4f8c1360_0 .net *"_ivl_6", 0 0, L_0x563c4f8d6b80;  1 drivers
v0x563c4f8c1420_0 .net *"_ivl_8", 31 0, L_0x563c4f8d6c20;  1 drivers
v0x563c4f8c1500_0 .net "clk", 0 0, v0x563c4f8c4ff0_0;  alias, 1 drivers
v0x563c4f8c15a0_0 .net "read_data1", 31 0, L_0x563c4f8d6e30;  alias, 1 drivers
v0x563c4f8c1680_0 .net "read_data2", 31 0, L_0x563c4f8d7590;  alias, 1 drivers
v0x563c4f8c1740_0 .net "read_reg1", 4 0, L_0x563c4f8d76e0;  1 drivers
v0x563c4f8c1800_0 .net "read_reg2", 4 0, L_0x563c4f8d7890;  1 drivers
v0x563c4f8c18e0 .array "rf", 0 31, 31 0;
v0x563c4f8c19a0_0 .net "write_data", 31 0, L_0x563c4f8d8680;  alias, 1 drivers
v0x563c4f8c1ab0_0 .net "write_enable", 0 0, L_0x563c4f8c5960;  alias, 1 drivers
v0x563c4f8c1ba0_0 .net "write_reg", 4 0, L_0x563c4f8d7930;  1 drivers
L_0x563c4f8d6ac0 .concat [ 5 27 0 0], L_0x563c4f8d76e0, L_0x7fcd4d7d5060;
L_0x563c4f8d6b80 .cmp/ne 32, L_0x563c4f8d6ac0, L_0x7fcd4d7d50a8;
L_0x563c4f8d6c20 .array/port v0x563c4f8c18e0, L_0x563c4f8d6cc0;
L_0x563c4f8d6cc0 .concat [ 5 2 0 0], L_0x563c4f8d76e0, L_0x7fcd4d7d50f0;
L_0x563c4f8d6e30 .functor MUXZ 32, L_0x7fcd4d7d5138, L_0x563c4f8d6c20, L_0x563c4f8d6b80, C4<>;
L_0x563c4f8d7010 .concat [ 5 27 0 0], L_0x563c4f8d7890, L_0x7fcd4d7d5180;
L_0x563c4f8d7140 .cmp/ne 32, L_0x563c4f8d7010, L_0x7fcd4d7d51c8;
L_0x563c4f8d7280 .array/port v0x563c4f8c18e0, L_0x563c4f8d7370;
L_0x563c4f8d7370 .concat [ 5 2 0 0], L_0x563c4f8d7890, L_0x7fcd4d7d5210;
L_0x563c4f8d7590 .functor MUXZ 32, L_0x7fcd4d7d5258, L_0x563c4f8d7280, L_0x563c4f8d7140, C4<>;
S_0x563c4f8c1dd0 .scope module, "srcbmux" "mux2" 11 29, 15 1 0, S_0x563c4f8bc660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0x563c4f8bec30 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x563c4f8c20b0_0 .net "d0", 31 0, L_0x563c4f8d8680;  alias, 1 drivers
v0x563c4f8c2190_0 .net "d1", 31 0, v0x563c4f8bd390_0;  alias, 1 drivers
v0x563c4f8c22a0_0 .net "out", 31 0, L_0x563c4f8d8370;  alias, 1 drivers
v0x563c4f8c2340_0 .net "s", 0 0, L_0x563c4f8c5aa0;  alias, 1 drivers
L_0x563c4f8d8370 .functor MUXZ 32, L_0x563c4f8d8680, v0x563c4f8bd390_0, L_0x563c4f8c5aa0, C4<>;
S_0x563c4f896670 .scope module, "stat" "stat" 19 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 2 "out";
L_0x563c4f8d8d30 .functor BUFZ 2, v0x563c4f8c5800_0, C4<00>, C4<00>, C4<00>;
o0x7fcd4dc81fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563c4f8c54c0_0 .net "clk", 0 0, o0x7fcd4dc81fc8;  0 drivers
v0x563c4f8c55a0_0 .var "next_state", 1 0;
v0x563c4f8c5680_0 .net "out", 1 0, L_0x563c4f8d8d30;  1 drivers
o0x7fcd4dc82058 .functor BUFZ 1, C4<z>; HiZ drive
v0x563c4f8c5740_0 .net "reset", 0 0, o0x7fcd4dc82058;  0 drivers
v0x563c4f8c5800_0 .var "state", 1 0;
E_0x563c4f8c53e0 .event posedge, v0x563c4f8c5740_0, v0x563c4f8c54c0_0;
E_0x563c4f8c5460 .event anyedge, v0x563c4f8c5800_0;
    .scope S_0x563c4f8babc0;
T_0 ;
Ewait_0 .event/or E_0x563c4f82ec80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x563c4f8bb700_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0x563c4f8bb620_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x563c4f8bb620_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x563c4f8bb620_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0x563c4f8bb620_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x563c4f8bb620_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x563c4f8bb620_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0x563c4f8bb620_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x563c4f8ba3d0;
T_1 ;
Ewait_1 .event/or E_0x563c4f84ad20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x563c4f8ba6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x563c4f8ba870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x563c4f8ba7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c4f8ba5f0_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563c4f8bf1d0;
T_2 ;
    %wait E_0x563c4f8a3600;
    %load/vec4 v0x563c4f8bf7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563c4f8bf6f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563c4f8bf620_0;
    %assign/vec4 v0x563c4f8bf6f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563c4f8c03f0;
T_3 ;
    %wait E_0x563c4f84a4b0;
    %load/vec4 v0x563c4f8c1ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563c4f8c19a0_0;
    %load/vec4 v0x563c4f8c1ba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c4f8c18e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563c4f8bd0c0;
T_4 ;
Ewait_2 .event/or E_0x563c4f8a3150, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x563c4f8bd490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x563c4f8bd390_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x563c4f8bdc20_0;
    %replicate 20;
    %load/vec4 v0x563c4f8bdce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563c4f8bd390_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x563c4f8bdc20_0;
    %replicate 20;
    %load/vec4 v0x563c4f8bddc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c4f8bd640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563c4f8bd390_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x563c4f8bdc20_0;
    %replicate 20;
    %load/vec4 v0x563c4f8bdea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c4f8bdab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c4f8bd700_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x563c4f8bd390_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x563c4f8bdc20_0;
    %replicate 12;
    %load/vec4 v0x563c4f8bd830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c4f8bd910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c4f8bd9d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x563c4f8bd390_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563c4f8b96d0;
T_5 ;
    %vpi_call/w 6 7 "$readmemh", "../sim/riscvtest.txt", v0x563c4f8b98d0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x563c4f89c650;
T_6 ;
    %wait E_0x563c4f84a4b0;
    %load/vec4 v0x563c4f8b9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x563c4f8b9490_0;
    %load/vec4 v0x563c4f8b9280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c4f8b9020, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563c4f898a00;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v0x563c4f8c4ff0_0;
    %inv;
    %store/vec4 v0x563c4f8c4ff0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563c4f898a00;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c4f8c52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c4f8c4ff0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c4f8c52b0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x563c4f898a00;
T_9 ;
    %vpi_call/w 3 22 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563c4f898a00 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x563c4f896670;
T_10 ;
Ewait_3 .event/or E_0x563c4f8c5460, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x563c4f8c5800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563c4f8c55a0_0, 0, 2;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563c4f8c55a0_0, 0, 2;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563c4f8c55a0_0, 0, 2;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563c4f8c55a0_0, 0, 2;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x563c4f896670;
T_11 ;
    %wait E_0x563c4f8c53e0;
    %load/vec4 v0x563c4f8c5740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563c4f8c5800_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x563c4f8c55a0_0;
    %assign/vec4 v0x563c4f8c5800_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "sim_test.sv";
    "../src/core/top.sv";
    "../src/memory/dmem.sv";
    "../src/memory/imem.sv";
    "../src/core/riscvpipeline.sv";
    "../src/core/controller/controller.sv";
    "../src/core/controller/aludec.sv";
    "../src/core/controller/maindec.sv";
    "../src/core/datapath/datapath.sv";
    "../src/core/circuit/alu.sv";
    "../src/core/circuit/extend.sv";
    "../src/core/circuit/adder.sv";
    "../src/core/circuit/mux2.sv";
    "../src/core/circuit/flopr.sv";
    "../src/core/circuit/mux3.sv";
    "../src/core/circuit/regfile.sv";
    "../src/core/circuit/stat.sv";
