

================================================================
== Synthesis Summary Report of 'gSumIf'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:41:20 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        gSumIf
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |       Modules      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |       & Loops      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ gSumIf            |  Timing|  -0.04|     5072|  2.536e+04|         -|     5073|     -|        no|     -|  25 (~0%)|  4279 (~0%)|  3310 (~0%)|    -|
    | o VITIS_LOOP_17_1  |      II|   3.65|     5070|  2.535e+04|        76|        5|  1000|       yes|     -|         -|           -|           -|    -|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 10       |
| A_q0       | in        | 64       |
| B_address0 | out       | 10       |
| B_q0       | in        | 64       |
+------------+-----------+----------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 64       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | double*  |
| B        | in        | double*  |
| return   | out       | double   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+----------+------+---------+---------+
| + gSumIf                            | 25  |        |          |      |         |         |
|   add_ln17_fu_157_p2                |     |        | add_ln17 | add  | fabric  | 0       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | d        | dadd | fulldsp | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add_i    | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U4  | 8   |        | mul_i    | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add1_i   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U4  | 8   |        | mul2_i   | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add3_i   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U4  | 8   |        | mul4_i   | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add5_i   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U4  | 8   |        | mul6_i   | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add7_i   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U4  | 8   |        | mul8_i   | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | add9_i   | dadd | fulldsp | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | add10_i  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U5  | 8   |        | mul11_i  | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add12_i  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U5  | 8   |        | mul13_i  | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add14_i  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U5  | 8   |        | mul15_i  | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add16_i  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U5  | 8   |        | mul17_i  | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add18_i  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U5  | 8   |        | mul19_i  | dmul | maxdsp  | 5       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | add20_i  | dadd | fulldsp | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U3 | 3   |        | s_1      | dadd | fulldsp | 4       |
+-------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

