// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module ICache(
  input          clock,
                 reset,
                 auto_master_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_master_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_master_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_master_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_master_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_master_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_master_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_master_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_master_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 io_req_valid,	// src/main/scala/rocket/ICache.scala:248:14
  input  [31:0]  io_req_bits_addr,	// src/main/scala/rocket/ICache.scala:248:14
                 io_s1_paddr,	// src/main/scala/rocket/ICache.scala:248:14
                 io_s2_vaddr,	// src/main/scala/rocket/ICache.scala:248:14
  input          io_s1_kill,	// src/main/scala/rocket/ICache.scala:248:14
                 io_s2_kill,	// src/main/scala/rocket/ICache.scala:248:14
                 io_s2_cacheable,	// src/main/scala/rocket/ICache.scala:248:14
                 io_invalidate,	// src/main/scala/rocket/ICache.scala:248:14
  output         auto_master_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_master_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_master_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_master_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_master_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 io_resp_valid,	// src/main/scala/rocket/ICache.scala:248:14
  output [31:0]  io_resp_bits_data,	// src/main/scala/rocket/ICache.scala:248:14
  output         io_resp_bits_replay,	// src/main/scala/rocket/ICache.scala:248:14
                 io_resp_bits_ae	// src/main/scala/rocket/ICache.scala:248:14
);

  wire         readEnable;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_0;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_1;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_2;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_3;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_4;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_5;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_6;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_7;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_8;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_9;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_10;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_11;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_12;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_13;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_14;	// src/main/scala/rocket/ICache.scala:582:46
  wire         readEnable_15;	// src/main/scala/rocket/ICache.scala:418:83
  wire [7:0]   _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:418:42
  wire         _io_req_ready_T_2;	// src/main/scala/rocket/ICache.scala:386:19
  wire [31:0]  _data_arrays_15_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_14_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_13_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_12_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_11_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_10_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_9_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_8_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_7_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_6_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_5_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_4_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_3_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_2_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_1_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_0_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [18:0]  _tag_array_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire         masterNodeOut_a_ready = auto_master_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_user_amba_prot_readalloc = io_s2_cacheable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_user_amba_prot_writealloc = io_s2_cacheable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_valid = auto_master_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   masterNodeOut_d_bits_opcode = auto_master_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   masterNodeOut_d_bits_param = auto_master_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   masterNodeOut_d_bits_size = auto_master_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   masterNodeOut_d_bits_sink = auto_master_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_bits_denied = auto_master_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0] masterNodeOut_d_bits_data = auto_master_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_bits_corrupt = auto_master_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   masterNodeOut_a_bits_size = 4'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   masterNodeOut_a_bits_a_size = 4'h6;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_lo_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_lo_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_lo_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_lo_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_hi_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_hi_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_hi_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_lo_hi_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_lo_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_lo_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_lo_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_lo_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_hi_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_hi_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_hi_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]   masterNodeOut_a_bits_a_mask_hi_hi_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire         masterNodeOut_a_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_user_amba_prot_fetch = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_a_mask_acc = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_1 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_2 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_3 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_4 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_5 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_6 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_7 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_8 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_9 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_10 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_11 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_12 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_13 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_14 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_15 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_16 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_17 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_18 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_19 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_20 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_21 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_22 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_23 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_24 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_25 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_26 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_27 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_28 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_29 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_30 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_31 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_32 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_33 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_34 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_35 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_36 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_37 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_38 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_39 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_40 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_41 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_42 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_43 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_44 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_45 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_46 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_47 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_48 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_49 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_50 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_51 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_52 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_53 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_54 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_55 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_56 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_57 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_58 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_59 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_60 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_61 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_size_5 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_acc_62 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_63 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_64 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_65 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_66 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_67 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_68 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_69 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_70 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_71 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_72 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_73 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_74 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_75 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_76 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_77 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_78 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_79 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_80 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_81 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_82 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_83 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_84 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_85 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_86 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_87 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_88 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_89 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_90 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_91 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_92 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_93 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_94 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_95 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_96 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_97 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_98 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_99 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_100 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_101 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_102 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_103 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_104 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_105 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_106 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_107 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_108 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_109 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_110 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_111 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_112 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_113 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_114 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_115 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_116 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_117 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_118 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_119 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_120 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_121 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_122 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_123 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_124 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_a_mask_acc_125 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire         masterNodeOut_a_bits_source = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         masterNodeOut_d_bits_source = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         s1_tag_disparity_0 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:457:30
  wire         scratchpadHit = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:489:49
  wire         way = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_5 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_6 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_7 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_8 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_9 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_10 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_11 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_12 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_13 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_14 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         way_15 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:577:20
  wire         s1s2_full_word_write = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:592:41
  wire         s1_dont_read = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:593:36
  wire         s1_scratchpad_hit = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:613:30
  wire         s2_report_uncorrectable_error = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:624:90
  wire         masterNodeOut_a_bits_a_source = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_mask_size = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_bit = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire         masterNodeOut_a_bits_a_mask_size_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_bit_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire         masterNodeOut_a_bits_a_mask_size_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_bit_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire         masterNodeOut_a_bits_a_mask_size_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_bit_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire         masterNodeOut_a_bits_a_mask_size_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire         masterNodeOut_a_bits_a_mask_bit_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire         masterNodeOut_a_bits_a_mask_bit_5 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire [2:0]   masterNodeOut_a_bits_param = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   masterNodeOut_a_bits_a_param = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]   masterNodeOut_a_bits_a_mask_sizeOH_shiftAmount = 3'h6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/ICache.scala:556:111
  wire [2:0]   masterNodeOut_a_bits_opcode = 3'h4;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   masterNodeOut_a_bits_a_opcode = 3'h4;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire [63:0]  masterNodeOut_a_bits_mask = 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  masterNodeOut_a_bits_a_mask = 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire [511:0] masterNodeOut_a_bits_data = 512'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0] masterNodeOut_a_bits_a_data = 512'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire [31:0]  masterNodeOut_a_bits_a_mask_lo = 32'hFFFFFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]  masterNodeOut_a_bits_a_mask_hi = 32'hFFFFFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  masterNodeOut_a_bits_a_mask_lo_lo = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  masterNodeOut_a_bits_a_mask_lo_hi = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  masterNodeOut_a_bits_a_mask_hi_lo = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]  masterNodeOut_a_bits_a_mask_hi_hi = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_lo_lo_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_lo_lo_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_lo_hi_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_lo_hi_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_hi_lo_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_hi_lo_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_hi_hi_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]   masterNodeOut_a_bits_a_mask_hi_hi_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_lo_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_lo_hi_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_lo_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]   masterNodeOut_a_bits_a_mask_hi_hi_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [5:0]   masterNodeOut_a_bits_a_mask_sizeOH = 6'h1;	// src/main/scala/util/Misc.scala:202:81
  wire         s2_request_refill;	// src/main/scala/rocket/ICache.scala:377:35
  wire [31:0]  masterNodeOut_a_bits_a_address;	// src/main/scala/tilelink/Edges.scala:454:17
  wire         s0_valid = _io_req_ready_T_2 & io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:386:19
  reg          s1_valid;	// src/main/scala/rocket/ICache.scala:333:25
  wire         s1_clk_en = s1_valid;	// src/main/scala/rocket/ICache.scala:333:25, :596:28
  reg  [31:0]  s1_vaddr;	// src/main/scala/rocket/ICache.scala:335:27
  wire         tagMatch;	// src/main/scala/rocket/ICache.scala:506:26
  wire         s1_tag_hit_0;	// src/main/scala/rocket/ICache.scala:337:24
  wire         s1_hit = s1_tag_hit_0;	// src/main/scala/rocket/ICache.scala:337:24, :353:40
  reg          s2_valid;	// src/main/scala/rocket/ICache.scala:355:25
  reg          s2_hit;	// src/main/scala/rocket/ICache.scala:356:23
  reg          invalidated;	// src/main/scala/rocket/ICache.scala:359:24
  reg          refill_valid;	// src/main/scala/rocket/ICache.scala:360:29
  wire         masterNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         refill_fire = masterNodeOut_a_ready & masterNodeOut_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:366:35
  wire         s2_miss = s2_valid & ~s2_hit & ~io_s2_kill;	// src/main/scala/rocket/ICache.scala:355:25, :356:23, :370:{29,37,40}
  wire         s1_can_request_refill = ~(s2_miss | refill_valid);	// src/main/scala/rocket/ICache.scala:360:29, :370:37, :372:{31,41}
  reg          s2_request_refill_REG;	// src/main/scala/rocket/ICache.scala:377:45
  assign s2_request_refill = s2_miss & s2_request_refill_REG;	// src/main/scala/rocket/ICache.scala:370:37, :377:{35,45}
  assign masterNodeOut_a_valid = s2_request_refill;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:377:35
  reg  [31:0]  refill_paddr;	// src/main/scala/rocket/ICache.scala:378:31
  reg  [31:0]  refill_vaddr;	// src/main/scala/rocket/ICache.scala:379:31
  wire [17:0]  refill_tag = refill_paddr[31:14];	// src/main/scala/rocket/ICache.scala:378:31, :380:33
  wire [7:0]   refill_idx = refill_paddr[13:6];	// src/main/scala/rocket/ICache.scala:378:31, :851:21
  wire         _io_errors_bus_valid_T = masterNodeOut_d_ready & masterNodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         refill_one_beat_opdata = masterNodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire         beats1_opdata = masterNodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire         refill_one_beat = _io_errors_bus_valid_T & refill_one_beat_opdata;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:383:39, src/main/scala/tilelink/Edges.scala:107:36
  assign _io_req_ready_T_2 = ~refill_one_beat;	// src/main/scala/rocket/ICache.scala:383:39, :386:19
  wire [26:0]  _beats1_decode_T_1 = 27'hFFF << masterNodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:243:71
  wire [5:0]   beats1_decode = ~(_beats1_decode_T_1[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [5:0]   beats1 = beats1_opdata ? beats1_decode : 6'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14, :230:27
  reg  [5:0]   counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]   counter1 = counter - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         first = counter == 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         last = counter == 6'h1 | beats1 == 6'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, src/main/scala/util/Misc.scala:202:81
  wire         d_done = last & _io_errors_bus_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]   refill_cnt = beats1 & ~counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire         refill_done = refill_one_beat & d_done;	// src/main/scala/rocket/ICache.scala:383:39, :391:37, src/main/scala/tilelink/Edges.scala:234:22
  assign _tag_rdata_T_4 = io_req_bits_addr[13:6];	// src/main/scala/rocket/ICache.scala:418:42
  assign readEnable_15 = ~refill_done & s0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:391:37, :418:{70,83}
  reg          accruedRefillError;	// src/main/scala/rocket/ICache.scala:420:31
  wire         refillError =
    masterNodeOut_d_bits_corrupt | (|refill_cnt) & accruedRefillError;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:420:31, :422:{43,58,64}, src/main/scala/tilelink/Edges.scala:235:25
  wire [18:0]  enc_tag = {refillError, refill_tag};	// src/main/scala/rocket/ICache.scala:380:33, :422:43, :427:34
  reg  [255:0] vb_array;	// src/main/scala/rocket/ICache.scala:440:25
  wire [7:0]   s1_idx = io_s1_paddr[13:6];	// src/main/scala/rocket/ICache.scala:851:21
  wire [17:0]  s1_tag = io_s1_paddr[31:14];	// src/main/scala/rocket/ICache.scala:485:30
  wire [255:0] _s1_vb_T_1 = vb_array >> s1_idx;	// src/main/scala/rocket/ICache.scala:440:25, :500:25, :851:21
  wire         s1_vb = _s1_vb_T_1[0];	// src/main/scala/rocket/ICache.scala:500:{25,44}
  wire         tl_error = _tag_array_0_ext_RW0_rdata[18];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:163:13
  wire [17:0]  tag = _tag_array_0_ext_RW0_rdata[17:0];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:163:13
  assign tagMatch = s1_vb & tag == s1_tag;	// src/main/scala/rocket/ICache.scala:485:30, :500:44, :506:{26,33}, src/main/scala/util/package.scala:163:13
  assign s1_tag_hit_0 = tagMatch;	// src/main/scala/rocket/ICache.scala:337:24, :506:26
  wire         s1_tl_error_0 = tagMatch & tl_error;	// src/main/scala/rocket/ICache.scala:461:25, :506:26, :510:32, src/main/scala/util/package.scala:163:13
  wire         wen;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_1;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_2;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_3;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_4;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_5;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_6;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_7;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_8;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_9;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_10;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_11;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_12;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_13;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_14;	// src/main/scala/rocket/ICache.scala:562:49
  wire         wen_15;	// src/main/scala/rocket/ICache.scala:562:49
  wire         s0_ren = s0_valid & io_req_bits_addr[5:2] == 4'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [5:0]   _GEN = refill_idx[5:0] | refill_cnt;	// src/main/scala/rocket/ICache.scala:566:67, :851:21, src/main/scala/tilelink/Edges.scala:235:25
  wire [7:0]   mem_idx = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data = masterNodeOut_d_bits_data[31:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_14 = ~wen & s0_ren;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_1 = s0_valid & io_req_bits_addr[5:2] == 4'h1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_1 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_1 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_1 = masterNodeOut_d_bits_data[63:32];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_13 = ~wen_1 & s0_ren_1;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_2 = s0_valid & io_req_bits_addr[5:2] == 4'h2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_2 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_2 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_2 = masterNodeOut_d_bits_data[95:64];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_12 = ~wen_2 & s0_ren_2;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_3 = s0_valid & io_req_bits_addr[5:2] == 4'h3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_3 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_3 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_3 = masterNodeOut_d_bits_data[127:96];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_11 = ~wen_3 & s0_ren_3;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_4 = s0_valid & io_req_bits_addr[5:2] == 4'h4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_4 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_4 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_4 = masterNodeOut_d_bits_data[159:128];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_10 = ~wen_4 & s0_ren_4;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_5 = s0_valid & io_req_bits_addr[5:2] == 4'h5;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_5 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_5 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_5 = masterNodeOut_d_bits_data[191:160];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_9 = ~wen_5 & s0_ren_5;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_6 = s0_valid & io_req_bits_addr[5:2] == 4'h6;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_6 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_6 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_6 = masterNodeOut_d_bits_data[223:192];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_8 = ~wen_6 & s0_ren_6;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_7 = s0_valid & io_req_bits_addr[5:2] == 4'h7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_7 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_7 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_7 = masterNodeOut_d_bits_data[255:224];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_7 = ~wen_7 & s0_ren_7;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_8 = s0_valid & io_req_bits_addr[5:2] == 4'h8;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_8 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_8 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_8 = masterNodeOut_d_bits_data[287:256];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_6 = ~wen_8 & s0_ren_8;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_9 = s0_valid & io_req_bits_addr[5:2] == 4'h9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_9 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_9 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_9 = masterNodeOut_d_bits_data[319:288];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_5 = ~wen_9 & s0_ren_9;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_10 = s0_valid & io_req_bits_addr[5:2] == 4'hA;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_10 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_10 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_10 = masterNodeOut_d_bits_data[351:320];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_4 = ~wen_10 & s0_ren_10;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_11 = s0_valid & io_req_bits_addr[5:2] == 4'hB;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_11 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_11 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_11 = masterNodeOut_d_bits_data[383:352];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_3 = ~wen_11 & s0_ren_11;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_12 = s0_valid & io_req_bits_addr[5:2] == 4'hC;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_12 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_12 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_12 = masterNodeOut_d_bits_data[415:384];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_2 = ~wen_12 & s0_ren_12;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_13 = s0_valid & io_req_bits_addr[5:2] == 4'hD;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_13 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_13 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_13 = masterNodeOut_d_bits_data[447:416];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_1 = ~wen_13 & s0_ren_13;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_14 = s0_valid & io_req_bits_addr[5:2] == 4'hE;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_14 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_14 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_14 = masterNodeOut_d_bits_data[479:448];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable_0 = ~wen_14 & s0_ren_14;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire         s0_ren_15 = s0_valid & (&(io_req_bits_addr[5:2]));	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:{28,52}, src/main/scala/util/package.scala:163:13
  assign wen_15 = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35,49}
  wire [7:0]   mem_idx_15 = refill_one_beat ? {refill_idx[7:6], _GEN} : _tag_rdata_T_4;	// src/main/scala/rocket/ICache.scala:383:39, :418:42, :566:{10,67}, :851:21
  wire [31:0]  data_15 = masterNodeOut_d_bits_data[511:480];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/ICache.scala:575:{21,71}
  assign readEnable = ~wen_15 & s0_ren_15;	// src/main/scala/rocket/ICache.scala:559:52, :562:49, :582:{41,46}
  wire [31:0]  s1_dout_0 =
    (&(io_s1_paddr[5:2]))
      ? _data_arrays_15_0_ext_RW0_rdata
      : io_s1_paddr[5:2] == 4'hE
          ? _data_arrays_14_0_ext_RW0_rdata
          : io_s1_paddr[5:2] == 4'hD
              ? _data_arrays_13_0_ext_RW0_rdata
              : io_s1_paddr[5:2] == 4'hC
                  ? _data_arrays_12_0_ext_RW0_rdata
                  : io_s1_paddr[5:2] == 4'hB
                      ? _data_arrays_11_0_ext_RW0_rdata
                      : io_s1_paddr[5:2] == 4'hA
                          ? _data_arrays_10_0_ext_RW0_rdata
                          : io_s1_paddr[5:2] == 4'h9
                              ? _data_arrays_9_0_ext_RW0_rdata
                              : io_s1_paddr[5:2] == 4'h8
                                  ? _data_arrays_8_0_ext_RW0_rdata
                                  : io_s1_paddr[5:2] == 4'h7
                                      ? _data_arrays_7_0_ext_RW0_rdata
                                      : io_s1_paddr[5:2] == 4'h6
                                          ? _data_arrays_6_0_ext_RW0_rdata
                                          : io_s1_paddr[5:2] == 4'h5
                                              ? _data_arrays_5_0_ext_RW0_rdata
                                              : io_s1_paddr[5:2] == 4'h4
                                                  ? _data_arrays_4_0_ext_RW0_rdata
                                                  : io_s1_paddr[5:2] == 4'h3
                                                      ? _data_arrays_3_0_ext_RW0_rdata
                                                      : io_s1_paddr[5:2] == 4'h2
                                                          ? _data_arrays_2_0_ext_RW0_rdata
                                                          : io_s1_paddr[5:2] == 4'h1
                                                              ? _data_arrays_1_0_ext_RW0_rdata
                                                              : _data_arrays_0_0_ext_RW0_rdata;	// src/main/scala/rocket/ICache.scala:465:21, :556:111, :584:71, :585:15, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:163:13
  reg          s2_tag_hit_0;	// src/main/scala/rocket/ICache.scala:597:29
  wire [12:0]  s2_scratchpad_word_addr_hi = {1'h0, io_s2_vaddr[13:2]};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:603:{36,96}
  wire [14:0]  s2_scratchpad_word_addr = {s2_scratchpad_word_addr_hi, 2'h0};	// src/main/scala/rocket/ICache.scala:603:36
  reg  [31:0]  s2_dout_0;	// src/main/scala/rocket/ICache.scala:604:26
  reg          s2_tag_disparity_r_0;	// src/main/scala/rocket/ICache.scala:606:35
  wire         s2_tag_disparity = s2_tag_disparity_r_0;	// src/main/scala/rocket/ICache.scala:606:{35,72}
  wire         s2_disparity = s2_tag_disparity;	// src/main/scala/rocket/ICache.scala:606:72, :611:39
  reg          s2_tl_error;	// src/main/scala/rocket/ICache.scala:607:30
  reg          s2_scratchpad_hit;	// src/main/scala/rocket/ICache.scala:615:36
  wire         invalidate = s2_valid & s2_disparity | io_invalidate;	// src/main/scala/rocket/ICache.scala:355:25, :448:31, :611:39, :645:{22,39,52}
  assign masterNodeOut_a_bits_a_address = {refill_paddr[31:6], 6'h0};	// src/main/scala/rocket/ICache.scala:378:31, :434:40, :761:64, src/main/scala/tilelink/Edges.scala:230:27, :454:17
  wire         masterNodeOut_a_bits_legal =
    {refill_paddr[31:30],
     refill_paddr[27],
     refill_paddr[25],
     refill_paddr[16],
     ~(refill_paddr[13])} == 6'h0
    | {refill_paddr[31:30],
       refill_paddr[27],
       refill_paddr[25],
       refill_paddr[16],
       refill_paddr[13]} == 6'h0
    | {refill_paddr[31:30],
       refill_paddr[27],
       refill_paddr[25],
       ~(refill_paddr[16])} == 5'h0
    | {refill_paddr[31:30],
       refill_paddr[27],
       ~(refill_paddr[25]),
       refill_paddr[16]} == 5'h0 | {refill_paddr[31:30], ~(refill_paddr[27])} == 3'h0
    | {refill_paddr[31], ~(refill_paddr[30])} == 2'h0 | refill_paddr[31:30] == 2'h2;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/ICache.scala:378:31, :603:36, src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/Parameters.scala:673:26
  wire [31:0]  masterNodeOut_a_bits_address = masterNodeOut_a_bits_a_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:454:17
  wire         masterNodeOut_a_bits_a_mask_eq_1 = masterNodeOut_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit = ~masterNodeOut_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq = masterNodeOut_a_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit_1 = ~masterNodeOut_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq_2 =
    masterNodeOut_a_bits_a_mask_eq & masterNodeOut_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_3 =
    masterNodeOut_a_bits_a_mask_eq & masterNodeOut_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_4 =
    masterNodeOut_a_bits_a_mask_eq_1 & masterNodeOut_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_5 =
    masterNodeOut_a_bits_a_mask_eq_1 & masterNodeOut_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit_2 = ~masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq_6 =
    masterNodeOut_a_bits_a_mask_eq_2 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_7 =
    masterNodeOut_a_bits_a_mask_eq_2 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_8 =
    masterNodeOut_a_bits_a_mask_eq_3 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_9 =
    masterNodeOut_a_bits_a_mask_eq_3 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_10 =
    masterNodeOut_a_bits_a_mask_eq_4 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_11 =
    masterNodeOut_a_bits_a_mask_eq_4 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_12 =
    masterNodeOut_a_bits_a_mask_eq_5 & masterNodeOut_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_13 =
    masterNodeOut_a_bits_a_mask_eq_5 & masterNodeOut_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit_3 = ~masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq_14 =
    masterNodeOut_a_bits_a_mask_eq_6 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_15 =
    masterNodeOut_a_bits_a_mask_eq_6 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_16 =
    masterNodeOut_a_bits_a_mask_eq_7 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_17 =
    masterNodeOut_a_bits_a_mask_eq_7 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_18 =
    masterNodeOut_a_bits_a_mask_eq_8 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_19 =
    masterNodeOut_a_bits_a_mask_eq_8 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_20 =
    masterNodeOut_a_bits_a_mask_eq_9 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_21 =
    masterNodeOut_a_bits_a_mask_eq_9 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_22 =
    masterNodeOut_a_bits_a_mask_eq_10 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_23 =
    masterNodeOut_a_bits_a_mask_eq_10 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_24 =
    masterNodeOut_a_bits_a_mask_eq_11 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_25 =
    masterNodeOut_a_bits_a_mask_eq_11 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_26 =
    masterNodeOut_a_bits_a_mask_eq_12 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_27 =
    masterNodeOut_a_bits_a_mask_eq_12 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_28 =
    masterNodeOut_a_bits_a_mask_eq_13 & masterNodeOut_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_29 =
    masterNodeOut_a_bits_a_mask_eq_13 & masterNodeOut_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit_4 = ~masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq_30 =
    masterNodeOut_a_bits_a_mask_eq_14 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_31 =
    masterNodeOut_a_bits_a_mask_eq_14 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_32 =
    masterNodeOut_a_bits_a_mask_eq_15 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_33 =
    masterNodeOut_a_bits_a_mask_eq_15 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_34 =
    masterNodeOut_a_bits_a_mask_eq_16 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_35 =
    masterNodeOut_a_bits_a_mask_eq_16 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_36 =
    masterNodeOut_a_bits_a_mask_eq_17 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_37 =
    masterNodeOut_a_bits_a_mask_eq_17 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_38 =
    masterNodeOut_a_bits_a_mask_eq_18 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_39 =
    masterNodeOut_a_bits_a_mask_eq_18 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_40 =
    masterNodeOut_a_bits_a_mask_eq_19 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_41 =
    masterNodeOut_a_bits_a_mask_eq_19 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_42 =
    masterNodeOut_a_bits_a_mask_eq_20 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_43 =
    masterNodeOut_a_bits_a_mask_eq_20 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_44 =
    masterNodeOut_a_bits_a_mask_eq_21 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_45 =
    masterNodeOut_a_bits_a_mask_eq_21 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_46 =
    masterNodeOut_a_bits_a_mask_eq_22 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_47 =
    masterNodeOut_a_bits_a_mask_eq_22 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_48 =
    masterNodeOut_a_bits_a_mask_eq_23 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_49 =
    masterNodeOut_a_bits_a_mask_eq_23 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_50 =
    masterNodeOut_a_bits_a_mask_eq_24 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_51 =
    masterNodeOut_a_bits_a_mask_eq_24 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_52 =
    masterNodeOut_a_bits_a_mask_eq_25 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_53 =
    masterNodeOut_a_bits_a_mask_eq_25 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_54 =
    masterNodeOut_a_bits_a_mask_eq_26 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_55 =
    masterNodeOut_a_bits_a_mask_eq_26 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_56 =
    masterNodeOut_a_bits_a_mask_eq_27 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_57 =
    masterNodeOut_a_bits_a_mask_eq_27 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_58 =
    masterNodeOut_a_bits_a_mask_eq_28 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_59 =
    masterNodeOut_a_bits_a_mask_eq_28 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_60 =
    masterNodeOut_a_bits_a_mask_eq_29 & masterNodeOut_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_61 =
    masterNodeOut_a_bits_a_mask_eq_29 & masterNodeOut_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_nbit_5 = ~masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire         masterNodeOut_a_bits_a_mask_eq_62 =
    masterNodeOut_a_bits_a_mask_eq_30 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_63 =
    masterNodeOut_a_bits_a_mask_eq_30 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_64 =
    masterNodeOut_a_bits_a_mask_eq_31 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_65 =
    masterNodeOut_a_bits_a_mask_eq_31 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_66 =
    masterNodeOut_a_bits_a_mask_eq_32 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_67 =
    masterNodeOut_a_bits_a_mask_eq_32 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_68 =
    masterNodeOut_a_bits_a_mask_eq_33 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_69 =
    masterNodeOut_a_bits_a_mask_eq_33 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_70 =
    masterNodeOut_a_bits_a_mask_eq_34 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_71 =
    masterNodeOut_a_bits_a_mask_eq_34 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_72 =
    masterNodeOut_a_bits_a_mask_eq_35 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_73 =
    masterNodeOut_a_bits_a_mask_eq_35 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_74 =
    masterNodeOut_a_bits_a_mask_eq_36 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_75 =
    masterNodeOut_a_bits_a_mask_eq_36 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_76 =
    masterNodeOut_a_bits_a_mask_eq_37 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_77 =
    masterNodeOut_a_bits_a_mask_eq_37 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_78 =
    masterNodeOut_a_bits_a_mask_eq_38 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_79 =
    masterNodeOut_a_bits_a_mask_eq_38 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_80 =
    masterNodeOut_a_bits_a_mask_eq_39 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_81 =
    masterNodeOut_a_bits_a_mask_eq_39 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_82 =
    masterNodeOut_a_bits_a_mask_eq_40 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_83 =
    masterNodeOut_a_bits_a_mask_eq_40 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_84 =
    masterNodeOut_a_bits_a_mask_eq_41 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_85 =
    masterNodeOut_a_bits_a_mask_eq_41 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_86 =
    masterNodeOut_a_bits_a_mask_eq_42 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_87 =
    masterNodeOut_a_bits_a_mask_eq_42 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_88 =
    masterNodeOut_a_bits_a_mask_eq_43 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_89 =
    masterNodeOut_a_bits_a_mask_eq_43 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_90 =
    masterNodeOut_a_bits_a_mask_eq_44 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_91 =
    masterNodeOut_a_bits_a_mask_eq_44 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_92 =
    masterNodeOut_a_bits_a_mask_eq_45 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_93 =
    masterNodeOut_a_bits_a_mask_eq_45 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_94 =
    masterNodeOut_a_bits_a_mask_eq_46 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_95 =
    masterNodeOut_a_bits_a_mask_eq_46 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_96 =
    masterNodeOut_a_bits_a_mask_eq_47 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_97 =
    masterNodeOut_a_bits_a_mask_eq_47 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_98 =
    masterNodeOut_a_bits_a_mask_eq_48 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_99 =
    masterNodeOut_a_bits_a_mask_eq_48 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_100 =
    masterNodeOut_a_bits_a_mask_eq_49 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_101 =
    masterNodeOut_a_bits_a_mask_eq_49 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_102 =
    masterNodeOut_a_bits_a_mask_eq_50 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_103 =
    masterNodeOut_a_bits_a_mask_eq_50 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_104 =
    masterNodeOut_a_bits_a_mask_eq_51 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_105 =
    masterNodeOut_a_bits_a_mask_eq_51 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_106 =
    masterNodeOut_a_bits_a_mask_eq_52 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_107 =
    masterNodeOut_a_bits_a_mask_eq_52 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_108 =
    masterNodeOut_a_bits_a_mask_eq_53 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_109 =
    masterNodeOut_a_bits_a_mask_eq_53 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_110 =
    masterNodeOut_a_bits_a_mask_eq_54 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_111 =
    masterNodeOut_a_bits_a_mask_eq_54 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_112 =
    masterNodeOut_a_bits_a_mask_eq_55 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_113 =
    masterNodeOut_a_bits_a_mask_eq_55 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_114 =
    masterNodeOut_a_bits_a_mask_eq_56 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_115 =
    masterNodeOut_a_bits_a_mask_eq_56 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_116 =
    masterNodeOut_a_bits_a_mask_eq_57 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_117 =
    masterNodeOut_a_bits_a_mask_eq_57 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_118 =
    masterNodeOut_a_bits_a_mask_eq_58 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_119 =
    masterNodeOut_a_bits_a_mask_eq_58 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_120 =
    masterNodeOut_a_bits_a_mask_eq_59 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_121 =
    masterNodeOut_a_bits_a_mask_eq_59 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_122 =
    masterNodeOut_a_bits_a_mask_eq_60 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_123 =
    masterNodeOut_a_bits_a_mask_eq_60 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_124 =
    masterNodeOut_a_bits_a_mask_eq_61 & masterNodeOut_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire         masterNodeOut_a_bits_a_mask_eq_125 =
    masterNodeOut_a_bits_a_mask_eq_61 & masterNodeOut_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:333:25
      s2_valid <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:355:25
      refill_valid <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/ICache.scala:360:29
      counter <= 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      vb_array <= 256'h0;	// src/main/scala/rocket/ICache.scala:440:25
    end
    else begin
      s1_valid <= s0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:333:25
      s2_valid <= s1_valid & ~io_s1_kill;	// src/main/scala/rocket/ICache.scala:333:25, :355:{25,35,38}
      refill_valid <= ~refill_done & (refill_fire | refill_valid);	// src/main/scala/rocket/ICache.scala:360:29, :366:35, :391:37, :822:{22,37}, :823:{22,37}
      if (_io_errors_bus_valid_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (invalidate)	// src/main/scala/rocket/ICache.scala:448:31
        vb_array <= 256'h0;	// src/main/scala/rocket/ICache.scala:440:25
      else if (refill_one_beat) begin	// src/main/scala/rocket/ICache.scala:383:39
        automatic logic [511:0] _vb_array_T_3 = 512'h1 << refill_idx;	// src/main/scala/rocket/ICache.scala:444:32, :851:21
        vb_array <=
          refill_done & ~invalidated
            ? vb_array | _vb_array_T_3[255:0]
            : ~(~vb_array | _vb_array_T_3[255:0]);	// src/main/scala/rocket/ICache.scala:359:24, :391:37, :440:25, :444:{32,72,75}
      end
    end
    if (s0_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      s1_vaddr <= io_req_bits_addr;	// src/main/scala/rocket/ICache.scala:335:27
    s2_hit <= s1_hit;	// src/main/scala/rocket/ICache.scala:353:40, :356:23
    invalidated <= refill_valid & (invalidate | invalidated);	// src/main/scala/rocket/ICache.scala:359:24, :360:29, :448:31, :449:21, :451:17, :821:{24,38}
    s2_request_refill_REG <= s1_can_request_refill;	// src/main/scala/rocket/ICache.scala:372:31, :377:45
    if (s1_valid & s1_can_request_refill) begin	// src/main/scala/rocket/ICache.scala:333:25, :372:31, :378:54
      refill_paddr <= io_s1_paddr;	// src/main/scala/rocket/ICache.scala:378:31
      refill_vaddr <= s1_vaddr;	// src/main/scala/rocket/ICache.scala:335:27, :379:31
    end
    if (refill_one_beat)	// src/main/scala/rocket/ICache.scala:383:39
      accruedRefillError <= refillError;	// src/main/scala/rocket/ICache.scala:420:31, :422:43
    if (s1_clk_en) begin	// src/main/scala/rocket/ICache.scala:596:28
      s2_tag_hit_0 <= s1_tag_hit_0;	// src/main/scala/rocket/ICache.scala:337:24, :597:29
      s2_dout_0 <= s1_dout_0;	// src/main/scala/rocket/ICache.scala:465:21, :604:26
      s2_tl_error <= s1_tl_error_0;	// src/main/scala/rocket/ICache.scala:461:25, :607:30
    end
    s2_tag_disparity_r_0 <= ~s1_clk_en & s2_tag_disparity_r_0;	// src/main/scala/rocket/ICache.scala:596:28, :606:35
    s2_scratchpad_hit <= ~s1_clk_en & s2_scratchpad_hit;	// src/main/scala/rocket/ICache.scala:596:28, :606:35, :615:36
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:14];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_valid = _RANDOM[4'h0][4];	// src/main/scala/rocket/ICache.scala:333:25
        s1_vaddr = {_RANDOM[4'h0][31:5], _RANDOM[4'h1][4:0]};	// src/main/scala/rocket/ICache.scala:333:25, :335:27
        s2_valid = _RANDOM[4'h1][5];	// src/main/scala/rocket/ICache.scala:335:27, :355:25
        s2_hit = _RANDOM[4'h1][6];	// src/main/scala/rocket/ICache.scala:335:27, :356:23
        invalidated = _RANDOM[4'h1][7];	// src/main/scala/rocket/ICache.scala:335:27, :359:24
        refill_valid = _RANDOM[4'h1][8];	// src/main/scala/rocket/ICache.scala:335:27, :360:29
        s2_request_refill_REG = _RANDOM[4'h1][11];	// src/main/scala/rocket/ICache.scala:335:27, :377:45
        refill_paddr = {_RANDOM[4'h1][31:12], _RANDOM[4'h2][11:0]};	// src/main/scala/rocket/ICache.scala:335:27, :378:31
        refill_vaddr = {_RANDOM[4'h2][31:12], _RANDOM[4'h3][11:0]};	// src/main/scala/rocket/ICache.scala:378:31, :379:31
        counter = _RANDOM[4'h3][17:12];	// src/main/scala/rocket/ICache.scala:379:31, src/main/scala/tilelink/Edges.scala:230:27
        accruedRefillError = _RANDOM[4'h3][18];	// src/main/scala/rocket/ICache.scala:379:31, :420:31
        vb_array =
          {_RANDOM[4'h3][31:19],
           _RANDOM[4'h4],
           _RANDOM[4'h5],
           _RANDOM[4'h6],
           _RANDOM[4'h7],
           _RANDOM[4'h8],
           _RANDOM[4'h9],
           _RANDOM[4'hA],
           _RANDOM[4'hB][18:0]};	// src/main/scala/rocket/ICache.scala:379:31, :440:25
        s2_tag_hit_0 = _RANDOM[4'hD][1];	// src/main/scala/rocket/ICache.scala:597:29
        s2_dout_0 = {_RANDOM[4'hD][31:2], _RANDOM[4'hE][1:0]};	// src/main/scala/rocket/ICache.scala:597:29, :604:26
        s2_tag_disparity_r_0 = _RANDOM[4'hE][2];	// src/main/scala/rocket/ICache.scala:604:26, :606:35
        s2_tl_error = _RANDOM[4'hE][3];	// src/main/scala/rocket/ICache.scala:604:26, :607:30
        s2_scratchpad_hit = _RANDOM[4'hE][4];	// src/main/scala/rocket/ICache.scala:604:26, :615:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  tag_array_0_combMem_0 tag_array_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (refill_done ? refill_idx : _tag_rdata_T_4),	// src/main/scala/rocket/ICache.scala:391:37, :418:42, :851:21, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (readEnable_15 | refill_done),	// src/main/scala/rocket/ICache.scala:391:37, :418:83, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (refill_done),	// src/main/scala/rocket/ICache.scala:391:37
    .RW0_wdata (enc_tag),	// src/main/scala/rocket/ICache.scala:427:34
    .RW0_rdata (_tag_array_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_0_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_14 | wen),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_0_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_1_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_1),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_13 | wen_1),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_1),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_1),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_1_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_2_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_2),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_12 | wen_2),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_2),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_2),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_2_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_3_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_3),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_11 | wen_3),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_3),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_3),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_3_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_4_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_4),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_10 | wen_4),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_4),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_4),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_4_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_5_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_5),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_9 | wen_5),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_5),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_5),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_5_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_6_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_6),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_8 | wen_6),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_6),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_6),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_6_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_7_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_7),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_7 | wen_7),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_7),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_7),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_7_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_8_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_8),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_6 | wen_8),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_8),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_8),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_8_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_9_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_9),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_5 | wen_9),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_9),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_9),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_9_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_10_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_10),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_4 | wen_10),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_10),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_10),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_10_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_11_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_11),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_3 | wen_11),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_11),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_11),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_11_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_12_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_12),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_2 | wen_12),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_12),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_12),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_12_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_13_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_13),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_1 | wen_13),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_13),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_13),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_13_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_14_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_14),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable_0 | wen_14),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_14),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_14),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_14_0_ext_RW0_rdata)
  );
  data_arrays_7_0_combMem data_arrays_15_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (mem_idx_15),	// src/main/scala/rocket/ICache.scala:566:10
    .RW0_en    (readEnable | wen_15),	// src/main/scala/rocket/ICache.scala:562:49, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (wen_15),	// src/main/scala/rocket/ICache.scala:562:49
    .RW0_wdata (data_15),	// src/main/scala/rocket/ICache.scala:575:21
    .RW0_rdata (_data_arrays_15_0_ext_RW0_rdata)
  );
  assign auto_master_out_a_valid = masterNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_master_out_a_bits_address = masterNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_master_out_a_bits_user_amba_prot_readalloc =
    masterNodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_master_out_a_bits_user_amba_prot_writealloc =
    masterNodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_master_out_d_ready = masterNodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign io_resp_valid = s2_valid & s2_hit;	// src/main/scala/rocket/ICache.scala:355:25, :356:23, :651:33
  assign io_resp_bits_data = s2_dout_0;	// src/main/scala/rocket/ICache.scala:604:26
  assign io_resp_bits_replay = s2_disparity;	// src/main/scala/rocket/ICache.scala:611:39
  assign io_resp_bits_ae = s2_tl_error;	// src/main/scala/rocket/ICache.scala:607:30
endmodule

