set_property SRC_FILE_INFO {cfile:C:/TAR/adc_dma_test.srcs/constrs_1/new/adc_dma_test_pinout.xdc rfile:../../../adc_dma_test.srcs/constrs_1/new/adc_dma_test_pinout.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D18 IOSTANDARD LVCMOS33} [get_ports sys_clock]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN N20} [get_ports adcClkIn_n_0]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN N19} [get_ports adcClkIn_p_0]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T17 IOSTANDARD LVCMOS18} [get_ports sCh1CouplingL_0]
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T16 IOSTANDARD LVCMOS18} [get_ports sCh1CouplingH_0]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T19 IOSTANDARD LVCMOS18} [get_ports sCh2CouplingL_0]
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN R19 IOSTANDARD LVCMOS18} [get_ports sCh2CouplingH_0]
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P18 IOSTANDARD LVCMOS18} [get_ports sCh2GainL_0]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P17 IOSTANDARD LVCMOS18} [get_ports sCh2GainH_0]
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P15 IOSTANDARD LVCMOS18} [get_ports sCh1GainL_0]
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN N15 IOSTANDARD LVCMOS18} [get_ports sCh1GainH_0]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN K21 IOSTANDARD LVCMOS18} [get_ports sRelayComL_0]
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN J20 IOSTANDARD LVCMOS18} [get_ports sRelayComH_0]
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS18} [get_ports sADC_Sclk_0]
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN R18 IOSTANDARD LVCMOS18} [get_ports sADC_SDIO_0]
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M21 IOSTANDARD LVCMOS18} [get_ports sADC_CS_0]
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M22} [get_ports adcSync_0]
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M19} [get_ports DcoClk_0]
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN N22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[0]}]
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN L21 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[1]}]
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN R16 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[2]}]
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN J18 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[3]}]
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN K18 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[4]}]
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[5]}]
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN L18 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[6]}]
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN L22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[7]}]
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN K20 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[8]}]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P16 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[9]}]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN K19 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[10]}]
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN J22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[11]}]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN J21 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[12]}]
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[13]}]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name adcClkIn_p_0 -source [get_pins adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstADC_ClkODDR/C] -divide_by 1 [get_ports adcClkIn_p_0]
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[31]}]]
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[31]}]]
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[31]}]]
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[31]}]]
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/master_test_start]]
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_start]]
set_property src_info {type:XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[3]}]]
set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_internal[31]}]]
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[13]}]]
set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_internal[31]}]]
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[13]}]]
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1]]
set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[63]}]]
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[15]}]]
set_property src_info {type:XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[31]}]]
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 14 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[13]}]]
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[15]}]]
set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[15]}]]
set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[31]}]]
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[15]}]]
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 14 [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[13]}]]
set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:1 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe9 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[63]}]]
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe10 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/dr_internal]]
set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe11 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/dr_internal]]
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe12 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_empty_ila]]
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_full_ila]]
set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets clk]
