<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ira.h source code [netbsd/external/gpl3/gcc/dist/gcc/ira.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ira_reg_equiv_s,target_ira "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/external/gpl3/gcc/dist/gcc/ira.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>netbsd</a>/<a href='../../../..'>external</a>/<a href='../../..'>gpl3</a>/<a href='../..'>gcc</a>/<a href='..'>dist</a>/<a href='./'>gcc</a>/<a href='ira.h.html'>ira.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Communication between the Integrated Register Allocator (IRA) and</i></td></tr>
<tr><th id="2">2</th><td><i>   the rest of the compiler.</i></td></tr>
<tr><th id="3">3</th><td><i>   Copyright (C) 2006-2017 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i>   Contributed by Vladimir Makarov &lt;vmakarov@redhat.com&gt;.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>This file is part of GCC.</i></td></tr>
<tr><th id="7">7</th><td><i></i></td></tr>
<tr><th id="8">8</th><td><i>GCC is free software; you can redistribute it and/or modify it under</i></td></tr>
<tr><th id="9">9</th><td><i>the terms of the GNU General Public License as published by the Free</i></td></tr>
<tr><th id="10">10</th><td><i>Software Foundation; either version 3, or (at your option) any later</i></td></tr>
<tr><th id="11">11</th><td><i>version.</i></td></tr>
<tr><th id="12">12</th><td><i></i></td></tr>
<tr><th id="13">13</th><td><i>GCC is distributed in the hope that it will be useful, but WITHOUT ANY</i></td></tr>
<tr><th id="14">14</th><td><i>WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="15">15</th><td><i>FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</i></td></tr>
<tr><th id="16">16</th><td><i>for more details.</i></td></tr>
<tr><th id="17">17</th><td><i></i></td></tr>
<tr><th id="18">18</th><td><i>You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="19">19</th><td><i>along with GCC; see the file COPYING3.  If not see</i></td></tr>
<tr><th id="20">20</th><td><i>&lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifndef</span> <span class="macro" data-ref="_M/GCC_IRA_H">GCC_IRA_H</span></u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/GCC_IRA_H" data-ref="_M/GCC_IRA_H">GCC_IRA_H</dfn></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="emit-rtl.h.html">"emit-rtl.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* True when we use LRA instead of reload pass for the current</i></td></tr>
<tr><th id="28">28</th><td><i>   function.  */</i></td></tr>
<tr><th id="29">29</th><td><b>extern</b> <em>bool</em> <dfn class="decl" id="ira_use_lra_p" title='ira_use_lra_p' data-ref="ira_use_lra_p" data-ref-filename="ira_use_lra_p">ira_use_lra_p</dfn>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* True if we have allocno conflicts.  It is false for non-optimized</i></td></tr>
<tr><th id="32">32</th><td><i>   mode or when the conflict table is too big.  */</i></td></tr>
<tr><th id="33">33</th><td><b>extern</b> <em>bool</em> <dfn class="decl" id="ira_conflicts_p" title='ira_conflicts_p' data-ref="ira_conflicts_p" data-ref-filename="ira_conflicts_p">ira_conflicts_p</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>struct</b> <dfn class="type def" id="target_ira" title='target_ira' data-ref="target_ira" data-ref-filename="target_ira">target_ira</dfn></td></tr>
<tr><th id="36">36</th><td>{</td></tr>
<tr><th id="37">37</th><td>  <i>/* Map: hard register number -&gt; allocno class it belongs to.  If the</i></td></tr>
<tr><th id="38">38</th><td><i>     corresponding class is NO_REGS, the hard register is not available</i></td></tr>
<tr><th id="39">39</th><td><i>     for allocation.  */</i></td></tr>
<tr><th id="40">40</th><td>  <b>enum</b> <a class="type" href="config/i386/i386.h.html#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <dfn class="decl field" id="target_ira::x_ira_hard_regno_allocno_class" title='target_ira::x_ira_hard_regno_allocno_class' data-ref="target_ira::x_ira_hard_regno_allocno_class" data-ref-filename="target_ira..x_ira_hard_regno_allocno_class">x_ira_hard_regno_allocno_class</dfn>[<a class="macro" href="config/i386/i386.h.html#981" title="81" data-ref="_M/FIRST_PSEUDO_REGISTER">FIRST_PSEUDO_REGISTER</a>];</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <i>/* Number of allocno classes.  Allocno classes are register classes</i></td></tr>
<tr><th id="43">43</th><td><i>     which can be used for allocations of allocnos.  */</i></td></tr>
<tr><th id="44">44</th><td>  <em>int</em> <dfn class="decl field" id="target_ira::x_ira_allocno_classes_num" title='target_ira::x_ira_allocno_classes_num' data-ref="target_ira::x_ira_allocno_classes_num" data-ref-filename="target_ira..x_ira_allocno_classes_num">x_ira_allocno_classes_num</dfn>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i>/* The array containing allocno classes.  Only first</i></td></tr>
<tr><th id="47">47</th><td><i>     IRA_ALLOCNO_CLASSES_NUM elements are used for this.  */</i></td></tr>
<tr><th id="48">48</th><td>  <b>enum</b> <a class="type" href="config/i386/i386.h.html#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <dfn class="decl field" id="target_ira::x_ira_allocno_classes" title='target_ira::x_ira_allocno_classes' data-ref="target_ira::x_ira_allocno_classes" data-ref-filename="target_ira..x_ira_allocno_classes">x_ira_allocno_classes</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i>/* Map of all register classes to corresponding allocno classes</i></td></tr>
<tr><th id="51">51</th><td><i>     containing the given class.  If given class is not a subset of an</i></td></tr>
<tr><th id="52">52</th><td><i>     allocno class, we translate it into the cheapest allocno class.  */</i></td></tr>
<tr><th id="53">53</th><td>  <b>enum</b> <a class="type" href="config/i386/i386.h.html#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <dfn class="decl field" id="target_ira::x_ira_allocno_class_translate" title='target_ira::x_ira_allocno_class_translate' data-ref="target_ira::x_ira_allocno_class_translate" data-ref-filename="target_ira..x_ira_allocno_class_translate">x_ira_allocno_class_translate</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <i>/* Number of pressure classes.  Pressure classes are register</i></td></tr>
<tr><th id="56">56</th><td><i>     classes for which we calculate register pressure.  */</i></td></tr>
<tr><th id="57">57</th><td>  <em>int</em> <dfn class="decl field" id="target_ira::x_ira_pressure_classes_num" title='target_ira::x_ira_pressure_classes_num' data-ref="target_ira::x_ira_pressure_classes_num" data-ref-filename="target_ira..x_ira_pressure_classes_num">x_ira_pressure_classes_num</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <i>/* The array containing pressure classes.  Only first</i></td></tr>
<tr><th id="60">60</th><td><i>     IRA_PRESSURE_CLASSES_NUM elements are used for this.  */</i></td></tr>
<tr><th id="61">61</th><td>  <b>enum</b> <a class="type" href="config/i386/i386.h.html#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <dfn class="decl field" id="target_ira::x_ira_pressure_classes" title='target_ira::x_ira_pressure_classes' data-ref="target_ira::x_ira_pressure_classes" data-ref-filename="target_ira..x_ira_pressure_classes">x_ira_pressure_classes</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>/* Map of all register classes to corresponding pressure classes</i></td></tr>
<tr><th id="64">64</th><td><i>     containing the given class.  If given class is not a subset of an</i></td></tr>
<tr><th id="65">65</th><td><i>     pressure class, we translate it into the cheapest pressure</i></td></tr>
<tr><th id="66">66</th><td><i>     class.  */</i></td></tr>
<tr><th id="67">67</th><td>  <b>enum</b> <a class="type" href="config/i386/i386.h.html#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <dfn class="decl field" id="target_ira::x_ira_pressure_class_translate" title='target_ira::x_ira_pressure_class_translate' data-ref="target_ira::x_ira_pressure_class_translate" data-ref-filename="target_ira..x_ira_pressure_class_translate">x_ira_pressure_class_translate</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>/* Biggest pressure register class containing stack registers.</i></td></tr>
<tr><th id="70">70</th><td><i>     NO_REGS if there are no stack registers.  */</i></td></tr>
<tr><th id="71">71</th><td>  <b>enum</b> <a class="type" href="config/i386/i386.h.html#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <dfn class="decl field" id="target_ira::x_ira_stack_reg_pressure_class" title='target_ira::x_ira_stack_reg_pressure_class' data-ref="target_ira::x_ira_stack_reg_pressure_class" data-ref-filename="target_ira..x_ira_stack_reg_pressure_class">x_ira_stack_reg_pressure_class</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>/* Maps: register class x machine mode -&gt; maximal/minimal number of</i></td></tr>
<tr><th id="74">74</th><td><i>     hard registers of given class needed to store value of given</i></td></tr>
<tr><th id="75">75</th><td><i>     mode.  */</i></td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl field" id="target_ira::x_ira_reg_class_max_nregs" title='target_ira::x_ira_reg_class_max_nregs' data-ref="target_ira::x_ira_reg_class_max_nregs" data-ref-filename="target_ira..x_ira_reg_class_max_nregs">x_ira_reg_class_max_nregs</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="enum" href="../../../../../objdir.amd64/tools/gcc/build/gcc/insn-modes.h.html#MAX_MACHINE_MODE" title='MAX_MACHINE_MODE' data-ref="MAX_MACHINE_MODE" data-ref-filename="MAX_MACHINE_MODE">MAX_MACHINE_MODE</a>];</td></tr>
<tr><th id="77">77</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl field" id="target_ira::x_ira_reg_class_min_nregs" title='target_ira::x_ira_reg_class_min_nregs' data-ref="target_ira::x_ira_reg_class_min_nregs" data-ref-filename="target_ira..x_ira_reg_class_min_nregs">x_ira_reg_class_min_nregs</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="enum" href="../../../../../objdir.amd64/tools/gcc/build/gcc/insn-modes.h.html#MAX_MACHINE_MODE" title='MAX_MACHINE_MODE' data-ref="MAX_MACHINE_MODE" data-ref-filename="MAX_MACHINE_MODE">MAX_MACHINE_MODE</a>];</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i>/* Array analogous to target hook TARGET_MEMORY_MOVE_COST.  */</i></td></tr>
<tr><th id="80">80</th><td>  <em>short</em> <dfn class="decl field" id="target_ira::x_ira_memory_move_cost" title='target_ira::x_ira_memory_move_cost' data-ref="target_ira::x_ira_memory_move_cost" data-ref-filename="target_ira..x_ira_memory_move_cost">x_ira_memory_move_cost</dfn>[<a class="enum" href="../../../../../objdir.amd64/tools/gcc/build/gcc/insn-modes.h.html#MAX_MACHINE_MODE" title='MAX_MACHINE_MODE' data-ref="MAX_MACHINE_MODE" data-ref-filename="MAX_MACHINE_MODE">MAX_MACHINE_MODE</a>][<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<var>2</var>];</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i>/* Array of number of hard registers of given class which are</i></td></tr>
<tr><th id="83">83</th><td><i>     available for the allocation.  The order is defined by the</i></td></tr>
<tr><th id="84">84</th><td><i>     allocation order.  */</i></td></tr>
<tr><th id="85">85</th><td>  <em>short</em> <dfn class="decl field" id="target_ira::x_ira_class_hard_regs" title='target_ira::x_ira_class_hard_regs' data-ref="target_ira::x_ira_class_hard_regs" data-ref-filename="target_ira..x_ira_class_hard_regs">x_ira_class_hard_regs</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="macro" href="config/i386/i386.h.html#981" title="81" data-ref="_M/FIRST_PSEUDO_REGISTER">FIRST_PSEUDO_REGISTER</a>];</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i>/* The number of elements of the above array for given register</i></td></tr>
<tr><th id="88">88</th><td><i>     class.  */</i></td></tr>
<tr><th id="89">89</th><td>  <em>int</em> <dfn class="decl field" id="target_ira::x_ira_class_hard_regs_num" title='target_ira::x_ira_class_hard_regs_num' data-ref="target_ira::x_ira_class_hard_regs_num" data-ref-filename="target_ira..x_ira_class_hard_regs_num">x_ira_class_hard_regs_num</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>/* Register class subset relation: TRUE if the first class is a subset</i></td></tr>
<tr><th id="92">92</th><td><i>     of the second one considering only hard registers available for the</i></td></tr>
<tr><th id="93">93</th><td><i>     allocation.  */</i></td></tr>
<tr><th id="94">94</th><td>  <em>int</em> <dfn class="decl field" id="target_ira::x_ira_class_subset_p" title='target_ira::x_ira_class_subset_p' data-ref="target_ira::x_ira_class_subset_p" data-ref-filename="target_ira..x_ira_class_subset_p">x_ira_class_subset_p</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>/* The biggest class inside of intersection of the two classes (that</i></td></tr>
<tr><th id="97">97</th><td><i>     is calculated taking only hard registers available for allocation</i></td></tr>
<tr><th id="98">98</th><td><i>     into account.  If the both classes contain no hard registers</i></td></tr>
<tr><th id="99">99</th><td><i>     available for allocation, the value is calculated with taking all</i></td></tr>
<tr><th id="100">100</th><td><i>     hard-registers including fixed ones into account.  */</i></td></tr>
<tr><th id="101">101</th><td>  <b>enum</b> <a class="type" href="config/i386/i386.h.html#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <dfn class="decl field" id="target_ira::x_ira_reg_class_subset" title='target_ira::x_ira_reg_class_subset' data-ref="target_ira::x_ira_reg_class_subset" data-ref-filename="target_ira..x_ira_reg_class_subset">x_ira_reg_class_subset</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i>/* True if the two classes (that is calculated taking only hard</i></td></tr>
<tr><th id="104">104</th><td><i>     registers available for allocation into account; are</i></td></tr>
<tr><th id="105">105</th><td><i>     intersected.  */</i></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl field" id="target_ira::x_ira_reg_classes_intersect_p" title='target_ira::x_ira_reg_classes_intersect_p' data-ref="target_ira::x_ira_reg_classes_intersect_p" data-ref-filename="target_ira..x_ira_reg_classes_intersect_p">x_ira_reg_classes_intersect_p</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>];</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i>/* If class CL has a single allocatable register of mode M,</i></td></tr>
<tr><th id="109">109</th><td><i>     index [CL][M] gives the number of that register, otherwise it is -1.  */</i></td></tr>
<tr><th id="110">110</th><td>  <em>short</em> <dfn class="decl field" id="target_ira::x_ira_class_singleton" title='target_ira::x_ira_class_singleton' data-ref="target_ira::x_ira_class_singleton" data-ref-filename="target_ira..x_ira_class_singleton">x_ira_class_singleton</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="enum" href="../../../../../objdir.amd64/tools/gcc/build/gcc/insn-modes.h.html#MAX_MACHINE_MODE" title='MAX_MACHINE_MODE' data-ref="MAX_MACHINE_MODE" data-ref-filename="MAX_MACHINE_MODE">MAX_MACHINE_MODE</a>];</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>/* Function specific hard registers can not be used for the register</i></td></tr>
<tr><th id="113">113</th><td><i>     allocation.  */</i></td></tr>
<tr><th id="114">114</th><td>  <a class="typedef" href="hard-reg-set.h.html#HARD_REG_SET" title='HARD_REG_SET' data-type='HARD_REG_ELT_TYPE [2]' data-ref="HARD_REG_SET" data-ref-filename="HARD_REG_SET">HARD_REG_SET</a> <dfn class="decl field" id="target_ira::x_ira_no_alloc_regs" title='target_ira::x_ira_no_alloc_regs' data-ref="target_ira::x_ira_no_alloc_regs" data-ref-filename="target_ira..x_ira_no_alloc_regs">x_ira_no_alloc_regs</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i>/* Array whose values are hard regset of hard registers available for</i></td></tr>
<tr><th id="117">117</th><td><i>     the allocation of given register class whose HARD_REGNO_MODE_OK</i></td></tr>
<tr><th id="118">118</th><td><i>     values for given mode are zero.  */</i></td></tr>
<tr><th id="119">119</th><td>  <a class="typedef" href="hard-reg-set.h.html#HARD_REG_SET" title='HARD_REG_SET' data-type='HARD_REG_ELT_TYPE [2]' data-ref="HARD_REG_SET" data-ref-filename="HARD_REG_SET">HARD_REG_SET</a> <dfn class="decl field" id="target_ira::x_ira_prohibited_class_mode_regs" title='target_ira::x_ira_prohibited_class_mode_regs' data-ref="target_ira::x_ira_prohibited_class_mode_regs" data-ref-filename="target_ira..x_ira_prohibited_class_mode_regs">x_ira_prohibited_class_mode_regs</dfn>[<a class="macro" href="config/i386/i386.h.html#1377" title="((int) LIM_REG_CLASSES)" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</a>][<a class="enum" href="../../../../../objdir.amd64/tools/gcc/build/gcc/insn-modes.h.html#NUM_MACHINE_MODES" title='NUM_MACHINE_MODES' data-ref="NUM_MACHINE_MODES" data-ref-filename="NUM_MACHINE_MODES">NUM_MACHINE_MODES</a>];</td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><b>extern</b> <b>struct</b> <a class="type" href="#target_ira" title='target_ira' data-ref="target_ira" data-ref-filename="target_ira">target_ira</a> <dfn class="decl" id="default_target_ira" title='default_target_ira' data-ref="default_target_ira" data-ref-filename="default_target_ira">default_target_ira</dfn>;</td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="123">if</span> <a class="macro" href="config/i386/i386.h.html#2731" title="1" data-ref="_M/SWITCHABLE_TARGET">SWITCHABLE_TARGET</a></u></td></tr>
<tr><th id="124">124</th><td><b>extern</b> <b>struct</b> <a class="type" href="#target_ira" title='target_ira' data-ref="target_ira" data-ref-filename="target_ira">target_ira</a> *<dfn class="decl" id="this_target_ira" title='this_target_ira' data-ref="this_target_ira" data-ref-filename="this_target_ira">this_target_ira</dfn>;</td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="123">else</span></u></td></tr>
<tr><th id="126">126</th><td><u>#define this_target_ira (&amp;default_target_ira)</u></td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="123">endif</span></u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/ira_hard_regno_allocno_class" data-ref="_M/ira_hard_regno_allocno_class">ira_hard_regno_allocno_class</dfn> \</u></td></tr>
<tr><th id="130">130</th><td><u>  (this_target_ira-&gt;x_ira_hard_regno_allocno_class)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ira_allocno_classes_num" data-ref="_M/ira_allocno_classes_num">ira_allocno_classes_num</dfn> \</u></td></tr>
<tr><th id="132">132</th><td><u>  (this_target_ira-&gt;x_ira_allocno_classes_num)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ira_allocno_classes" data-ref="_M/ira_allocno_classes">ira_allocno_classes</dfn> \</u></td></tr>
<tr><th id="134">134</th><td><u>  (this_target_ira-&gt;x_ira_allocno_classes)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ira_allocno_class_translate" data-ref="_M/ira_allocno_class_translate">ira_allocno_class_translate</dfn> \</u></td></tr>
<tr><th id="136">136</th><td><u>  (this_target_ira-&gt;x_ira_allocno_class_translate)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ira_pressure_classes_num" data-ref="_M/ira_pressure_classes_num">ira_pressure_classes_num</dfn> \</u></td></tr>
<tr><th id="138">138</th><td><u>  (this_target_ira-&gt;x_ira_pressure_classes_num)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ira_pressure_classes" data-ref="_M/ira_pressure_classes">ira_pressure_classes</dfn> \</u></td></tr>
<tr><th id="140">140</th><td><u>  (this_target_ira-&gt;x_ira_pressure_classes)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ira_pressure_class_translate" data-ref="_M/ira_pressure_class_translate">ira_pressure_class_translate</dfn> \</u></td></tr>
<tr><th id="142">142</th><td><u>  (this_target_ira-&gt;x_ira_pressure_class_translate)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ira_stack_reg_pressure_class" data-ref="_M/ira_stack_reg_pressure_class">ira_stack_reg_pressure_class</dfn> \</u></td></tr>
<tr><th id="144">144</th><td><u>  (this_target_ira-&gt;x_ira_stack_reg_pressure_class)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ira_reg_class_max_nregs" data-ref="_M/ira_reg_class_max_nregs">ira_reg_class_max_nregs</dfn> \</u></td></tr>
<tr><th id="146">146</th><td><u>  (this_target_ira-&gt;x_ira_reg_class_max_nregs)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ira_reg_class_min_nregs" data-ref="_M/ira_reg_class_min_nregs">ira_reg_class_min_nregs</dfn> \</u></td></tr>
<tr><th id="148">148</th><td><u>  (this_target_ira-&gt;x_ira_reg_class_min_nregs)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ira_memory_move_cost" data-ref="_M/ira_memory_move_cost">ira_memory_move_cost</dfn> \</u></td></tr>
<tr><th id="150">150</th><td><u>  (this_target_ira-&gt;x_ira_memory_move_cost)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ira_class_hard_regs" data-ref="_M/ira_class_hard_regs">ira_class_hard_regs</dfn> \</u></td></tr>
<tr><th id="152">152</th><td><u>  (this_target_ira-&gt;x_ira_class_hard_regs)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ira_class_hard_regs_num" data-ref="_M/ira_class_hard_regs_num">ira_class_hard_regs_num</dfn> \</u></td></tr>
<tr><th id="154">154</th><td><u>  (this_target_ira-&gt;x_ira_class_hard_regs_num)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ira_class_subset_p" data-ref="_M/ira_class_subset_p">ira_class_subset_p</dfn> \</u></td></tr>
<tr><th id="156">156</th><td><u>  (this_target_ira-&gt;x_ira_class_subset_p)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ira_reg_class_subset" data-ref="_M/ira_reg_class_subset">ira_reg_class_subset</dfn> \</u></td></tr>
<tr><th id="158">158</th><td><u>  (this_target_ira-&gt;x_ira_reg_class_subset)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ira_reg_classes_intersect_p" data-ref="_M/ira_reg_classes_intersect_p">ira_reg_classes_intersect_p</dfn> \</u></td></tr>
<tr><th id="160">160</th><td><u>  (this_target_ira-&gt;x_ira_reg_classes_intersect_p)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ira_class_singleton" data-ref="_M/ira_class_singleton">ira_class_singleton</dfn> \</u></td></tr>
<tr><th id="162">162</th><td><u>  (this_target_ira-&gt;x_ira_class_singleton)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ira_no_alloc_regs" data-ref="_M/ira_no_alloc_regs">ira_no_alloc_regs</dfn> \</u></td></tr>
<tr><th id="164">164</th><td><u>  (this_target_ira-&gt;x_ira_no_alloc_regs)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ira_prohibited_class_mode_regs" data-ref="_M/ira_prohibited_class_mode_regs">ira_prohibited_class_mode_regs</dfn> \</u></td></tr>
<tr><th id="166">166</th><td><u>  (this_target_ira-&gt;x_ira_prohibited_class_mode_regs)</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/* Major structure describing equivalence info for a pseudo.  */</i></td></tr>
<tr><th id="169">169</th><td><b>struct</b> <dfn class="type def" id="ira_reg_equiv_s" title='ira_reg_equiv_s' data-ref="ira_reg_equiv_s" data-ref-filename="ira_reg_equiv_s">ira_reg_equiv_s</dfn></td></tr>
<tr><th id="170">170</th><td>{</td></tr>
<tr><th id="171">171</th><td>  <i>/* True if we can use this equivalence.  */</i></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="decl field" id="ira_reg_equiv_s::defined_p" title='ira_reg_equiv_s::defined_p' data-ref="ira_reg_equiv_s::defined_p" data-ref-filename="ira_reg_equiv_s..defined_p">defined_p</dfn>;</td></tr>
<tr><th id="173">173</th><td>  <i>/* True if the usage of the equivalence is profitable.  */</i></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl field" id="ira_reg_equiv_s::profitable_p" title='ira_reg_equiv_s::profitable_p' data-ref="ira_reg_equiv_s::profitable_p" data-ref-filename="ira_reg_equiv_s..profitable_p">profitable_p</dfn>;</td></tr>
<tr><th id="175">175</th><td>  <i>/* Equiv. memory, constant, invariant, and initializing insns of</i></td></tr>
<tr><th id="176">176</th><td><i>     given pseudo-register or NULL_RTX.  */</i></td></tr>
<tr><th id="177">177</th><td>  <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a> <dfn class="decl field" id="ira_reg_equiv_s::memory" title='ira_reg_equiv_s::memory' data-ref="ira_reg_equiv_s::memory" data-ref-filename="ira_reg_equiv_s..memory">memory</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a> <dfn class="decl field" id="ira_reg_equiv_s::constant" title='ira_reg_equiv_s::constant' data-ref="ira_reg_equiv_s::constant" data-ref-filename="ira_reg_equiv_s..constant">constant</dfn>;</td></tr>
<tr><th id="179">179</th><td>  <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a> <dfn class="decl field" id="ira_reg_equiv_s::invariant" title='ira_reg_equiv_s::invariant' data-ref="ira_reg_equiv_s::invariant" data-ref-filename="ira_reg_equiv_s..invariant">invariant</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <i>/* Always NULL_RTX if defined_p is false.  */</i></td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="rtl.h.html#rtx_insn_list" title='rtx_insn_list' data-ref="rtx_insn_list" data-ref-filename="rtx_insn_list">rtx_insn_list</a> *<dfn class="decl field" id="ira_reg_equiv_s::init_insns" title='ira_reg_equiv_s::init_insns' data-ref="ira_reg_equiv_s::init_insns" data-ref-filename="ira_reg_equiv_s..init_insns">init_insns</dfn>;</td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* The length of the following array.  */</i></td></tr>
<tr><th id="185">185</th><td><b>extern</b> <em>int</em> <dfn class="decl" id="ira_reg_equiv_len" title='ira_reg_equiv_len' data-ref="ira_reg_equiv_len" data-ref-filename="ira_reg_equiv_len">ira_reg_equiv_len</dfn>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/* Info about equiv. info for each register.  */</i></td></tr>
<tr><th id="188">188</th><td><b>extern</b> <b>struct</b> <a class="type" href="#ira_reg_equiv_s" title='ira_reg_equiv_s' data-ref="ira_reg_equiv_s" data-ref-filename="ira_reg_equiv_s">ira_reg_equiv_s</a> *<dfn class="decl" id="ira_reg_equiv" title='ira_reg_equiv' data-ref="ira_reg_equiv" data-ref-filename="ira_reg_equiv">ira_reg_equiv</dfn>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z13ira_init_oncev" title='ira_init_once' data-ref="_Z13ira_init_oncev" data-ref-filename="_Z13ira_init_oncev">ira_init_once</dfn> (<em>void</em>);</td></tr>
<tr><th id="191">191</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z8ira_initv" title='ira_init' data-ref="_Z8ira_initv" data-ref-filename="_Z8ira_initv">ira_init</dfn> (<em>void</em>);</td></tr>
<tr><th id="192">192</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z27ira_setup_eliminable_regsetv" title='ira_setup_eliminable_regset' data-ref="_Z27ira_setup_eliminable_regsetv" data-ref-filename="_Z27ira_setup_eliminable_regsetv">ira_setup_eliminable_regset</dfn> (<em>void</em>);</td></tr>
<tr><th id="193">193</th><td><b>extern</b> <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a> <dfn class="decl fn" id="_Z18ira_eliminate_regsP7rtx_def12machine_mode" title='ira_eliminate_regs' data-ref="_Z18ira_eliminate_regsP7rtx_def12machine_mode" data-ref-filename="_Z18ira_eliminate_regsP7rtx_def12machine_mode">ira_eliminate_regs</dfn> (<a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a>, <a class="type" href="../../../../../objdir.amd64/tools/gcc/build/gcc/insn-modes.h.html#machine_mode" title='machine_mode' data-ref="machine_mode" data-ref-filename="machine_mode">machine_mode</a>);</td></tr>
<tr><th id="194">194</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z22ira_set_pseudo_classesbP8_IO_FILE" title='ira_set_pseudo_classes' data-ref="_Z22ira_set_pseudo_classesbP8_IO_FILE" data-ref-filename="_Z22ira_set_pseudo_classesbP8_IO_FILE">ira_set_pseudo_classes</dfn> (<em>bool</em>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/types/FILE.h.html#FILE" title='FILE' data-type='struct _IO_FILE' data-ref="FILE" data-ref-filename="FILE">FILE</a> *);</td></tr>
<tr><th id="195">195</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z20ira_expand_reg_equivv" title='ira_expand_reg_equiv' data-ref="_Z20ira_expand_reg_equivv" data-ref-filename="_Z20ira_expand_reg_equivv">ira_expand_reg_equiv</dfn> (<em>void</em>);</td></tr>
<tr><th id="196">196</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z37ira_update_equiv_info_by_shuffle_insniiP8rtx_insn" title='ira_update_equiv_info_by_shuffle_insn' data-ref="_Z37ira_update_equiv_info_by_shuffle_insniiP8rtx_insn" data-ref-filename="_Z37ira_update_equiv_info_by_shuffle_insniiP8rtx_insn">ira_update_equiv_info_by_shuffle_insn</dfn> (<em>int</em>, <em>int</em>, <a class="type" href="rtl.h.html#rtx_insn" title='rtx_insn' data-ref="rtx_insn" data-ref-filename="rtx_insn">rtx_insn</a> *);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z29ira_sort_regnos_for_alter_regPiiPj" title='ira_sort_regnos_for_alter_reg' data-ref="_Z29ira_sort_regnos_for_alter_regPiiPj" data-ref-filename="_Z29ira_sort_regnos_for_alter_regPiiPj">ira_sort_regnos_for_alter_reg</dfn> (<em>int</em> *, <em>int</em>, <em>unsigned</em> <em>int</em> *);</td></tr>
<tr><th id="199">199</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z26ira_mark_allocation_changei" title='ira_mark_allocation_change' data-ref="_Z26ira_mark_allocation_changei" data-ref-filename="_Z26ira_mark_allocation_changei">ira_mark_allocation_change</dfn> (<em>int</em>);</td></tr>
<tr><th id="200">200</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z29ira_mark_memory_move_deletionii" title='ira_mark_memory_move_deletion' data-ref="_Z29ira_mark_memory_move_deletionii" data-ref-filename="_Z29ira_mark_memory_move_deletionii">ira_mark_memory_move_deletion</dfn> (<em>int</em>, <em>int</em>);</td></tr>
<tr><th id="201">201</th><td><b>extern</b> <em>bool</em> <dfn class="decl fn" id="_Z20ira_reassign_pseudosPiiPmPA2_mS2_P11bitmap_head" title='ira_reassign_pseudos' data-ref="_Z20ira_reassign_pseudosPiiPmPA2_mS2_P11bitmap_head" data-ref-filename="_Z20ira_reassign_pseudosPiiPmPA2_mS2_P11bitmap_head">ira_reassign_pseudos</dfn> (<em>int</em> *, <em>int</em>, <a class="typedef" href="hard-reg-set.h.html#HARD_REG_SET" title='HARD_REG_SET' data-type='HARD_REG_ELT_TYPE [2]' data-ref="HARD_REG_SET" data-ref-filename="HARD_REG_SET">HARD_REG_SET</a>, <a class="typedef" href="hard-reg-set.h.html#HARD_REG_SET" title='HARD_REG_SET' data-type='HARD_REG_ELT_TYPE [2]' data-ref="HARD_REG_SET" data-ref-filename="HARD_REG_SET">HARD_REG_SET</a> *,</td></tr>
<tr><th id="202">202</th><td>				  <a class="typedef" href="hard-reg-set.h.html#HARD_REG_SET" title='HARD_REG_SET' data-type='HARD_REG_ELT_TYPE [2]' data-ref="HARD_REG_SET" data-ref-filename="HARD_REG_SET">HARD_REG_SET</a> *, <a class="typedef" href="coretypes.h.html#bitmap" title='bitmap' data-type='struct bitmap_head *' data-ref="bitmap" data-ref-filename="bitmap">bitmap</a>);</td></tr>
<tr><th id="203">203</th><td><b>extern</b> <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a> <dfn class="decl fn" id="_Z20ira_reuse_stack_slotijj" title='ira_reuse_stack_slot' data-ref="_Z20ira_reuse_stack_slotijj" data-ref-filename="_Z20ira_reuse_stack_slotijj">ira_reuse_stack_slot</dfn> (<em>int</em>, <em>unsigned</em> <em>int</em>, <em>unsigned</em> <em>int</em>);</td></tr>
<tr><th id="204">204</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z23ira_mark_new_stack_slotP7rtx_defij" title='ira_mark_new_stack_slot' data-ref="_Z23ira_mark_new_stack_slotP7rtx_defij" data-ref-filename="_Z23ira_mark_new_stack_slotP7rtx_defij">ira_mark_new_stack_slot</dfn> (<a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a>, <em>int</em>, <em>unsigned</em> <em>int</em>);</td></tr>
<tr><th id="205">205</th><td><b>extern</b> <em>bool</em> <dfn class="decl fn" id="_Z31ira_better_spill_reload_regno_pPiS_P7rtx_defS1_P8rtx_insn" title='ira_better_spill_reload_regno_p' data-ref="_Z31ira_better_spill_reload_regno_pPiS_P7rtx_defS1_P8rtx_insn" data-ref-filename="_Z31ira_better_spill_reload_regno_pPiS_P7rtx_defS1_P8rtx_insn">ira_better_spill_reload_regno_p</dfn> (<em>int</em> *, <em>int</em> *, <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a>, <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a>, <a class="type" href="rtl.h.html#rtx_insn" title='rtx_insn' data-ref="rtx_insn" data-ref-filename="rtx_insn">rtx_insn</a> *);</td></tr>
<tr><th id="206">206</th><td><b>extern</b> <em>bool</em> <dfn class="decl fn" id="_Z20ira_bad_reload_regnoiP7rtx_defS0_" title='ira_bad_reload_regno' data-ref="_Z20ira_bad_reload_regnoiP7rtx_defS0_" data-ref-filename="_Z20ira_bad_reload_regnoiP7rtx_defS0_">ira_bad_reload_regno</dfn> (<em>int</em>, <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a>, <a class="typedef" href="coretypes.h.html#rtx" title='rtx' data-type='struct rtx_def *' data-ref="rtx" data-ref-filename="rtx">rtx</a>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z25ira_adjust_equiv_reg_costji" title='ira_adjust_equiv_reg_cost' data-ref="_Z25ira_adjust_equiv_reg_costji" data-ref-filename="_Z25ira_adjust_equiv_reg_costji">ira_adjust_equiv_reg_cost</dfn> (<em>unsigned</em>, <em>int</em>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* ira-costs.c */</i></td></tr>
<tr><th id="211">211</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="_Z20ira_costs_c_finalizev" title='ira_costs_c_finalize' data-ref="_Z20ira_costs_c_finalizev" data-ref-filename="_Z20ira_costs_c_finalizev">ira_costs_c_finalize</dfn> (<em>void</em>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>/* Spilling static chain pseudo may result in generation of wrong</i></td></tr>
<tr><th id="214">214</th><td><i>   non-local goto code using frame-pointer to address saved stack</i></td></tr>
<tr><th id="215">215</th><td><i>   pointer value after restoring old frame pointer value.  The</i></td></tr>
<tr><th id="216">216</th><td><i>   function returns TRUE if REGNO is such a static chain pseudo.  */</i></td></tr>
<tr><th id="217">217</th><td><em>static</em> <b>inline</b> <em>bool</em></td></tr>
<tr><th id="218">218</th><td><dfn class="decl def fn" id="_ZL32non_spilled_static_chain_regno_pi" title='non_spilled_static_chain_regno_p' data-ref="_ZL32non_spilled_static_chain_regno_pi" data-ref-filename="_ZL32non_spilled_static_chain_regno_pi">non_spilled_static_chain_regno_p</dfn> (<em>int</em> <dfn class="local col1 decl" id="1regno" title='regno' data-type='int' data-ref="1regno" data-ref-filename="1regno">regno</dfn>)</td></tr>
<tr><th id="219">219</th><td>{</td></tr>
<tr><th id="220">220</th><td>  <b>return</b> (<a class="macro" href="function.h.html#410" title="(cfun + 0)" data-ref="_M/cfun">cfun</a>-&gt;<a class="ref field" href="function.h.html#function::static_chain_decl" title='function::static_chain_decl' data-ref="function::static_chain_decl" data-ref-filename="function..static_chain_decl">static_chain_decl</a> &amp;&amp; <a class="macro" href="emit-rtl.h.html#318" title="(&amp;x_rtl)" data-ref="_M/crtl">crtl</a>-&gt;<a class="ref field" href="emit-rtl.h.html#rtl_data::has_nonlocal_goto" title='rtl_data::has_nonlocal_goto' data-ref="rtl_data::has_nonlocal_goto" data-ref-filename="rtl_data..has_nonlocal_goto">has_nonlocal_goto</a></td></tr>
<tr><th id="221">221</th><td>	  &amp;&amp; <a class="macro" href="rtl.h.html#2402" title="(((&amp;(regno_reg_rtx[regno])-&gt;u.reg)-&gt;attrs) == 0 ? 0 : ((&amp;(regno_reg_rtx[regno])-&gt;u.reg)-&gt;attrs)-&gt;decl)" data-ref="_M/REG_EXPR">REG_EXPR</a> (<a class="ref" href="function.h.html#regno_reg_rtx" title='regno_reg_rtx' data-ref="regno_reg_rtx" data-ref-filename="regno_reg_rtx">regno_reg_rtx</a>[<a class="local col1 ref" href="#1regno" title='regno' data-ref="1regno" data-ref-filename="1regno">regno</a>]) == <a class="macro" href="function.h.html#410" title="(cfun + 0)" data-ref="_M/cfun">cfun</a>-&gt;<a class="ref field" href="function.h.html#function::static_chain_decl" title='function::static_chain_decl' data-ref="function::static_chain_decl" data-ref-filename="function..static_chain_decl">static_chain_decl</a>);</td></tr>
<tr><th id="222">222</th><td>}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#<span data-ppcond="22">endif</span> /* GCC_IRA_H */</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dwarf2out.c.html'>netbsd/external/gpl3/gcc/dist/gcc/dwarf2out.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
