Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex7seg_behav xil_defaultlib.hex7seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'an' might have multiple concurrent drivers [C:/Users/luke_mccubbin1/Box/CurrentClasses/SoC/Github/CR1/seven_seg/seven_seg/seven_seg.srcs/sources_1/new/top_module.sv:113]
WARNING: [VRFC 10-3823] variable 'sseg' might have multiple concurrent drivers [C:/Users/luke_mccubbin1/Box/CurrentClasses/SoC/Github/CR1/seven_seg/seven_seg/seven_seg.srcs/sources_1/new/top_module.sv:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot hex7seg_behav
