- status: 0 - openlane design prep
  runtime_s: 1.98
  runtime_ts: 0h0m1s975ms
- status: 1 - synthesis - yosys
  runtime_s: 27.3
  runtime_ts: 0h0m27s300ms
- status: 2 - sta - openroad
  runtime_s: 1.44
  runtime_ts: 0h0m1s435ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.5
  runtime_ts: 0h0m1s496ms
- status: 4 - io_place - openlane
  runtime_s: 0.38
  runtime_ts: 0h0m0s380ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s708ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s866ms
- status: 7 - global placement - openroad
  runtime_s: 19.7
  runtime_ts: 0h0m19s702ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 3.9
  runtime_ts: 0h0m3s897ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.88
  runtime_ts: 0h0m0s884ms
- status: 10 - cts - openroad
  runtime_s: 28.32
  runtime_ts: 0h0m28s318ms
- status: 11 - resizer timing optimizations - openroad
  runtime_s: 7.96
  runtime_ts: 0h0m7s955ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 4.76
  runtime_ts: 0h0m4s756ms
- status: 13 - detailed placement - openroad
  runtime_s: 0.96
  runtime_ts: 0h0m0s957ms
- status: 15 - write verilog - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s718ms
- status: 15 - global routing - openroad
  runtime_s: 0.82
  runtime_ts: 0h0m0s818ms
- status: 16 - fill insertion - openroad
  runtime_s: 0.97
  runtime_ts: 0h0m0s967ms
- status: 17 - detailed_routing - openroad
  runtime_s: 39.5
  runtime_ts: 0h0m39s496ms
- status: 18 - wire lengths - openlane
  runtime_s: 0.54
  runtime_ts: 0h0m0s544ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 3.09
  runtime_ts: 0h0m3s93ms
- status: 20 - sta - openroad
  runtime_s: 14.5
  runtime_ts: 0h0m14s502ms
- status: 21 - sta - openroad
  runtime_s: 2.74
  runtime_ts: 0h0m2s737ms
- status: 22 - gdsii - magic
  runtime_s: 13.67
  runtime_ts: 0h0m13s670ms
- status: 23 - spice extraction - magic
  runtime_s: 19.39
  runtime_ts: 0h0m19s388ms
- status: 25 - write verilog - openroad
  runtime_s: 0.82
  runtime_ts: 0h0m0s823ms
- status: 25 - write powered verilog - openlane
  runtime_s: 0.93
  runtime_ts: 0h0m0s932ms
- status: 26 - lvs - netgen
  runtime_s: 0.84
  runtime_ts: 0h0m0s843ms
- status: 27 - drc - magic
  runtime_s: 37.93
  runtime_ts: 0h0m37s929ms
- status: 28 - antenna check - openroad
  runtime_s: 1.39
  runtime_ts: 0h0m1s387ms
---
- status: routed
  runtime_s: 162.0
  runtime_ts: 0h2m42s0ms
- status: flow completed
  runtime_s: 259.0
  runtime_ts: 0h4m19s0ms
