digraph "0_linux_d2b9d2a5ad5ef04ff978c9923d19730cb05efd55@API" {
"1000516" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000503" [label="(Call,msr & MSR_FP)"];
"1000496" [label="(Call,tm_recheckpoint(&current->thread, msr))"];
"1000400" [label="(Call,msr & MSR_SPE)"];
"1000331" [label="(Call,msr & MSR_VSX)"];
"1000187" [label="(Call,msr & MSR_VEC)"];
"1000177" [label="(Call,msr & MSR_LE)"];
"1000155" [label="(Call,__get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000304" [label="(Call,MSR_FP | MSR_FE0 | MSR_FE1)"];
"1000306" [label="(Call,MSR_FE0 | MSR_FE1)"];
"1000512" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000533" [label="(Call,regs->msr |= MSR_VEC)"];
"1000400" [label="(Call,msr & MSR_SPE)"];
"1000330" [label="(ControlStructure,if (msr & MSR_VSX))"];
"1000496" [label="(Call,tm_recheckpoint(&current->thread, msr))"];
"1000338" [label="(Identifier,current)"];
"1000177" [label="(Call,msr & MSR_LE)"];
"1000156" [label="(Identifier,msr)"];
"1000517" [label="(Identifier,MSR_FP)"];
"1000524" [label="(Call,msr & MSR_VEC)"];
"1000507" [label="(Call,do_load_up_transact_fpu(&current->thread))"];
"1000186" [label="(ControlStructure,if (msr & MSR_VEC))"];
"1000525" [label="(Identifier,msr)"];
"1000155" [label="(Call,__get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000399" [label="(ControlStructure,if (msr & MSR_SPE))"];
"1000513" [label="(Call,regs->msr)"];
"1000333" [label="(Identifier,MSR_VSX)"];
"1000119" [label="(Block,)"];
"1000534" [label="(Call,regs->msr)"];
"1000503" [label="(Call,msr & MSR_FP)"];
"1000537" [label="(Identifier,MSR_VEC)"];
"1000505" [label="(Identifier,MSR_FP)"];
"1000187" [label="(Call,msr & MSR_VEC)"];
"1000408" [label="(Identifier,current)"];
"1000171" [label="(Call,(regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000157" [label="(Call,&sr->mc_gregs[PT_MSR])"];
"1000197" [label="(Identifier,current)"];
"1000510" [label="(Identifier,current)"];
"1000178" [label="(Identifier,msr)"];
"1000229" [label="(Identifier,current)"];
"1000475" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000402" [label="(Identifier,MSR_SPE)"];
"1000501" [label="(Identifier,msr)"];
"1000189" [label="(Identifier,MSR_VEC)"];
"1000528" [label="(Call,do_load_up_transact_altivec(&current->thread))"];
"1000332" [label="(Identifier,msr)"];
"1000425" [label="(Identifier,current)"];
"1000306" [label="(Call,MSR_FE0 | MSR_FE1)"];
"1000516" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000518" [label="(Call,current->thread.fpexc_mode)"];
"1000331" [label="(Call,msr & MSR_VSX)"];
"1000497" [label="(Call,&current->thread)"];
"1000502" [label="(ControlStructure,if (msr & MSR_FP))"];
"1000153" [label="(Call,err |= __get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000539" [label="(Literal,0)"];
"1000303" [label="(Call,~(MSR_FP | MSR_FE0 | MSR_FE1))"];
"1000504" [label="(Identifier,msr)"];
"1000304" [label="(Call,MSR_FP | MSR_FE0 | MSR_FE1)"];
"1000401" [label="(Identifier,msr)"];
"1000308" [label="(Identifier,MSR_FE1)"];
"1000355" [label="(Identifier,current)"];
"1000188" [label="(Identifier,msr)"];
"1000305" [label="(Identifier,MSR_FP)"];
"1000307" [label="(Identifier,MSR_FE0)"];
"1000179" [label="(Identifier,MSR_LE)"];
"1000506" [label="(Block,)"];
"1000540" [label="(MethodReturn,static long)"];
"1000512" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000527" [label="(Block,)"];
"1000533" [label="(Call,regs->msr |= MSR_VEC)"];
"1000516" -> "1000512"  [label="AST: "];
"1000516" -> "1000518"  [label="CFG: "];
"1000517" -> "1000516"  [label="AST: "];
"1000518" -> "1000516"  [label="AST: "];
"1000512" -> "1000516"  [label="CFG: "];
"1000516" -> "1000540"  [label="DDG: current->thread.fpexc_mode"];
"1000516" -> "1000540"  [label="DDG: MSR_FP"];
"1000516" -> "1000512"  [label="DDG: MSR_FP"];
"1000516" -> "1000512"  [label="DDG: current->thread.fpexc_mode"];
"1000503" -> "1000516"  [label="DDG: MSR_FP"];
"1000503" -> "1000502"  [label="AST: "];
"1000503" -> "1000505"  [label="CFG: "];
"1000504" -> "1000503"  [label="AST: "];
"1000505" -> "1000503"  [label="AST: "];
"1000510" -> "1000503"  [label="CFG: "];
"1000525" -> "1000503"  [label="CFG: "];
"1000503" -> "1000540"  [label="DDG: msr & MSR_FP"];
"1000503" -> "1000540"  [label="DDG: MSR_FP"];
"1000496" -> "1000503"  [label="DDG: msr"];
"1000304" -> "1000503"  [label="DDG: MSR_FP"];
"1000503" -> "1000524"  [label="DDG: msr"];
"1000496" -> "1000119"  [label="AST: "];
"1000496" -> "1000501"  [label="CFG: "];
"1000497" -> "1000496"  [label="AST: "];
"1000501" -> "1000496"  [label="AST: "];
"1000504" -> "1000496"  [label="CFG: "];
"1000496" -> "1000540"  [label="DDG: tm_recheckpoint(&current->thread, msr)"];
"1000496" -> "1000540"  [label="DDG: &current->thread"];
"1000400" -> "1000496"  [label="DDG: msr"];
"1000496" -> "1000507"  [label="DDG: &current->thread"];
"1000496" -> "1000528"  [label="DDG: &current->thread"];
"1000400" -> "1000399"  [label="AST: "];
"1000400" -> "1000402"  [label="CFG: "];
"1000401" -> "1000400"  [label="AST: "];
"1000402" -> "1000400"  [label="AST: "];
"1000408" -> "1000400"  [label="CFG: "];
"1000425" -> "1000400"  [label="CFG: "];
"1000400" -> "1000540"  [label="DDG: msr"];
"1000400" -> "1000540"  [label="DDG: MSR_SPE"];
"1000400" -> "1000540"  [label="DDG: msr & MSR_SPE"];
"1000331" -> "1000400"  [label="DDG: msr"];
"1000331" -> "1000330"  [label="AST: "];
"1000331" -> "1000333"  [label="CFG: "];
"1000332" -> "1000331"  [label="AST: "];
"1000333" -> "1000331"  [label="AST: "];
"1000338" -> "1000331"  [label="CFG: "];
"1000355" -> "1000331"  [label="CFG: "];
"1000331" -> "1000540"  [label="DDG: msr & MSR_VSX"];
"1000331" -> "1000540"  [label="DDG: MSR_VSX"];
"1000331" -> "1000540"  [label="DDG: msr"];
"1000187" -> "1000331"  [label="DDG: msr"];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000189"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000189" -> "1000187"  [label="AST: "];
"1000197" -> "1000187"  [label="CFG: "];
"1000229" -> "1000187"  [label="CFG: "];
"1000187" -> "1000540"  [label="DDG: msr"];
"1000187" -> "1000540"  [label="DDG: msr & MSR_VEC"];
"1000187" -> "1000540"  [label="DDG: MSR_VEC"];
"1000177" -> "1000187"  [label="DDG: msr"];
"1000187" -> "1000524"  [label="DDG: MSR_VEC"];
"1000177" -> "1000171"  [label="AST: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000171" -> "1000177"  [label="CFG: "];
"1000177" -> "1000540"  [label="DDG: MSR_LE"];
"1000177" -> "1000171"  [label="DDG: msr"];
"1000177" -> "1000171"  [label="DDG: MSR_LE"];
"1000155" -> "1000177"  [label="DDG: msr"];
"1000155" -> "1000153"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000155" -> "1000540"  [label="DDG: &sr->mc_gregs[PT_MSR]"];
"1000155" -> "1000540"  [label="DDG: msr"];
"1000155" -> "1000153"  [label="DDG: msr"];
"1000155" -> "1000153"  [label="DDG: &sr->mc_gregs[PT_MSR]"];
"1000304" -> "1000303"  [label="AST: "];
"1000304" -> "1000306"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000306" -> "1000304"  [label="AST: "];
"1000303" -> "1000304"  [label="CFG: "];
"1000304" -> "1000540"  [label="DDG: MSR_FP"];
"1000304" -> "1000540"  [label="DDG: MSR_FE0 | MSR_FE1"];
"1000304" -> "1000303"  [label="DDG: MSR_FP"];
"1000304" -> "1000303"  [label="DDG: MSR_FE0 | MSR_FE1"];
"1000306" -> "1000304"  [label="DDG: MSR_FE0"];
"1000306" -> "1000304"  [label="DDG: MSR_FE1"];
"1000306" -> "1000308"  [label="CFG: "];
"1000307" -> "1000306"  [label="AST: "];
"1000308" -> "1000306"  [label="AST: "];
"1000306" -> "1000540"  [label="DDG: MSR_FE0"];
"1000306" -> "1000540"  [label="DDG: MSR_FE1"];
"1000512" -> "1000506"  [label="AST: "];
"1000513" -> "1000512"  [label="AST: "];
"1000525" -> "1000512"  [label="CFG: "];
"1000512" -> "1000540"  [label="DDG: regs->msr"];
"1000512" -> "1000540"  [label="DDG: MSR_FP | current->thread.fpexc_mode"];
"1000512" -> "1000540"  [label="DDG: regs->msr |= (MSR_FP | current->thread.fpexc_mode)"];
"1000475" -> "1000512"  [label="DDG: regs->msr"];
"1000512" -> "1000533"  [label="DDG: regs->msr"];
"1000533" -> "1000527"  [label="AST: "];
"1000533" -> "1000537"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000537" -> "1000533"  [label="AST: "];
"1000539" -> "1000533"  [label="CFG: "];
"1000533" -> "1000540"  [label="DDG: regs->msr |= MSR_VEC"];
"1000533" -> "1000540"  [label="DDG: regs->msr"];
"1000533" -> "1000540"  [label="DDG: MSR_VEC"];
"1000475" -> "1000533"  [label="DDG: regs->msr"];
"1000524" -> "1000533"  [label="DDG: MSR_VEC"];
}
