NET "CLK" LOC = "C9" |IOSTANDARD = LVCMOS33 ;
NET "RST"  LOC = "K17" |IOSTANDARD = LVTTL  |PULLDOWN ; 


NET "SPI_MISO" LOC = "N10" |IOSTANDARD = LVCMOS33 ;
NET "SPI_MOSI" LOC = "T4" |IOSTANDARD = LVCMOS33 |SLEW = FAST |DRIVE = 6 ;
NET "SPI_SCK" LOC = "U16" |IOSTANDARD = LVCMOS33 |SLEW = FAST |DRIVE = 8 ;

#NET "AMP_SHDN" LOC = "P7" |IOSTANDARD = LVCMOS33 |SLEW = SLOW |DRIVE = 6 ;
NET "LED<0>" LOC = "F12" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;
NET "LED<1>" LOC = "E12" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;
NET "LED<2>" LOC = "E11" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;
NET "LED<3>" LOC = "F11" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;
NET "LED<4>" LOC = "C11" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;
NET "LED<5>" LOC = "D11" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;
NET "LED<6>" LOC = "E9" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;
NET "LED<7>" LOC = "F9" |IOSTANDARD = LVTTL |SLEW = SLOW |DRIVE = 8 ;

# These four connections are shared with the J1 6-pin accessory header
NET "GPIO<0>" LOC = "B4" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<1>
NET "GPIO<1>" LOC = "A4" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<2>
NET "GPIO<2>" LOC = "D5" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<3>
NET "GPIO<3>" LOC = "C5" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<4>

# These four connections are shared with the J2 6-pin accessory header
NET "GPIO<4>" LOC = "A6" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;   # FX2_IO<5>
NET "GPIO<5>" LOC = "B6" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;   # FX2_IO<6>
NET "GPIO<6>" LOC = "E7" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;   # FX2_IO<7>
NET "GPIO<7>" LOC = "F7" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;   # FX2_IO<8>

# These four connections are shared with the J4 6-pin accessory header
NET "GPIO<8>" LOC = "D7" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;   # FX2_IO<9>
NET "GPIO<9>" LOC = "C7" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;   # FX2_IO<10>
NET "GPIO<10>" LOC = "F8" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;  # FX2_IO<11>
NET "GPIO<11>" LOC = "E8" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;  # FX2_IO<12>

NET "GPIO<12>" LOC = "A13" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<21>
NET "GPIO<13>" LOC = "B13" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<22>
NET "GPIO<14>" LOC = "A14" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<23>
NET "GPIO<15>" LOC = "B14" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<24>
NET "GPIO<16>" LOC = "C14" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<25>
NET "GPIO<17>" LOC = "D14" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<26>
NET "GPIO<18>" LOC = "A16" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<27>
NET "GPIO<19>" LOC = "B16" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<28>
NET "GPIO<20>" LOC = "E13" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<29>
NET "GPIO<21>" LOC = "C4" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;     # FX2_IO<30>
NET "GPIO<22>" LOC = "B11" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<31>
#NET "GPIO<23>" LOC = "A11" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;    # FX2_IO<32>
#NET "GPIO<24>" LOC = "A8" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;     # FX2_IO<33>
#NET "GPIO<25>" LOC = "G9" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;     # FX2_IO<34>
#NET "GPIO<26>" LOC = "C3" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 8 ;     # FX2_IO<39>

# TO DISABLE
# SPI_SS_B SPI Serial Flash 1
NET "SPI_SS_B" LOC = "U3" |IOSTANDARD = LVCMOS33 |SLEW = SLOW |DRIVE = 6 ;

NET "AD_CONV" LOC = "P11" |IOSTANDARD = LVCMOS33 |SLEW = SLOW |DRIVE = 6 ;

# DAC_CS DAC 1
NET "DAC_CS" LOC = "N8" |IOSTANDARD = LVCMOS33 |SLEW = SLOW |DRIVE = 8 ; 
# Amplifier
NET "AMP_CS" LOC = "N7" |IOSTANDARD = LVCMOS33 |SLEW = SLOW |DRIVE = 6 ;

# SF_CE0 StrataFlash Parallel Flash PROM 1
NET "SF_CE0" LOC = "D16" |IOSTANDARD = LVCMOS33 |DRIVE = 4 |SLEW = SLOW ;

# FPGA_INIT_B Platform Flash PROM 1
NET "FPGA_INIT_B" LOC = "T3" |IOSTANDARD = LVCMOS33 |SLEW = SLOW |DRIVE = 4 ;

NET "CLK" TNM_NET = CLK;
TIMESPEC TS_CLK = PERIOD "CLK" 20 ns HIGH 40%;

#NET "SPI_MISO" OFFSET = IN 11 ns VALID 20 ns BEFORE "CLK" RISING;
#Created by Constraints Editor (xc3s500e-fg320-5) - 2010/08/12
#INST "SPI_SCK" TNM = SPI_CLK_TGRP;
#INST "SPI_MOSI" TNM = SPI_CLK_TGRP;
#TIMEGRP "SPI_CLK_TGRP" OFFSET = OUT 20 ns AFTER "CLK";
NET "UART_RX" LOC = "R7" |IOSTANDARD = LVTTL ;
NET "UART_TX" LOC = "M14" |IOSTANDARD = LVTTL |DRIVE = 8 |SLEW = SLOW ;
#Created by Constraints Editor (xc3s500e-fg320-4) - 2010/09/10
INST "SPI_MOSI" TNM = SPITNM;
INST "SPI_SCK" TNM = SPITNM;
INST "zpuino/io/fpspi_inst/zspi/mosi" TNM = SPIFFTNM;
INST "zpuino/io/fpspi_inst/zspiclk/spiclk" TNM = SPIFFTNM;
TIMEGRP "SPITNM" OFFSET = OUT AFTER "CLK" TIMEGRP "SPIFFTNM";
