<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › tsi108.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tsi108.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * common routine and memory layout for Tundra TSI108(Grendel) host bridge</span>
<span class="cm"> * memory controller.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Jacob Pan (jacob.pan@freescale.com)</span>
<span class="cm"> *	   Alex Bounine (alexandreb@tundra.com)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2006 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __PPC_KERNEL_TSI108_H</span>
<span class="cp">#define __PPC_KERNEL_TSI108_H</span>

<span class="cp">#include &lt;asm/pci-bridge.h&gt;</span>

<span class="cm">/* Size of entire register space */</span>
<span class="cp">#define TSI108_REG_SIZE		(0x10000)</span>

<span class="cm">/* Sizes of register spaces for individual blocks */</span>
<span class="cp">#define TSI108_HLP_SIZE		0x1000</span>
<span class="cp">#define TSI108_PCI_SIZE		0x1000</span>
<span class="cp">#define TSI108_CLK_SIZE		0x1000</span>
<span class="cp">#define TSI108_PB_SIZE		0x1000</span>
<span class="cp">#define TSI108_SD_SIZE		0x1000</span>
<span class="cp">#define TSI108_DMA_SIZE		0x1000</span>
<span class="cp">#define TSI108_ETH_SIZE		0x1000</span>
<span class="cp">#define TSI108_I2C_SIZE		0x400</span>
<span class="cp">#define TSI108_MPIC_SIZE	0x400</span>
<span class="cp">#define TSI108_UART0_SIZE	0x200</span>
<span class="cp">#define TSI108_GPIO_SIZE	0x200</span>
<span class="cp">#define TSI108_UART1_SIZE	0x200</span>

<span class="cm">/* Offsets within Tsi108(A) CSR space for individual blocks */</span>
<span class="cp">#define TSI108_HLP_OFFSET	0x0000</span>
<span class="cp">#define TSI108_PCI_OFFSET	0x1000</span>
<span class="cp">#define TSI108_CLK_OFFSET	0x2000</span>
<span class="cp">#define TSI108_PB_OFFSET	0x3000</span>
<span class="cp">#define TSI108_SD_OFFSET	0x4000</span>
<span class="cp">#define TSI108_DMA_OFFSET	0x5000</span>
<span class="cp">#define TSI108_ETH_OFFSET	0x6000</span>
<span class="cp">#define TSI108_I2C_OFFSET	0x7000</span>
<span class="cp">#define TSI108_MPIC_OFFSET	0x7400</span>
<span class="cp">#define TSI108_UART0_OFFSET	0x7800</span>
<span class="cp">#define TSI108_GPIO_OFFSET	0x7A00</span>
<span class="cp">#define TSI108_UART1_OFFSET	0x7C00</span>

<span class="cm">/* Tsi108 registers used by common code components */</span>
<span class="cp">#define TSI108_PCI_CSR		(0x004)</span>
<span class="cp">#define TSI108_PCI_IRP_CFG_CTL	(0x180)</span>
<span class="cp">#define TSI108_PCI_IRP_STAT	(0x184)</span>
<span class="cp">#define TSI108_PCI_IRP_ENABLE	(0x188)</span>
<span class="cp">#define TSI108_PCI_IRP_INTAD	(0x18C)</span>

<span class="cp">#define TSI108_PCI_IRP_STAT_P_INT	(0x00400000)</span>
<span class="cp">#define TSI108_PCI_IRP_ENABLE_P_INT	(0x00400000)</span>

<span class="cp">#define TSI108_CG_PWRUP_STATUS	(0x234)</span>

<span class="cp">#define TSI108_PB_ISR		(0x00C)</span>
<span class="cp">#define TSI108_PB_ERRCS		(0x404)</span>
<span class="cp">#define TSI108_PB_AERR		(0x408)</span>

<span class="cp">#define TSI108_PB_ERRCS_ES		(1 &lt;&lt; 1)</span>
<span class="cp">#define TSI108_PB_ISR_PBS_RD_ERR	(1 &lt;&lt; 8)</span>

<span class="cp">#define TSI108_PCI_CFG_SIZE		(0x01000000)</span>

<span class="cm">/*</span>
<span class="cm"> * PHY Configuration Options</span>
<span class="cm"> *</span>
<span class="cm"> * Specify &quot;bcm54xx&quot; in the compatible property of your device tree phy</span>
<span class="cm"> * nodes if your board uses the Broadcom PHYs</span>
<span class="cm"> */</span>
<span class="cp">#define TSI108_PHY_MV88E	0	</span><span class="cm">/* Marvel 88Exxxx PHY */</span><span class="cp"></span>
<span class="cp">#define TSI108_PHY_BCM54XX	1	</span><span class="cm">/* Broardcom BCM54xx PHY */</span><span class="cp"></span>

<span class="cm">/* Global variables */</span>

<span class="k">extern</span> <span class="n">u32</span> <span class="n">tsi108_pci_cfg_base</span><span class="p">;</span>
<span class="cm">/* Exported functions */</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">tsi108_bridge_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="n">uint</span> <span class="n">phys_csr_base</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tsi108_get_mem_size</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tsi108_get_cpu_clk</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tsi108_get_sdc_clk</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">tsi108_direct_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				      <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">tsi108_direct_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">tsi108_clear_pci_error</span><span class="p">(</span><span class="n">u32</span> <span class="n">pci_cfg_base</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">phys_addr_t</span> <span class="n">get_csrbase</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">regs</span><span class="p">;</span>		<span class="cm">/* hw registers base address */</span>
	<span class="n">u32</span> <span class="n">phyregs</span><span class="p">;</span>		<span class="cm">/* phy registers base address */</span>
	<span class="n">u16</span> <span class="n">phy</span><span class="p">;</span>		<span class="cm">/* phy address */</span>
	<span class="n">u16</span> <span class="n">irq_num</span><span class="p">;</span>		<span class="cm">/* irq number */</span>
	<span class="n">u8</span> <span class="n">mac_addr</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>		<span class="cm">/* phy mac address */</span>
	<span class="n">u16</span> <span class="n">phy_type</span><span class="p">;</span>	<span class="cm">/* type of phy on board */</span>
<span class="p">}</span> <span class="n">hw_info</span><span class="p">;</span>

<span class="k">extern</span> <span class="n">u32</span> <span class="n">get_vir_csrbase</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">tsi108_csr_vir_base</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">tsi108_read_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg_offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">tsi108_csr_vir_base</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tsi108_write_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">((</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">tsi108_csr_vir_base</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif				</span><span class="cm">/* __PPC_KERNEL_TSI108_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
