Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: main_input_processor_8bits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_input_processor_8bits.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_input_processor_8bits"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main_input_processor_8bits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/main_input_processor_8bits.vf" into library work
Parsing module <main_input_processor_8bits>.
Parsing VHDL file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT_8bits.vhd" into library work
Parsing entity <DISPLAY_LIGHT_8bits>.
Parsing architecture <Behavioral> of entity <display_light_8bits>.
Parsing VHDL file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_8bits.vhd" into library work
Parsing entity <ANGLE_CALCULATOR_8bits>.
Parsing architecture <Behavioral> of entity <angle_calculator_8bits>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_input_processor_8bits>.
Going to vhdl side to elaborate module DISPLAY_LIGHT_8bits

Elaborating entity <DISPLAY_LIGHT_8bits> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT_8bits.vhd" Line 121. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

Elaborating module <GND>.
Going to vhdl side to elaborate module ANGLE_CALCULATOR_8bits

Elaborating entity <ANGLE_CALCULATOR_8bits> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_input_processor_8bits>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/main_input_processor_8bits.vf".
    Summary:
	no macro.
Unit <main_input_processor_8bits> synthesized.

Synthesizing Unit <DISPLAY_LIGHT_8bits>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT_8bits.vhd".
    Found 4-bit register for signal <common>.
    Found 7-bit register for signal <seg>.
    Found 32-bit register for signal <counter>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <digit0_val>.
    Found 4-bit register for signal <digit1_val>.
    Found 4-bit register for signal <digit2_val>.
    Found 4-bit register for signal <digit3_val>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | digit0                                         |
    | Power Up State     | digit0                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <counter[31]_GND_5_o_add_1_OUT> created at line 80.
    Found 16x7-bit Read Only RAM for signal <digit0_val[3]_PWR_5_o_wide_mux_6_OUT>
    Found 16x7-bit Read Only RAM for signal <digit1_val[3]_PWR_5_o_wide_mux_7_OUT>
    Found 16x7-bit Read Only RAM for signal <digit2_val[3]_PWR_5_o_wide_mux_8_OUT>
    Found 16x7-bit Read Only RAM for signal <digit3_val[3]_PWR_5_o_wide_mux_9_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <state[1]_digit3_val[3]_wide_mux_11_OUT> created at line 100.
    Found 32-bit comparator greater for signal <GND_5_o_counter[31]_LessThan_1_o> created at line 79
    Summary:
	inferred   4 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DISPLAY_LIGHT_8bits> synthesized.

Synthesizing Unit <ANGLE_CALCULATOR_8bits>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_8bits.vhd".
    Found 8-bit register for signal <rts>.
    Found 8-bit register for signal <rds>.
    Found 8-bit register for signal <lts>.
    Found 8-bit register for signal <lds>.
    Found 8-bit register for signal <gx>.
    Found 8-bit register for signal <gy>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <isdx>.
    Found 1-bit register for signal <isdy>.
    Found 1-bit register for signal <xDir>.
    Found 1-bit register for signal <yDir>.
    Found 32-bit register for signal <rti>.
    Found 32-bit register for signal <rdi>.
    Found 32-bit register for signal <lti>.
    Found 32-bit register for signal <ldi>.
    Found 32-bit register for signal <avt>.
    Found 32-bit register for signal <avd>.
    Found 32-bit register for signal <avl>.
    Found 32-bit register for signal <avr>.
    Found 32-bit register for signal <dy>.
    Found 32-bit register for signal <dx>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | wr (rising_edge)                               |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | read_rt                                        |
    | Power Up State     | read_rt                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <lti[31]_rti[31]_add_16_OUT> created at line 89.
    Found 31-bit adder for signal <lti[31]_GND_8_o_add_17_OUT> created at line 89.
    Found 32-bit adder for signal <ldi[31]_rdi[31]_add_18_OUT> created at line 90.
    Found 31-bit adder for signal <ldi[31]_GND_8_o_add_19_OUT> created at line 90.
    Found 32-bit adder for signal <lti[31]_ldi[31]_add_20_OUT> created at line 91.
    Found 31-bit adder for signal <lti[31]_GND_8_o_add_21_OUT> created at line 91.
    Found 32-bit adder for signal <rti[31]_rdi[31]_add_22_OUT> created at line 92.
    Found 31-bit adder for signal <rti[31]_GND_8_o_add_23_OUT> created at line 92.
    Found 32-bit adder for signal <n0195[31:0]> created at line 114.
    Found 32-bit adder for signal <n0196[31:0]> created at line 101.
    Found 32-bit subtractor for signal <avt[31]_avd[31]_sub_25_OUT<31:0>> created at line 95.
    Found 32-bit subtractor for signal <avl[31]_avr[31]_sub_26_OUT<31:0>> created at line 96.
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_30_o> created at line 101
    Found 32-bit comparator greater for signal <avt[31]_avd[31]_LessThan_31_o> created at line 102
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_33_o> created at line 114
    Found 32-bit comparator lessequal for signal <avl[31]_avr[31]_LessThan_34_o> created at line 115
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 372 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <ANGLE_CALCULATOR_8bits> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 13
 31-bit adder                                          : 4
 32-bit adder                                          : 7
 32-bit subtractor                                     : 2
# Registers                                            : 27
 1-bit register                                        : 4
 32-bit register                                       : 11
 4-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 6
# Comparators                                          : 5
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 6
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 62
 1-bit xor2                                            : 62

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ldi_8> in Unit <XLXI_11> is equivalent to the following 22 FFs/Latches, which will be removed : <ldi_9> <ldi_10> <ldi_11> <ldi_12> <ldi_13> <ldi_14> <ldi_15> <ldi_16> <ldi_17> <ldi_18> <ldi_19> <ldi_20> <ldi_21> <ldi_22> <ldi_23> <ldi_24> <ldi_25> <ldi_26> <ldi_27> <ldi_28> <ldi_29> <ldi_30> 
INFO:Xst:2261 - The FF/Latch <lti_8> in Unit <XLXI_11> is equivalent to the following 22 FFs/Latches, which will be removed : <lti_9> <lti_10> <lti_11> <lti_12> <lti_13> <lti_14> <lti_15> <lti_16> <lti_17> <lti_18> <lti_19> <lti_20> <lti_21> <lti_22> <lti_23> <lti_24> <lti_25> <lti_26> <lti_27> <lti_28> <lti_29> <lti_30> 
INFO:Xst:2261 - The FF/Latch <rdi_8> in Unit <XLXI_11> is equivalent to the following 22 FFs/Latches, which will be removed : <rdi_9> <rdi_10> <rdi_11> <rdi_12> <rdi_13> <rdi_14> <rdi_15> <rdi_16> <rdi_17> <rdi_18> <rdi_19> <rdi_20> <rdi_21> <rdi_22> <rdi_23> <rdi_24> <rdi_25> <rdi_26> <rdi_27> <rdi_28> <rdi_29> <rdi_30> 
INFO:Xst:2261 - The FF/Latch <rti_8> in Unit <XLXI_11> is equivalent to the following 22 FFs/Latches, which will be removed : <rti_9> <rti_10> <rti_11> <rti_12> <rti_13> <rti_14> <rti_15> <rti_16> <rti_17> <rti_18> <rti_19> <rti_20> <rti_21> <rti_22> <rti_23> <rti_24> <rti_25> <rti_26> <rti_27> <rti_28> <rti_29> <rti_30> 
WARNING:Xst:1426 - The value init of the FF/Latch lti_31 hinder the constant cleaning in the block XLXI_11.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ldi_31 hinder the constant cleaning in the block XLXI_11.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch rti_31 hinder the constant cleaning in the block XLXI_11.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch rdi_31 hinder the constant cleaning in the block XLXI_11.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <rdi_8> has a constant value of 0 in block <XLXI_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rti_8> has a constant value of 0 in block <XLXI_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <lti_8> has a constant value of 0 in block <XLXI_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ldi_8> has a constant value of 0 in block <XLXI_11>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <DISPLAY_LIGHT_8bits>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_digit0_val[3]_PWR_5_o_wide_mux_6_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit0_val>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_digit1_val[3]_PWR_5_o_wide_mux_7_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit1_val>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_digit2_val[3]_PWR_5_o_wide_mux_8_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit2_val>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_digit3_val[3]_PWR_5_o_wide_mux_9_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit3_val>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DISPLAY_LIGHT_8bits> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 12
 31-bit adder                                          : 4
 32-bit adder                                          : 6
 32-bit subtractor                                     : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 399
 Flip-Flops                                            : 399
# Comparators                                          : 5
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 5
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 62
 1-bit xor2                                            : 62

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch lti_31 hinder the constant cleaning in the block ANGLE_CALCULATOR_8bits.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ldi_31 hinder the constant cleaning in the block ANGLE_CALCULATOR_8bits.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch rti_31 hinder the constant cleaning in the block ANGLE_CALCULATOR_8bits.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch rdi_31 hinder the constant cleaning in the block ANGLE_CALCULATOR_8bits.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <lti_30> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lti_8> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_30> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ldi_8> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_30> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdi_8> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_30> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rti_8> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_11/FSM_1> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 read_rt   | 000
 read_rd   | 001
 read_lt   | 010
 read_ld   | 011
 calculate | 100
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_3/FSM_0> on signal <state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 digit0 | 00
 digit1 | 01
 digit2 | 10
 digit3 | 11
--------------------
WARNING:Xst:1293 - FF/Latch <avd_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avd_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avl_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avt_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_29> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_28> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_27> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_26> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_25> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_24> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_23> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_22> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_21> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_20> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_19> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_18> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_17> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_16> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_15> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_14> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_13> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_12> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_11> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_10> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_9> has a constant value of 0 in block <ANGLE_CALCULATOR_8bits>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main_input_processor_8bits> ...

Optimizing unit <ANGLE_CALCULATOR_8bits> ...

Optimizing unit <DISPLAY_LIGHT_8bits> ...
WARNING:Xst:1293 - FF/Latch <XLXI_3/counter_15> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_16> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_17> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_18> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_19> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_20> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_21> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_22> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_23> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_24> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_25> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_26> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_27> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_28> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_29> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_30> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_3/counter_31> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_11/avt_8> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_11/avr_8> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_11/avd_8> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_11/avl_8> has a constant value of 0 in block <main_input_processor_8bits>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_11/dy_29> in Unit <main_input_processor_8bits> is equivalent to the following 21 FFs/Latches, which will be removed : <XLXI_11/dy_28> <XLXI_11/dy_27> <XLXI_11/dy_26> <XLXI_11/dy_25> <XLXI_11/dy_24> <XLXI_11/dy_23> <XLXI_11/dy_22> <XLXI_11/dy_21> <XLXI_11/dy_20> <XLXI_11/dy_19> <XLXI_11/dy_18> <XLXI_11/dy_17> <XLXI_11/dy_16> <XLXI_11/dy_15> <XLXI_11/dy_14> <XLXI_11/dy_13> <XLXI_11/dy_12> <XLXI_11/dy_11> <XLXI_11/dy_10> <XLXI_11/dy_9> <XLXI_11/dy_8> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/dx_29> in Unit <main_input_processor_8bits> is equivalent to the following 21 FFs/Latches, which will be removed : <XLXI_11/dx_28> <XLXI_11/dx_27> <XLXI_11/dx_26> <XLXI_11/dx_25> <XLXI_11/dx_24> <XLXI_11/dx_23> <XLXI_11/dx_22> <XLXI_11/dx_21> <XLXI_11/dx_20> <XLXI_11/dx_19> <XLXI_11/dx_18> <XLXI_11/dx_17> <XLXI_11/dx_16> <XLXI_11/dx_15> <XLXI_11/dx_14> <XLXI_11/dx_13> <XLXI_11/dx_12> <XLXI_11/dx_11> <XLXI_11/dx_10> <XLXI_11/dx_9> <XLXI_11/dx_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_input_processor_8bits, actual ratio is 8.
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_5> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_0> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_6> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_7> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_1> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_2> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_4> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_6> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_1> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_7> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_2> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_3> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_5> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_7> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_0> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_2> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_3> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_4> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_6> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_1> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_3> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_4> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_5> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_7> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_0> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_2> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/lti_4> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lts_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_5> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_6> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rti_0> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rts_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/rdi_1> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/rds_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_11/ldi_3> in Unit <main_input_processor_8bits> is equivalent to the following FF/Latch, which will be removed : <XLXI_11/lds_3> 
FlipFlop XLXI_11/dx_29 has been replicated 1 time(s)
FlipFlop XLXI_11/dx_31 has been replicated 1 time(s)
FlipFlop XLXI_11/dy_29 has been replicated 1 time(s)
FlipFlop XLXI_11/dy_31 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 169
 Flip-Flops                                            : 169

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_input_processor_8bits.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 652
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 2
#      LUT2                        : 128
#      LUT3                        : 44
#      LUT4                        : 55
#      LUT5                        : 27
#      LUT6                        : 28
#      MUXCY                       : 226
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 135
# FlipFlops/Latches                : 169
#      FD                          : 22
#      FDE                         : 147
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 49
#      IBUF                        : 18
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             169  out of  11440     1%  
 Number of Slice LUTs:                  285  out of   5720     4%  
    Number used as Logic:               285  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    350
   Number with an unused Flip Flop:     181  out of    350    51%  
   Number with an unused LUT:            65  out of    350    18%  
   Number of fully used LUT-FF pairs:   104  out of    350    29%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    102    50%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wr                                 | BUFGP                  | 125   |
OSC_P123                           | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.960ns (Maximum Frequency: 201.611MHz)
   Minimum input arrival time before clock: 3.693ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wr'
  Clock period: 4.586ns (frequency: 218.038MHz)
  Total number of paths / destination ports: 7473 / 209
-------------------------------------------------------------------------
Delay:               4.586ns (Levels of Logic = 20)
  Source:            XLXI_11/dy_31 (FF)
  Destination:       XLXI_11/yDir (FF)
  Source Clock:      wr rising
  Destination Clock: wr rising

  Data Path: XLXI_11/dy_31 to XLXI_11/yDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.447   1.093  XLXI_11/dy_31 (XLXI_11/dy_31)
     LUT2:I1->O            1   0.205   0.000  XLXI_11/Mxor_dy[11]_dy[31]_XOR_98_o_xo<0>1 (XLXI_11/dy[11]_dy[31]_XOR_98_o)
     MUXCY:S->O            1   0.172   0.000  XLXI_11/Madd_n0196[31:0]_cy<11> (XLXI_11/Madd_n0196[31:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<12> (XLXI_11/Madd_n0196[31:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<13> (XLXI_11/Madd_n0196[31:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<14> (XLXI_11/Madd_n0196[31:0]_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<15> (XLXI_11/Madd_n0196[31:0]_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<16> (XLXI_11/Madd_n0196[31:0]_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<17> (XLXI_11/Madd_n0196[31:0]_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<18> (XLXI_11/Madd_n0196[31:0]_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<19> (XLXI_11/Madd_n0196[31:0]_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<20> (XLXI_11/Madd_n0196[31:0]_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<21> (XLXI_11/Madd_n0196[31:0]_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<22> (XLXI_11/Madd_n0196[31:0]_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<23> (XLXI_11/Madd_n0196[31:0]_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_11/Madd_n0196[31:0]_cy<24> (XLXI_11/Madd_n0196[31:0]_cy<24>)
     XORCY:CI->O           1   0.180   0.924  XLXI_11/Madd_n0196[31:0]_xor<25> (XLXI_11/n0196[31:0]<25>)
     LUT5:I0->O            1   0.203   0.000  XLXI_11/Mcompar_GND_8_o_GND_8_o_LessThan_30_o_lut<7> (XLXI_11/Mcompar_GND_8_o_GND_8_o_LessThan_30_o_lut<7>)
     MUXCY:S->O            1   0.172   0.000  XLXI_11/Mcompar_GND_8_o_GND_8_o_LessThan_30_o_cy<7> (XLXI_11/Mcompar_GND_8_o_GND_8_o_LessThan_30_o_cy<7>)
     MUXCY:CI->O           2   0.019   0.617  XLXI_11/Mcompar_GND_8_o_GND_8_o_LessThan_30_o_cy<8> (XLXI_11/Mcompar_GND_8_o_GND_8_o_LessThan_30_o_cy<8>)
     LUT4:I3->O            1   0.205   0.000  XLXI_11/yDir_rstpot (XLXI_11/yDir_rstpot)
     FD:D                      0.102          XLXI_11/yDir
    ----------------------------------------
    Total                      4.586ns (1.952ns logic, 2.634ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 4.960ns (frequency: 201.611MHz)
  Total number of paths / destination ports: 3078 / 55
-------------------------------------------------------------------------
Delay:               4.960ns (Levels of Logic = 23)
  Source:            XLXI_3/counter_9 (FF)
  Destination:       XLXI_3/counter_14 (FF)
  Source Clock:      OSC_P123 rising
  Destination Clock: OSC_P123 rising

  Data Path: XLXI_3/counter_9 to XLXI_3/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  XLXI_3/counter_9 (XLXI_3/counter_9)
     LUT5:I0->O            1   0.203   0.000  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_lut<0> (XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<0> (XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<1> (XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<2> (XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<3> (XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<4> (XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O          45   0.258   1.476  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<5> (XLXI_3/GND_5_o_counter[31]_LessThan_1_o_inv)
     INV:I->O              1   0.206   0.579  XLXI_3/Mcompar_GND_5_o_counter[31]_LessThan_1_o_cy<5>_inv1_INV_0 (XLXI_3/GND_5_o_counter[31]_LessThan_1_o_inv1_inv)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<0> (XLXI_3/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<1> (XLXI_3/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<2> (XLXI_3/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<3> (XLXI_3/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<4> (XLXI_3/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<5> (XLXI_3/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<6> (XLXI_3/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<7> (XLXI_3/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<8> (XLXI_3/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<9> (XLXI_3/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<10> (XLXI_3/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<11> (XLXI_3/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/Mcount_counter_cy<12> (XLXI_3/Mcount_counter_cy<12>)
     MUXCY:CI->O           0   0.019   0.000  XLXI_3/Mcount_counter_cy<13> (XLXI_3/Mcount_counter_cy<13>)
     XORCY:CI->O           1   0.180   0.000  XLXI_3/Mcount_counter_xor<14> (XLXI_3/Mcount_counter14)
     FD:D                      0.102          XLXI_3/counter_14
    ----------------------------------------
    Total                      4.960ns (1.910ns logic, 3.050ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr'
  Total number of paths / destination ports: 166 / 75
-------------------------------------------------------------------------
Offset:              3.693ns (Levels of Logic = 2)
  Source:            address_bus<0> (PAD)
  Destination:       XLXI_11/rti_31 (FF)
  Destination Clock: wr rising

  Data Path: address_bus<0> to XLXI_11/rti_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.118  address_bus_0_IBUF (address_bus_0_IBUF)
     LUT5:I0->O            9   0.203   0.829  XLXI_11/_n0384_inv11 (XLXI_11/_n0384_inv1)
     FDE:CE                    0.322          XLXI_11/rti_0
    ----------------------------------------
    Total                      3.693ns (1.747ns logic, 1.946ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC_P123'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.762ns (Levels of Logic = 2)
  Source:            SW7_P55 (PAD)
  Destination:       XLXI_3/digit3_val_3 (FF)
  Destination Clock: OSC_P123 rising

  Data Path: SW7_P55 to XLXI_3/digit3_val_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  SW7_P55_IBUF (SW7_P55_IBUF)
     LUT3:I0->O            1   0.205   0.000  XLXI_3/Mmux_B[7]_D[7]_mux_3_OUT11 (XLXI_3/B[7]_D[7]_mux_3_OUT<0>)
     FDE:D                     0.102          XLXI_3/digit1_val_0
    ----------------------------------------
    Total                      2.762ns (1.529ns logic, 1.233ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC_P123'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_3/common_3 (FF)
  Destination:       COMMON<3> (PAD)
  Source Clock:      OSC_P123 rising

  Data Path: XLXI_3/common_3 to COMMON<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  XLXI_3/common_3 (XLXI_3/common_3)
     OBUF:I->O                 2.571          COMMON_3_OBUF (COMMON<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            XLXI_11/xDir (FF)
  Destination:       xDir (PAD)
  Source Clock:      wr rising

  Data Path: XLXI_11/xDir to xDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_11/xDir (XLXI_11/xDir)
     OBUF:I->O                 2.571          xDir_OBUF (xDir)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    4.960|         |         |         |
wr             |    1.507|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wr             |    4.586|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 1.72 secs
 
--> 


Total memory usage is 488024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  209 (   0 filtered)
Number of infos    :   42 (   0 filtered)

