<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf609 › include › mach › anomaly.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>anomaly.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> * This file is under version control at</span>
<span class="cm"> *   svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/</span>
<span class="cm"> * and can be replaced with that version at any time</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2011 Analog Devices Inc.</span>
<span class="cm"> * Licensed under the Clear BSD license.</span>
<span class="cm"> */</span>

<span class="cm">/* This file should be up to date with:</span>
<span class="cm"> */</span>

<span class="cp">#if __SILICON_REVISION__ &lt; 0</span>
<span class="cp"># error will not work on BF506 silicon version</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef _MACH_ANOMALY_H_</span>
<span class="cp">#define _MACH_ANOMALY_H_</span>

<span class="cm">/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */</span>
<span class="cp">#define ANOMALY_05000074 (1)</span>
<span class="cm">/* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */</span>
<span class="cp">#define ANOMALY_05000119 (1)</span>
<span class="cm">/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */</span>
<span class="cp">#define ANOMALY_05000122 (1)</span>
<span class="cm">/* False Hardware Error from an Access in the Shadow of a Conditional Branch */</span>
<span class="cp">#define ANOMALY_05000245 (1)</span>
<span class="cm">/* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */</span>
<span class="cp">#define ANOMALY_05000254 (1)</span>
<span class="cm">/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */</span>
<span class="cp">#define ANOMALY_05000265 (1)</span>
<span class="cm">/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */</span>
<span class="cp">#define ANOMALY_05000310 (1)</span>
<span class="cm">/* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */</span>
<span class="cp">#define ANOMALY_05000366 (1)</span>
<span class="cm">/* Speculative Fetches Can Cause Undesired External FIFO Operations */</span>
<span class="cp">#define ANOMALY_05000416 (1)</span>
<span class="cm">/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */</span>
<span class="cp">#define ANOMALY_05000426 (1)</span>
<span class="cm">/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */</span>
<span class="cp">#define ANOMALY_05000443 (1)</span>
<span class="cm">/* UART IrDA Receiver Fails on Extended Bit Pulses */</span>
<span class="cp">#define ANOMALY_05000447 (1)</span>
<span class="cm">/* False Hardware Error when RETI Points to Invalid Memory */</span>
<span class="cp">#define ANOMALY_05000461 (1)</span>
<span class="cm">/* PLL Latches Incorrect Settings During Reset */</span>
<span class="cp">#define ANOMALY_05000469 (1)</span>
<span class="cm">/* Incorrect Default MSEL Value in PLL_CTL */</span>
<span class="cp">#define ANOMALY_05000472 (1)</span>
<span class="cm">/* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN &gt; 15 */</span>
<span class="cp">#define ANOMALY_05000473 (1)</span>
<span class="cm">/* TESTSET Instruction Cannot Be Interrupted */</span>
<span class="cp">#define ANOMALY_05000477 (1)</span>
<span class="cm">/* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */</span>
<span class="cp">#define ANOMALY_05000481 (1)</span>
<span class="cm">/* IFLUSH sucks at life */</span>
<span class="cp">#define ANOMALY_05000491 (1)</span>
<span class="cm">/* Tempopary anomaly ID for data loss in MMR read operation if interrupted */</span>
<span class="cp">#define ANOMALY_05001001 (__SILICON_REVISION__ &lt; 1)</span>

<span class="cm">/* Anomalies that don&#39;t exist on this proc */</span>
<span class="cp">#define ANOMALY_05000099 (0)</span>
<span class="cp">#define ANOMALY_05000120 (0)</span>
<span class="cp">#define ANOMALY_05000125 (0)</span>
<span class="cp">#define ANOMALY_05000149 (0)</span>
<span class="cp">#define ANOMALY_05000158 (0)</span>
<span class="cp">#define ANOMALY_05000171 (0)</span>
<span class="cp">#define ANOMALY_05000179 (0)</span>
<span class="cp">#define ANOMALY_05000182 (0)</span>
<span class="cp">#define ANOMALY_05000183 (0)</span>
<span class="cp">#define ANOMALY_05000189 (0)</span>
<span class="cp">#define ANOMALY_05000198 (0)</span>
<span class="cp">#define ANOMALY_05000202 (0)</span>
<span class="cp">#define ANOMALY_05000215 (0)</span>
<span class="cp">#define ANOMALY_05000219 (0)</span>
<span class="cp">#define ANOMALY_05000220 (0)</span>
<span class="cp">#define ANOMALY_05000227 (0)</span>
<span class="cp">#define ANOMALY_05000230 (0)</span>
<span class="cp">#define ANOMALY_05000231 (0)</span>
<span class="cp">#define ANOMALY_05000233 (0)</span>
<span class="cp">#define ANOMALY_05000234 (0)</span>
<span class="cp">#define ANOMALY_05000242 (0)</span>
<span class="cp">#define ANOMALY_05000244 (0)</span>
<span class="cp">#define ANOMALY_05000248 (0)</span>
<span class="cp">#define ANOMALY_05000250 (0)</span>
<span class="cp">#define ANOMALY_05000257 (0)</span>
<span class="cp">#define ANOMALY_05000261 (0)</span>
<span class="cp">#define ANOMALY_05000263 (0)</span>
<span class="cp">#define ANOMALY_05000266 (0)</span>
<span class="cp">#define ANOMALY_05000273 (0)</span>
<span class="cp">#define ANOMALY_05000274 (0)</span>
<span class="cp">#define ANOMALY_05000278 (0)</span>
<span class="cp">#define ANOMALY_05000281 (0)</span>
<span class="cp">#define ANOMALY_05000283 (0)</span>
<span class="cp">#define ANOMALY_05000285 (0)</span>
<span class="cp">#define ANOMALY_05000287 (0)</span>
<span class="cp">#define ANOMALY_05000301 (0)</span>
<span class="cp">#define ANOMALY_05000305 (0)</span>
<span class="cp">#define ANOMALY_05000307 (0)</span>
<span class="cp">#define ANOMALY_05000311 (0)</span>
<span class="cp">#define ANOMALY_05000312 (0)</span>
<span class="cp">#define ANOMALY_05000315 (0)</span>
<span class="cp">#define ANOMALY_05000323 (0)</span>
<span class="cp">#define ANOMALY_05000353 (1)</span>
<span class="cp">#define ANOMALY_05000357 (0)</span>
<span class="cp">#define ANOMALY_05000362 (1)</span>
<span class="cp">#define ANOMALY_05000363 (0)</span>
<span class="cp">#define ANOMALY_05000364 (0)</span>
<span class="cp">#define ANOMALY_05000371 (0)</span>
<span class="cp">#define ANOMALY_05000380 (0)</span>
<span class="cp">#define ANOMALY_05000386 (0)</span>
<span class="cp">#define ANOMALY_05000389 (0)</span>
<span class="cp">#define ANOMALY_05000400 (0)</span>
<span class="cp">#define ANOMALY_05000402 (0)</span>
<span class="cp">#define ANOMALY_05000412 (0)</span>
<span class="cp">#define ANOMALY_05000432 (0)</span>
<span class="cp">#define ANOMALY_05000440 (0)</span>
<span class="cp">#define ANOMALY_05000448 (0)</span>
<span class="cp">#define ANOMALY_05000456 (0)</span>
<span class="cp">#define ANOMALY_05000450 (0)</span>
<span class="cp">#define ANOMALY_05000465 (0)</span>
<span class="cp">#define ANOMALY_05000467 (0)</span>
<span class="cp">#define ANOMALY_05000474 (0)</span>
<span class="cp">#define ANOMALY_05000475 (0)</span>
<span class="cp">#define ANOMALY_05000480 (0)</span>
<span class="cp">#define ANOMALY_05000485 (0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
