Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 25 08:09:27 2024
| Host         : eecs-digital-40 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 my_uart_transmit/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_uart_transmit/tx_wire_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.966ns (25.794%)  route 2.779ns (74.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 14.753 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17, estimated)       1.534     5.042    my_uart_transmit/clk_100mhz_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  my_uart_transmit/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.419     5.461 r  my_uart_transmit/clock_counter_reg[1]/Q
                         net (fo=7, estimated)        1.007     6.468    my_uart_transmit/clock_counter_reg_n_0_[1]
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.299     6.767 f  my_uart_transmit/start_i_4/O
                         net (fo=1, estimated)        0.462     7.229    my_uart_transmit/start_i_4_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124     7.353 f  my_uart_transmit/start_i_3/O
                         net (fo=8, estimated)        0.978     8.331    my_uart_transmit/start_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124     8.455 r  my_uart_transmit/tx_wire_out_i_1/O
                         net (fo=1, estimated)        0.332     8.787    my_uart_transmit/tx_wire_out_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  my_uart_transmit/tx_wire_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=17, estimated)       1.418    14.753    my_uart_transmit/clk_100mhz_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  my_uart_transmit/tx_wire_out_reg/C
                         clock pessimism              0.268    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X41Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.780    my_uart_transmit/tx_wire_out_reg
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  5.993    




