<stg><name>fir_ip</name>


<trans_list>

<trans id="1574" from="1" to="2">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="2" to="139">
<condition id="184">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="2" to="3">
<condition id="321">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="3" to="4">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="4" to="5">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="5" to="6">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="6" to="7">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="7" to="8">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="8" to="9">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="9" to="10">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="10" to="11">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="11" to="12">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="12" to="13">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="13" to="14">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="14" to="15">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="15" to="16">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="16" to="17">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="17" to="18">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="18" to="19">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="19" to="20">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="20" to="21">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="21" to="22">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="22" to="23">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="23" to="24">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="24" to="25">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="25" to="26">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="26" to="27">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="27" to="28">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="28" to="29">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="29" to="30">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="30" to="31">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="31" to="32">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="32" to="33">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="33" to="34">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="34" to="35">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="35" to="36">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="36" to="37">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="37" to="38">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="38" to="39">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="39" to="40">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="40" to="41">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="41" to="42">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="42" to="43">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="43" to="44">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="44" to="45">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="45" to="46">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="46" to="47">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="47" to="48">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="48" to="49">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="49" to="50">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="50" to="51">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="51" to="52">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="52" to="53">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="53" to="54">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="54" to="55">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="55" to="56">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="56" to="57">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="57" to="58">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="58" to="59">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="59" to="60">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="60" to="61">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="61" to="62">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="62" to="63">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="63" to="64">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="64" to="65">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="65" to="66">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="66" to="67">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="67" to="68">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="68" to="69">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="69" to="70">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="70" to="71">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="71" to="72">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="72" to="73">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="73" to="74">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="74" to="75">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="75" to="76">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="76" to="77">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="77" to="78">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="78" to="79">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="79" to="80">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="80" to="81">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="81" to="82">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="82" to="83">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="83" to="84">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="84" to="85">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="85" to="86">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="86" to="87">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="87" to="88">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="88" to="89">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="89" to="90">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="90" to="91">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="91" to="92">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="92" to="93">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="93" to="94">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="94" to="95">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="95" to="96">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="96" to="97">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="97" to="98">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="98" to="99">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="99" to="100">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="100" to="101">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="101" to="102">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="102" to="103">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="103" to="104">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="104" to="105">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="105" to="106">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="106" to="107">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="107" to="108">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="108" to="109">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="109" to="110">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="110" to="111">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="111" to="112">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="112" to="113">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="113" to="114">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="114" to="115">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="115" to="116">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="116" to="117">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="117" to="118">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="118" to="119">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="119" to="120">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="120" to="121">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="121" to="122">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="122" to="123">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="123" to="124">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="124" to="125">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="125" to="126">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="126" to="127">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="127" to="128">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="128" to="129">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="129" to="130">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="130" to="131">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="131" to="132">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="132" to="133">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="133" to="134">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="134" to="135">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="135" to="136">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="136" to="137">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="137" to="138">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="138" to="2">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1152 x i32]* %sub_in) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %sub_out) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([1152 x i32]* %sub_in, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [17 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sub_in_addr = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1088

]]></node>
<StgValue><ssdm name="sub_in_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sub_in_addr_2 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1089

]]></node>
<StgValue><ssdm name="sub_in_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sub_in_addr_4 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1090

]]></node>
<StgValue><ssdm name="sub_in_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sub_in_addr_6 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1091

]]></node>
<StgValue><ssdm name="sub_in_addr_6"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %sub_in_addr_8 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1092

]]></node>
<StgValue><ssdm name="sub_in_addr_8"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %sub_in_addr_10 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1093

]]></node>
<StgValue><ssdm name="sub_in_addr_10"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sub_in_addr_12 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1094

]]></node>
<StgValue><ssdm name="sub_in_addr_12"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %sub_in_addr_14 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1095

]]></node>
<StgValue><ssdm name="sub_in_addr_14"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %sub_in_addr_16 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1096

]]></node>
<StgValue><ssdm name="sub_in_addr_16"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %sub_in_addr_18 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1097

]]></node>
<StgValue><ssdm name="sub_in_addr_18"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sub_in_addr_20 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1098

]]></node>
<StgValue><ssdm name="sub_in_addr_20"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %sub_in_addr_22 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1099

]]></node>
<StgValue><ssdm name="sub_in_addr_22"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %sub_in_addr_24 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1100

]]></node>
<StgValue><ssdm name="sub_in_addr_24"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %sub_in_addr_26 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1101

]]></node>
<StgValue><ssdm name="sub_in_addr_26"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %sub_in_addr_28 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1102

]]></node>
<StgValue><ssdm name="sub_in_addr_28"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %sub_in_addr_30 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1103

]]></node>
<StgValue><ssdm name="sub_in_addr_30"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sub_in_addr_32 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1104

]]></node>
<StgValue><ssdm name="sub_in_addr_32"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %sub_in_addr_34 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1105

]]></node>
<StgValue><ssdm name="sub_in_addr_34"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sub_in_addr_36 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1106

]]></node>
<StgValue><ssdm name="sub_in_addr_36"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %sub_in_addr_38 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1107

]]></node>
<StgValue><ssdm name="sub_in_addr_38"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sub_in_addr_40 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1108

]]></node>
<StgValue><ssdm name="sub_in_addr_40"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %sub_in_addr_42 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1109

]]></node>
<StgValue><ssdm name="sub_in_addr_42"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %sub_in_addr_44 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1110

]]></node>
<StgValue><ssdm name="sub_in_addr_44"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %sub_in_addr_46 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1111

]]></node>
<StgValue><ssdm name="sub_in_addr_46"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sub_in_addr_48 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1112

]]></node>
<StgValue><ssdm name="sub_in_addr_48"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %sub_in_addr_50 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1113

]]></node>
<StgValue><ssdm name="sub_in_addr_50"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sub_in_addr_52 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1114

]]></node>
<StgValue><ssdm name="sub_in_addr_52"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %sub_in_addr_54 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1115

]]></node>
<StgValue><ssdm name="sub_in_addr_54"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sub_in_addr_56 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1116

]]></node>
<StgValue><ssdm name="sub_in_addr_56"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %sub_in_addr_58 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1117

]]></node>
<StgValue><ssdm name="sub_in_addr_58"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %sub_in_addr_60 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1118

]]></node>
<StgValue><ssdm name="sub_in_addr_60"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %sub_in_addr_62 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1119

]]></node>
<StgValue><ssdm name="sub_in_addr_62"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %sub_in_addr_64 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1120

]]></node>
<StgValue><ssdm name="sub_in_addr_64"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %sub_in_addr_66 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1121

]]></node>
<StgValue><ssdm name="sub_in_addr_66"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %sub_in_addr_68 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1122

]]></node>
<StgValue><ssdm name="sub_in_addr_68"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %sub_in_addr_70 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1123

]]></node>
<StgValue><ssdm name="sub_in_addr_70"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %sub_in_addr_72 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1124

]]></node>
<StgValue><ssdm name="sub_in_addr_72"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %sub_in_addr_74 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1125

]]></node>
<StgValue><ssdm name="sub_in_addr_74"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %sub_in_addr_76 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1126

]]></node>
<StgValue><ssdm name="sub_in_addr_76"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %sub_in_addr_78 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1127

]]></node>
<StgValue><ssdm name="sub_in_addr_78"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %sub_in_addr_80 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1128

]]></node>
<StgValue><ssdm name="sub_in_addr_80"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %sub_in_addr_82 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1129

]]></node>
<StgValue><ssdm name="sub_in_addr_82"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %sub_in_addr_84 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1130

]]></node>
<StgValue><ssdm name="sub_in_addr_84"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %sub_in_addr_86 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1131

]]></node>
<StgValue><ssdm name="sub_in_addr_86"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %sub_in_addr_88 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1132

]]></node>
<StgValue><ssdm name="sub_in_addr_88"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %sub_in_addr_90 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1133

]]></node>
<StgValue><ssdm name="sub_in_addr_90"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %sub_in_addr_92 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1134

]]></node>
<StgValue><ssdm name="sub_in_addr_92"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %sub_in_addr_94 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1135

]]></node>
<StgValue><ssdm name="sub_in_addr_94"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %sub_in_addr_96 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1136

]]></node>
<StgValue><ssdm name="sub_in_addr_96"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %sub_in_addr_98 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1137

]]></node>
<StgValue><ssdm name="sub_in_addr_98"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %sub_in_addr_100 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1138

]]></node>
<StgValue><ssdm name="sub_in_addr_100"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %sub_in_addr_102 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1139

]]></node>
<StgValue><ssdm name="sub_in_addr_102"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %sub_in_addr_104 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1140

]]></node>
<StgValue><ssdm name="sub_in_addr_104"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %sub_in_addr_106 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1141

]]></node>
<StgValue><ssdm name="sub_in_addr_106"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %sub_in_addr_108 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1142

]]></node>
<StgValue><ssdm name="sub_in_addr_108"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %sub_in_addr_110 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1143

]]></node>
<StgValue><ssdm name="sub_in_addr_110"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %sub_in_addr_112 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1144

]]></node>
<StgValue><ssdm name="sub_in_addr_112"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %sub_in_addr_114 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1145

]]></node>
<StgValue><ssdm name="sub_in_addr_114"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %sub_in_addr_116 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1146

]]></node>
<StgValue><ssdm name="sub_in_addr_116"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %sub_in_addr_118 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1147

]]></node>
<StgValue><ssdm name="sub_in_addr_118"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %sub_in_addr_120 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1148

]]></node>
<StgValue><ssdm name="sub_in_addr_120"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %sub_in_addr_122 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1149

]]></node>
<StgValue><ssdm name="sub_in_addr_122"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %sub_in_addr_124 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1150

]]></node>
<StgValue><ssdm name="sub_in_addr_124"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %sub_in_addr_126 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 1151

]]></node>
<StgValue><ssdm name="sub_in_addr_126"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %i = phi i11 [ 0, %0 ], [ %tmp_6_0_61, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %exitcond1 = icmp eq i11 %i, -1024

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="11">
<![CDATA[
:6  %sub_in_load = load i32* %sub_in_addr, align 4

]]></node>
<StgValue><ssdm name="sub_in_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="214" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp1 = add i11 %i, 64

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="11">
<![CDATA[
:6  %sub_in_load = load i32* %sub_in_addr, align 4

]]></node>
<StgValue><ssdm name="sub_in_load"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="11">
<![CDATA[
:7  %tmp_1 = zext i11 %tmp1 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sub_in_addr_1 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="sub_in_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="11">
<![CDATA[
:9  %sub_in_load_1 = load i32* %sub_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="11">
<![CDATA[
:9  %sub_in_load_1 = load i32* %sub_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_1"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = mul nsw i32 %sub_in_load_1, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="11">
<![CDATA[
:11  %sub_in_load_2 = load i32* %sub_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="222" st_id="5" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = mul nsw i32 %sub_in_load_1, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="11">
<![CDATA[
:11  %sub_in_load_2 = load i32* %sub_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_6_0_1 = add i11 %i, 63

]]></node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="11">
<![CDATA[
:13  %tmp_7_0_1 = zext i11 %tmp_6_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %sub_in_addr_3 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_1

]]></node>
<StgValue><ssdm name="sub_in_addr_3"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="11">
<![CDATA[
:15  %sub_in_load_3 = load i32* %sub_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_3"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:462  %tmp_8_1_1 = mul nsw i32 %sub_in_load_1, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="229" st_id="6" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = mul nsw i32 %sub_in_load_1, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="11">
<![CDATA[
:15  %sub_in_load_3 = load i32* %sub_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_3"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_8_0_1 = mul nsw i32 %sub_in_load_3, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="11">
<![CDATA[
:17  %sub_in_load_4 = load i32* %sub_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_4"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:462  %tmp_8_1_1 = mul nsw i32 %sub_in_load_1, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="234" st_id="7" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = mul nsw i32 %sub_in_load_1, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_8_0_1 = mul nsw i32 %sub_in_load_3, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="11">
<![CDATA[
:17  %sub_in_load_4 = load i32* %sub_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_4"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %tmp_6_0_2 = add i11 %i, 62

]]></node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="11">
<![CDATA[
:19  %tmp_7_0_2 = zext i11 %tmp_6_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %sub_in_addr_5 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_2

]]></node>
<StgValue><ssdm name="sub_in_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="11">
<![CDATA[
:21  %sub_in_load_5 = load i32* %sub_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_5"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:462  %tmp_8_1_1 = mul nsw i32 %sub_in_load_1, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:463  %tmp_8_1_2 = mul nsw i32 %sub_in_load_3, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="243" st_id="8" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = mul nsw i32 %sub_in_load_1, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_8_0_1 = mul nsw i32 %sub_in_load_3, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="11">
<![CDATA[
:21  %sub_in_load_5 = load i32* %sub_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_5"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_8_0_2 = mul nsw i32 %sub_in_load_5, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="11">
<![CDATA[
:23  %sub_in_load_6 = load i32* %sub_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_6"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:462  %tmp_8_1_1 = mul nsw i32 %sub_in_load_1, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:463  %tmp_8_1_2 = mul nsw i32 %sub_in_load_3, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="250" st_id="9" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = mul nsw i32 %sub_in_load_1, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_8_0_1 = mul nsw i32 %sub_in_load_3, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_8_0_2 = mul nsw i32 %sub_in_load_5, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="11">
<![CDATA[
:23  %sub_in_load_6 = load i32* %sub_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_6"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:24  %tmp_6_0_3 = add i11 %i, 61

]]></node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="11">
<![CDATA[
:25  %tmp_7_0_3 = zext i11 %tmp_6_0_3 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %sub_in_addr_7 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_3

]]></node>
<StgValue><ssdm name="sub_in_addr_7"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="11">
<![CDATA[
:27  %sub_in_load_7 = load i32* %sub_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_7"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:462  %tmp_8_1_1 = mul nsw i32 %sub_in_load_1, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:463  %tmp_8_1_2 = mul nsw i32 %sub_in_load_3, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  %tmp_8_1_3 = mul nsw i32 %sub_in_load_5, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_1_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="261" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_8_0_1 = mul nsw i32 %sub_in_load_3, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_8_0_2 = mul nsw i32 %sub_in_load_5, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="11">
<![CDATA[
:27  %sub_in_load_7 = load i32* %sub_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_7"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_8_0_3 = mul nsw i32 %sub_in_load_7, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="11">
<![CDATA[
:29  %sub_in_load_8 = load i32* %sub_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_8"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:462  %tmp_8_1_1 = mul nsw i32 %sub_in_load_1, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:463  %tmp_8_1_2 = mul nsw i32 %sub_in_load_3, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  %tmp_8_1_3 = mul nsw i32 %sub_in_load_5, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_1_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="269" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_8_0_1 = mul nsw i32 %sub_in_load_3, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_8_0_2 = mul nsw i32 %sub_in_load_5, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_8_0_3 = mul nsw i32 %sub_in_load_7, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="11">
<![CDATA[
:29  %sub_in_load_8 = load i32* %sub_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_8"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:30  %tmp_6_0_4 = add i11 %i, 60

]]></node>
<StgValue><ssdm name="tmp_6_0_4"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="11">
<![CDATA[
:31  %tmp_7_0_4 = zext i11 %tmp_6_0_4 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_4"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %sub_in_addr_9 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_4

]]></node>
<StgValue><ssdm name="sub_in_addr_9"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="11">
<![CDATA[
:33  %sub_in_load_9 = load i32* %sub_in_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_9"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  %tmp6 = add i32 %tmp_8_0_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:463  %tmp_8_1_2 = mul nsw i32 %sub_in_load_3, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  %tmp_8_1_3 = mul nsw i32 %sub_in_load_5, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_1_3"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_8_1_4 = mul nsw i32 %sub_in_load_7, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_1_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="281" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_8_0_2 = mul nsw i32 %sub_in_load_5, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_8_0_3 = mul nsw i32 %sub_in_load_7, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="11">
<![CDATA[
:33  %sub_in_load_9 = load i32* %sub_in_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_9"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_8_0_4 = mul nsw i32 %sub_in_load_9, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_0_4"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="11">
<![CDATA[
:35  %sub_in_load_10 = load i32* %sub_in_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_10"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:463  %tmp_8_1_2 = mul nsw i32 %sub_in_load_3, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  %tmp_8_1_3 = mul nsw i32 %sub_in_load_5, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_1_3"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_8_1_4 = mul nsw i32 %sub_in_load_7, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_1_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="289" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_8_0_2 = mul nsw i32 %sub_in_load_5, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_8_0_3 = mul nsw i32 %sub_in_load_7, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_8_0_4 = mul nsw i32 %sub_in_load_9, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_0_4"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="11">
<![CDATA[
:35  %sub_in_load_10 = load i32* %sub_in_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_10"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:36  %tmp_6_0_5 = add i11 %i, 59

]]></node>
<StgValue><ssdm name="tmp_6_0_5"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="64" op_0_bw="11">
<![CDATA[
:37  %tmp_7_0_5 = zext i11 %tmp_6_0_5 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_5"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %sub_in_addr_11 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_5

]]></node>
<StgValue><ssdm name="sub_in_addr_11"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="11">
<![CDATA[
:39  %sub_in_load_11 = load i32* %sub_in_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_11"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  %tmp_8_1_3 = mul nsw i32 %sub_in_load_5, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_1_3"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_8_1_4 = mul nsw i32 %sub_in_load_7, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_1_4"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  %tmp_8_1_5 = mul nsw i32 %sub_in_load_9, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_1_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="300" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_8_0_3 = mul nsw i32 %sub_in_load_7, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_8_0_4 = mul nsw i32 %sub_in_load_9, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_0_4"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="11">
<![CDATA[
:39  %sub_in_load_11 = load i32* %sub_in_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_11"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_8_0_5 = mul nsw i32 %sub_in_load_11, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_0_5"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="11">
<![CDATA[
:41  %sub_in_load_12 = load i32* %sub_in_addr_12, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_12"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  %tmp_8_1_3 = mul nsw i32 %sub_in_load_5, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_1_3"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_8_1_4 = mul nsw i32 %sub_in_load_7, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_1_4"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  %tmp_8_1_5 = mul nsw i32 %sub_in_load_9, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_1_5"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %tmp69 = add i32 %tmp_8_1_2, %tmp_8_1_3

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="309" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_8_0_3 = mul nsw i32 %sub_in_load_7, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_8_0_4 = mul nsw i32 %sub_in_load_9, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_0_4"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_8_0_5 = mul nsw i32 %sub_in_load_11, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_0_5"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="11">
<![CDATA[
:41  %sub_in_load_12 = load i32* %sub_in_addr_12, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_12"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42  %tmp_6_0_6 = add i11 %i, 58

]]></node>
<StgValue><ssdm name="tmp_6_0_6"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="11">
<![CDATA[
:43  %tmp_7_0_6 = zext i11 %tmp_6_0_6 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_6"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %sub_in_addr_13 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_6

]]></node>
<StgValue><ssdm name="sub_in_addr_13"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="11">
<![CDATA[
:45  %sub_in_load_13 = load i32* %sub_in_addr_13, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_13"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:391  %tmp7 = add i32 %tmp_8_0_2, %tmp_8_0_3

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_8_1_4 = mul nsw i32 %sub_in_load_7, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_1_4"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  %tmp_8_1_5 = mul nsw i32 %sub_in_load_9, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_1_5"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_8_1_6 = mul nsw i32 %sub_in_load_11, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_1_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="321" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_8_0_4 = mul nsw i32 %sub_in_load_9, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_0_4"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_8_0_5 = mul nsw i32 %sub_in_load_11, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_0_5"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="11">
<![CDATA[
:45  %sub_in_load_13 = load i32* %sub_in_addr_13, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_13"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_8_0_6 = mul nsw i32 %sub_in_load_13, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_0_6"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="11">
<![CDATA[
:47  %sub_in_load_14 = load i32* %sub_in_addr_14, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_14"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  %tmp5 = add i32 %tmp7, %tmp6

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:465  %tmp_8_1_4 = mul nsw i32 %sub_in_load_7, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_1_4"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  %tmp_8_1_5 = mul nsw i32 %sub_in_load_9, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_1_5"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_8_1_6 = mul nsw i32 %sub_in_load_11, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_1_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="330" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_8_0_4 = mul nsw i32 %sub_in_load_9, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_8_0_4"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_8_0_5 = mul nsw i32 %sub_in_load_11, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_0_5"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_8_0_6 = mul nsw i32 %sub_in_load_13, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_0_6"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="11">
<![CDATA[
:47  %sub_in_load_14 = load i32* %sub_in_addr_14, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_14"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:48  %tmp_6_0_7 = add i11 %i, 57

]]></node>
<StgValue><ssdm name="tmp_6_0_7"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="11">
<![CDATA[
:49  %tmp_7_0_7 = zext i11 %tmp_6_0_7 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_7"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %sub_in_addr_15 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_7

]]></node>
<StgValue><ssdm name="sub_in_addr_15"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="11">
<![CDATA[
:51  %sub_in_load_15 = load i32* %sub_in_addr_15, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_15"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  %tmp_8_1_5 = mul nsw i32 %sub_in_load_9, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_1_5"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_8_1_6 = mul nsw i32 %sub_in_load_11, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_1_6"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %tmp_8_1_7 = mul nsw i32 %sub_in_load_13, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_1_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="341" st_id="18" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_8_0_5 = mul nsw i32 %sub_in_load_11, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_0_5"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_8_0_6 = mul nsw i32 %sub_in_load_13, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_0_6"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="11">
<![CDATA[
:51  %sub_in_load_15 = load i32* %sub_in_addr_15, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_15"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_8_0_7 = mul nsw i32 %sub_in_load_15, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_0_7"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="11">
<![CDATA[
:53  %sub_in_load_16 = load i32* %sub_in_addr_16, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_16"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  %tmp_8_1_5 = mul nsw i32 %sub_in_load_9, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_1_5"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_8_1_6 = mul nsw i32 %sub_in_load_11, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_1_6"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %tmp_8_1_7 = mul nsw i32 %sub_in_load_13, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_1_7"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:528  %tmp71 = add i32 %tmp_8_1_4, %tmp_8_1_5

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="350" st_id="19" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_8_0_5 = mul nsw i32 %sub_in_load_11, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_8_0_5"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_8_0_6 = mul nsw i32 %sub_in_load_13, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_0_6"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_8_0_7 = mul nsw i32 %sub_in_load_15, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_0_7"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="11">
<![CDATA[
:53  %sub_in_load_16 = load i32* %sub_in_addr_16, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_16"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:54  %tmp_6_0_8 = add i11 %i, 56

]]></node>
<StgValue><ssdm name="tmp_6_0_8"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="11">
<![CDATA[
:55  %tmp_7_0_8 = zext i11 %tmp_6_0_8 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_8"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %sub_in_addr_17 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_8

]]></node>
<StgValue><ssdm name="sub_in_addr_17"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="11">
<![CDATA[
:57  %sub_in_load_17 = load i32* %sub_in_addr_17, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_17"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:393  %tmp9 = add i32 %tmp_8_0_4, %tmp_8_0_5

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_8_1_6 = mul nsw i32 %sub_in_load_11, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_1_6"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %tmp_8_1_7 = mul nsw i32 %sub_in_load_13, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_1_7"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_8_1_8 = mul nsw i32 %sub_in_load_15, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="362" st_id="20" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_8_0_6 = mul nsw i32 %sub_in_load_13, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_0_6"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_8_0_7 = mul nsw i32 %sub_in_load_15, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_0_7"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="11">
<![CDATA[
:57  %sub_in_load_17 = load i32* %sub_in_addr_17, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_17"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_8_0_8 = mul nsw i32 %sub_in_load_17, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_0_8"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="11">
<![CDATA[
:59  %sub_in_load_18 = load i32* %sub_in_addr_18, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_18"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_8_1_6 = mul nsw i32 %sub_in_load_11, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_1_6"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %tmp_8_1_7 = mul nsw i32 %sub_in_load_13, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_1_7"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_8_1_8 = mul nsw i32 %sub_in_load_15, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="370" st_id="21" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_8_0_6 = mul nsw i32 %sub_in_load_13, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_8_0_6"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_8_0_7 = mul nsw i32 %sub_in_load_15, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_0_7"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_8_0_8 = mul nsw i32 %sub_in_load_17, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_0_8"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="11">
<![CDATA[
:59  %sub_in_load_18 = load i32* %sub_in_addr_18, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_18"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:60  %tmp_6_0_9 = add i11 %i, 55

]]></node>
<StgValue><ssdm name="tmp_6_0_9"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="64" op_0_bw="11">
<![CDATA[
:61  %tmp_7_0_9 = zext i11 %tmp_6_0_9 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_9"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %sub_in_addr_19 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_9

]]></node>
<StgValue><ssdm name="sub_in_addr_19"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="11">
<![CDATA[
:63  %sub_in_load_19 = load i32* %sub_in_addr_19, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_19"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %tmp_8_1_7 = mul nsw i32 %sub_in_load_13, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_1_7"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_8_1_8 = mul nsw i32 %sub_in_load_15, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1_8"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_8_1_9 = mul nsw i32 %sub_in_load_17, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_1_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="381" st_id="22" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_8_0_7 = mul nsw i32 %sub_in_load_15, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_0_7"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_8_0_8 = mul nsw i32 %sub_in_load_17, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_0_8"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="11">
<![CDATA[
:63  %sub_in_load_19 = load i32* %sub_in_addr_19, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_19"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_8_0_9 = mul nsw i32 %sub_in_load_19, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_0_9"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="11">
<![CDATA[
:65  %sub_in_load_20 = load i32* %sub_in_addr_20, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_20"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  %tmp_8_1_7 = mul nsw i32 %sub_in_load_13, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_1_7"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_8_1_8 = mul nsw i32 %sub_in_load_15, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1_8"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_8_1_9 = mul nsw i32 %sub_in_load_17, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_1_9"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:529  %tmp72 = add i32 %tmp_8_1_6, %tmp_8_1_7

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="390" st_id="23" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_8_0_7 = mul nsw i32 %sub_in_load_15, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_8_0_7"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_8_0_8 = mul nsw i32 %sub_in_load_17, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_0_8"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_8_0_9 = mul nsw i32 %sub_in_load_19, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_0_9"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="11">
<![CDATA[
:65  %sub_in_load_20 = load i32* %sub_in_addr_20, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_20"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:66  %tmp_6_0_s = add i11 %i, 54

]]></node>
<StgValue><ssdm name="tmp_6_0_s"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="11">
<![CDATA[
:67  %tmp_7_0_s = zext i11 %tmp_6_0_s to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_s"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %sub_in_addr_21 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_s

]]></node>
<StgValue><ssdm name="sub_in_addr_21"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="11">
<![CDATA[
:69  %sub_in_load_21 = load i32* %sub_in_addr_21, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_21"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp10 = add i32 %tmp_8_0_6, %tmp_8_0_7

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_8_1_8 = mul nsw i32 %sub_in_load_15, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1_8"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_8_1_9 = mul nsw i32 %sub_in_load_17, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_1_9"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_8_1_s = mul nsw i32 %sub_in_load_19, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_1_s"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:530  %tmp70 = add i32 %tmp72, %tmp71

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="403" st_id="24" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_8_0_8 = mul nsw i32 %sub_in_load_17, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_0_8"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_8_0_9 = mul nsw i32 %sub_in_load_19, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_0_9"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="11">
<![CDATA[
:69  %sub_in_load_21 = load i32* %sub_in_addr_21, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_21"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_8_0_s = mul nsw i32 %sub_in_load_21, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_0_s"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="11">
<![CDATA[
:71  %sub_in_load_22 = load i32* %sub_in_addr_22, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_22"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:395  %tmp8 = add i32 %tmp10, %tmp9

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:396  %tmp4 = add i32 %tmp8, %tmp5

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %tmp_8_1_8 = mul nsw i32 %sub_in_load_15, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1_8"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_8_1_9 = mul nsw i32 %sub_in_load_17, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_1_9"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_8_1_s = mul nsw i32 %sub_in_load_19, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_1_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="413" st_id="25" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_8_0_8 = mul nsw i32 %sub_in_load_17, %sub_in_load_16

]]></node>
<StgValue><ssdm name="tmp_8_0_8"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_8_0_9 = mul nsw i32 %sub_in_load_19, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_0_9"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_8_0_s = mul nsw i32 %sub_in_load_21, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_0_s"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="11">
<![CDATA[
:71  %sub_in_load_22 = load i32* %sub_in_addr_22, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_22"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:72  %tmp_6_0_10 = add i11 %i, 53

]]></node>
<StgValue><ssdm name="tmp_6_0_10"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="11">
<![CDATA[
:73  %tmp_7_0_10 = zext i11 %tmp_6_0_10 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_10"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %sub_in_addr_23 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_10

]]></node>
<StgValue><ssdm name="sub_in_addr_23"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="11">
<![CDATA[
:75  %sub_in_load_23 = load i32* %sub_in_addr_23, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_23"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_8_1_9 = mul nsw i32 %sub_in_load_17, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_1_9"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_8_1_s = mul nsw i32 %sub_in_load_19, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_1_s"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  %tmp_8_1_10 = mul nsw i32 %sub_in_load_21, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_1_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="424" st_id="26" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_8_0_9 = mul nsw i32 %sub_in_load_19, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_0_9"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_8_0_s = mul nsw i32 %sub_in_load_21, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_0_s"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="11">
<![CDATA[
:75  %sub_in_load_23 = load i32* %sub_in_addr_23, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_23"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_8_0_10 = mul nsw i32 %sub_in_load_23, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_0_10"/></StgValue>
</operation>

<operation id="428" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="11">
<![CDATA[
:77  %sub_in_load_24 = load i32* %sub_in_addr_24, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_24"/></StgValue>
</operation>

<operation id="429" st_id="26" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %tmp_8_1_9 = mul nsw i32 %sub_in_load_17, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_1_9"/></StgValue>
</operation>

<operation id="430" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_8_1_s = mul nsw i32 %sub_in_load_19, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_1_s"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  %tmp_8_1_10 = mul nsw i32 %sub_in_load_21, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_1_10"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:532  %tmp75 = add i32 %tmp_8_1_8, %tmp_8_1_9

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="433" st_id="27" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_8_0_9 = mul nsw i32 %sub_in_load_19, %sub_in_load_18

]]></node>
<StgValue><ssdm name="tmp_8_0_9"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_8_0_s = mul nsw i32 %sub_in_load_21, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_0_s"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_8_0_10 = mul nsw i32 %sub_in_load_23, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_0_10"/></StgValue>
</operation>

<operation id="436" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="11">
<![CDATA[
:77  %sub_in_load_24 = load i32* %sub_in_addr_24, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_24"/></StgValue>
</operation>

<operation id="437" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:78  %tmp_6_0_11 = add i11 %i, 52

]]></node>
<StgValue><ssdm name="tmp_6_0_11"/></StgValue>
</operation>

<operation id="438" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="64" op_0_bw="11">
<![CDATA[
:79  %tmp_7_0_11 = zext i11 %tmp_6_0_11 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_11"/></StgValue>
</operation>

<operation id="439" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %sub_in_addr_25 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_11

]]></node>
<StgValue><ssdm name="sub_in_addr_25"/></StgValue>
</operation>

<operation id="440" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="11">
<![CDATA[
:81  %sub_in_load_25 = load i32* %sub_in_addr_25, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_25"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:397  %tmp13 = add i32 %tmp_8_0_8, %tmp_8_0_9

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="442" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_8_1_s = mul nsw i32 %sub_in_load_19, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_1_s"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  %tmp_8_1_10 = mul nsw i32 %sub_in_load_21, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_1_10"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_8_1_11 = mul nsw i32 %sub_in_load_23, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_1_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="445" st_id="28" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_8_0_s = mul nsw i32 %sub_in_load_21, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_0_s"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_8_0_10 = mul nsw i32 %sub_in_load_23, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_0_10"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="11">
<![CDATA[
:81  %sub_in_load_25 = load i32* %sub_in_addr_25, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_25"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_8_0_11 = mul nsw i32 %sub_in_load_25, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_0_11"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="11">
<![CDATA[
:83  %sub_in_load_26 = load i32* %sub_in_addr_26, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_26"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %tmp_8_1_s = mul nsw i32 %sub_in_load_19, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_1_s"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  %tmp_8_1_10 = mul nsw i32 %sub_in_load_21, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_1_10"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_8_1_11 = mul nsw i32 %sub_in_load_23, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_1_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="453" st_id="29" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_8_0_s = mul nsw i32 %sub_in_load_21, %sub_in_load_20

]]></node>
<StgValue><ssdm name="tmp_8_0_s"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_8_0_10 = mul nsw i32 %sub_in_load_23, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_0_10"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_8_0_11 = mul nsw i32 %sub_in_load_25, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_0_11"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="11">
<![CDATA[
:83  %sub_in_load_26 = load i32* %sub_in_addr_26, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_26"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:84  %tmp_6_0_12 = add i11 %i, 51

]]></node>
<StgValue><ssdm name="tmp_6_0_12"/></StgValue>
</operation>

<operation id="458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="11">
<![CDATA[
:85  %tmp_7_0_12 = zext i11 %tmp_6_0_12 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_12"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %sub_in_addr_27 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_12

]]></node>
<StgValue><ssdm name="sub_in_addr_27"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="11">
<![CDATA[
:87  %sub_in_load_27 = load i32* %sub_in_addr_27, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_27"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  %tmp_8_1_10 = mul nsw i32 %sub_in_load_21, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_1_10"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_8_1_11 = mul nsw i32 %sub_in_load_23, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_1_11"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  %tmp_8_1_12 = mul nsw i32 %sub_in_load_25, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_1_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="464" st_id="30" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_8_0_10 = mul nsw i32 %sub_in_load_23, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_0_10"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_8_0_11 = mul nsw i32 %sub_in_load_25, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_0_11"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="11">
<![CDATA[
:87  %sub_in_load_27 = load i32* %sub_in_addr_27, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_27"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_8_0_12 = mul nsw i32 %sub_in_load_27, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_0_12"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="11">
<![CDATA[
:89  %sub_in_load_28 = load i32* %sub_in_addr_28, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_28"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  %tmp_8_1_10 = mul nsw i32 %sub_in_load_21, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_1_10"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_8_1_11 = mul nsw i32 %sub_in_load_23, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_1_11"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  %tmp_8_1_12 = mul nsw i32 %sub_in_load_25, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_1_12"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp76 = add i32 %tmp_8_1_s, %tmp_8_1_10

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="473" st_id="31" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_8_0_10 = mul nsw i32 %sub_in_load_23, %sub_in_load_22

]]></node>
<StgValue><ssdm name="tmp_8_0_10"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_8_0_11 = mul nsw i32 %sub_in_load_25, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_0_11"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_8_0_12 = mul nsw i32 %sub_in_load_27, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_0_12"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="11">
<![CDATA[
:89  %sub_in_load_28 = load i32* %sub_in_addr_28, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_28"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:90  %tmp_6_0_13 = add i11 %i, 50

]]></node>
<StgValue><ssdm name="tmp_6_0_13"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="11">
<![CDATA[
:91  %tmp_7_0_13 = zext i11 %tmp_6_0_13 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_13"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %sub_in_addr_29 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_13

]]></node>
<StgValue><ssdm name="sub_in_addr_29"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="11">
<![CDATA[
:93  %sub_in_load_29 = load i32* %sub_in_addr_29, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_29"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:398  %tmp14 = add i32 %tmp_8_0_s, %tmp_8_0_10

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_8_1_11 = mul nsw i32 %sub_in_load_23, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_1_11"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  %tmp_8_1_12 = mul nsw i32 %sub_in_load_25, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_1_12"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:475  %tmp_8_1_13 = mul nsw i32 %sub_in_load_27, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_1_13"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:534  %tmp74 = add i32 %tmp76, %tmp75

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="486" st_id="32" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_8_0_11 = mul nsw i32 %sub_in_load_25, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_0_11"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_8_0_12 = mul nsw i32 %sub_in_load_27, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_0_12"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="11">
<![CDATA[
:93  %sub_in_load_29 = load i32* %sub_in_addr_29, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_29"/></StgValue>
</operation>

<operation id="489" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_8_0_13 = mul nsw i32 %sub_in_load_29, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_0_13"/></StgValue>
</operation>

<operation id="490" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="11">
<![CDATA[
:95  %sub_in_load_30 = load i32* %sub_in_addr_30, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_30"/></StgValue>
</operation>

<operation id="491" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:399  %tmp12 = add i32 %tmp14, %tmp13

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="492" st_id="32" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_8_1_11 = mul nsw i32 %sub_in_load_23, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_1_11"/></StgValue>
</operation>

<operation id="493" st_id="32" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  %tmp_8_1_12 = mul nsw i32 %sub_in_load_25, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_1_12"/></StgValue>
</operation>

<operation id="494" st_id="32" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:475  %tmp_8_1_13 = mul nsw i32 %sub_in_load_27, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_1_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="495" st_id="33" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_8_0_11 = mul nsw i32 %sub_in_load_25, %sub_in_load_24

]]></node>
<StgValue><ssdm name="tmp_8_0_11"/></StgValue>
</operation>

<operation id="496" st_id="33" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_8_0_12 = mul nsw i32 %sub_in_load_27, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_0_12"/></StgValue>
</operation>

<operation id="497" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_8_0_13 = mul nsw i32 %sub_in_load_29, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_0_13"/></StgValue>
</operation>

<operation id="498" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="11">
<![CDATA[
:95  %sub_in_load_30 = load i32* %sub_in_addr_30, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_30"/></StgValue>
</operation>

<operation id="499" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:96  %tmp_6_0_14 = add i11 %i, 49

]]></node>
<StgValue><ssdm name="tmp_6_0_14"/></StgValue>
</operation>

<operation id="500" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="11">
<![CDATA[
:97  %tmp_7_0_14 = zext i11 %tmp_6_0_14 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_14"/></StgValue>
</operation>

<operation id="501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %sub_in_addr_31 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_14

]]></node>
<StgValue><ssdm name="sub_in_addr_31"/></StgValue>
</operation>

<operation id="502" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="11">
<![CDATA[
:99  %sub_in_load_31 = load i32* %sub_in_addr_31, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_31"/></StgValue>
</operation>

<operation id="503" st_id="33" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  %tmp_8_1_12 = mul nsw i32 %sub_in_load_25, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_1_12"/></StgValue>
</operation>

<operation id="504" st_id="33" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:475  %tmp_8_1_13 = mul nsw i32 %sub_in_load_27, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_1_13"/></StgValue>
</operation>

<operation id="505" st_id="33" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_8_1_14 = mul nsw i32 %sub_in_load_29, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_1_14"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="506" st_id="34" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_8_0_12 = mul nsw i32 %sub_in_load_27, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_0_12"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_8_0_13 = mul nsw i32 %sub_in_load_29, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_0_13"/></StgValue>
</operation>

<operation id="508" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="11">
<![CDATA[
:99  %sub_in_load_31 = load i32* %sub_in_addr_31, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_31"/></StgValue>
</operation>

<operation id="509" st_id="34" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_8_0_14 = mul nsw i32 %sub_in_load_31, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_0_14"/></StgValue>
</operation>

<operation id="510" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="11">
<![CDATA[
:101  %sub_in_load_32 = load i32* %sub_in_addr_32, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_32"/></StgValue>
</operation>

<operation id="511" st_id="34" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  %tmp_8_1_12 = mul nsw i32 %sub_in_load_25, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_1_12"/></StgValue>
</operation>

<operation id="512" st_id="34" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:475  %tmp_8_1_13 = mul nsw i32 %sub_in_load_27, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_1_13"/></StgValue>
</operation>

<operation id="513" st_id="34" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_8_1_14 = mul nsw i32 %sub_in_load_29, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_1_14"/></StgValue>
</operation>

<operation id="514" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:535  %tmp78 = add i32 %tmp_8_1_11, %tmp_8_1_12

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="515" st_id="35" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_8_0_12 = mul nsw i32 %sub_in_load_27, %sub_in_load_26

]]></node>
<StgValue><ssdm name="tmp_8_0_12"/></StgValue>
</operation>

<operation id="516" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_8_0_13 = mul nsw i32 %sub_in_load_29, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_0_13"/></StgValue>
</operation>

<operation id="517" st_id="35" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_8_0_14 = mul nsw i32 %sub_in_load_31, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_0_14"/></StgValue>
</operation>

<operation id="518" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="11">
<![CDATA[
:101  %sub_in_load_32 = load i32* %sub_in_addr_32, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_32"/></StgValue>
</operation>

<operation id="519" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:102  %tmp_6_0_15 = add i11 %i, 48

]]></node>
<StgValue><ssdm name="tmp_6_0_15"/></StgValue>
</operation>

<operation id="520" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="11">
<![CDATA[
:103  %tmp_7_0_15 = zext i11 %tmp_6_0_15 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_15"/></StgValue>
</operation>

<operation id="521" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %sub_in_addr_33 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_15

]]></node>
<StgValue><ssdm name="sub_in_addr_33"/></StgValue>
</operation>

<operation id="522" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="11">
<![CDATA[
:105  %sub_in_load_33 = load i32* %sub_in_addr_33, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_33"/></StgValue>
</operation>

<operation id="523" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:400  %tmp16 = add i32 %tmp_8_0_11, %tmp_8_0_12

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="524" st_id="35" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:475  %tmp_8_1_13 = mul nsw i32 %sub_in_load_27, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_1_13"/></StgValue>
</operation>

<operation id="525" st_id="35" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_8_1_14 = mul nsw i32 %sub_in_load_29, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_1_14"/></StgValue>
</operation>

<operation id="526" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477  %tmp_8_1_15 = mul nsw i32 %sub_in_load_31, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_1_15"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="527" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_8_0_13 = mul nsw i32 %sub_in_load_29, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_0_13"/></StgValue>
</operation>

<operation id="528" st_id="36" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_8_0_14 = mul nsw i32 %sub_in_load_31, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_0_14"/></StgValue>
</operation>

<operation id="529" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="11">
<![CDATA[
:105  %sub_in_load_33 = load i32* %sub_in_addr_33, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_33"/></StgValue>
</operation>

<operation id="530" st_id="36" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_8_0_15 = mul nsw i32 %sub_in_load_33, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_0_15"/></StgValue>
</operation>

<operation id="531" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="11">
<![CDATA[
:107  %sub_in_load_34 = load i32* %sub_in_addr_34, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_34"/></StgValue>
</operation>

<operation id="532" st_id="36" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:475  %tmp_8_1_13 = mul nsw i32 %sub_in_load_27, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_1_13"/></StgValue>
</operation>

<operation id="533" st_id="36" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_8_1_14 = mul nsw i32 %sub_in_load_29, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_1_14"/></StgValue>
</operation>

<operation id="534" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477  %tmp_8_1_15 = mul nsw i32 %sub_in_load_31, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_1_15"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="535" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_8_0_13 = mul nsw i32 %sub_in_load_29, %sub_in_load_28

]]></node>
<StgValue><ssdm name="tmp_8_0_13"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_8_0_14 = mul nsw i32 %sub_in_load_31, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_0_14"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_8_0_15 = mul nsw i32 %sub_in_load_33, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_0_15"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="11">
<![CDATA[
:107  %sub_in_load_34 = load i32* %sub_in_addr_34, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_34"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:108  %tmp_6_0_16 = add i11 %i, 47

]]></node>
<StgValue><ssdm name="tmp_6_0_16"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="64" op_0_bw="11">
<![CDATA[
:109  %tmp_7_0_16 = zext i11 %tmp_6_0_16 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_16"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %sub_in_addr_35 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_16

]]></node>
<StgValue><ssdm name="sub_in_addr_35"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="11">
<![CDATA[
:111  %sub_in_load_35 = load i32* %sub_in_addr_35, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_35"/></StgValue>
</operation>

<operation id="543" st_id="37" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_8_1_14 = mul nsw i32 %sub_in_load_29, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_1_14"/></StgValue>
</operation>

<operation id="544" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477  %tmp_8_1_15 = mul nsw i32 %sub_in_load_31, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_1_15"/></StgValue>
</operation>

<operation id="545" st_id="37" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  %tmp_8_1_16 = mul nsw i32 %sub_in_load_33, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_1_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="546" st_id="38" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_8_0_14 = mul nsw i32 %sub_in_load_31, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_0_14"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_8_0_15 = mul nsw i32 %sub_in_load_33, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_0_15"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="11">
<![CDATA[
:111  %sub_in_load_35 = load i32* %sub_in_addr_35, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_35"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_8_0_16 = mul nsw i32 %sub_in_load_35, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_0_16"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="11">
<![CDATA[
:113  %sub_in_load_36 = load i32* %sub_in_addr_36, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_36"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  %tmp_8_1_14 = mul nsw i32 %sub_in_load_29, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_1_14"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477  %tmp_8_1_15 = mul nsw i32 %sub_in_load_31, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_1_15"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  %tmp_8_1_16 = mul nsw i32 %sub_in_load_33, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_1_16"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:536  %tmp79 = add i32 %tmp_8_1_13, %tmp_8_1_14

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="555" st_id="39" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_8_0_14 = mul nsw i32 %sub_in_load_31, %sub_in_load_30

]]></node>
<StgValue><ssdm name="tmp_8_0_14"/></StgValue>
</operation>

<operation id="556" st_id="39" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_8_0_15 = mul nsw i32 %sub_in_load_33, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_0_15"/></StgValue>
</operation>

<operation id="557" st_id="39" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_8_0_16 = mul nsw i32 %sub_in_load_35, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_0_16"/></StgValue>
</operation>

<operation id="558" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="11">
<![CDATA[
:113  %sub_in_load_36 = load i32* %sub_in_addr_36, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_36"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:114  %tmp_6_0_17 = add i11 %i, 46

]]></node>
<StgValue><ssdm name="tmp_6_0_17"/></StgValue>
</operation>

<operation id="560" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="11">
<![CDATA[
:115  %tmp_7_0_17 = zext i11 %tmp_6_0_17 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_17"/></StgValue>
</operation>

<operation id="561" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %sub_in_addr_37 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_17

]]></node>
<StgValue><ssdm name="sub_in_addr_37"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="11">
<![CDATA[
:117  %sub_in_load_37 = load i32* %sub_in_addr_37, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_37"/></StgValue>
</operation>

<operation id="563" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp17 = add i32 %tmp_8_0_13, %tmp_8_0_14

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477  %tmp_8_1_15 = mul nsw i32 %sub_in_load_31, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_1_15"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  %tmp_8_1_16 = mul nsw i32 %sub_in_load_33, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_1_16"/></StgValue>
</operation>

<operation id="566" st_id="39" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_8_1_17 = mul nsw i32 %sub_in_load_35, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_1_17"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %tmp77 = add i32 %tmp79, %tmp78

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="568" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:538  %tmp73 = add i32 %tmp77, %tmp74

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="569" st_id="40" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_8_0_15 = mul nsw i32 %sub_in_load_33, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_0_15"/></StgValue>
</operation>

<operation id="570" st_id="40" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_8_0_16 = mul nsw i32 %sub_in_load_35, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_0_16"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="11">
<![CDATA[
:117  %sub_in_load_37 = load i32* %sub_in_addr_37, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_37"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_8_0_17 = mul nsw i32 %sub_in_load_37, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_0_17"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="11">
<![CDATA[
:119  %sub_in_load_38 = load i32* %sub_in_addr_38, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_38"/></StgValue>
</operation>

<operation id="574" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:402  %tmp15 = add i32 %tmp17, %tmp16

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %tmp11 = add i32 %tmp15, %tmp12

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:404  %tmp3 = add i32 %tmp11, %tmp4

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:477  %tmp_8_1_15 = mul nsw i32 %sub_in_load_31, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_1_15"/></StgValue>
</operation>

<operation id="578" st_id="40" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  %tmp_8_1_16 = mul nsw i32 %sub_in_load_33, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_1_16"/></StgValue>
</operation>

<operation id="579" st_id="40" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_8_1_17 = mul nsw i32 %sub_in_load_35, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_1_17"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="580" st_id="41" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_8_0_15 = mul nsw i32 %sub_in_load_33, %sub_in_load_32

]]></node>
<StgValue><ssdm name="tmp_8_0_15"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_8_0_16 = mul nsw i32 %sub_in_load_35, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_0_16"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_8_0_17 = mul nsw i32 %sub_in_load_37, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_0_17"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="11">
<![CDATA[
:119  %sub_in_load_38 = load i32* %sub_in_addr_38, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_38"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:120  %tmp_6_0_18 = add i11 %i, 45

]]></node>
<StgValue><ssdm name="tmp_6_0_18"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="11">
<![CDATA[
:121  %tmp_7_0_18 = zext i11 %tmp_6_0_18 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_18"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %sub_in_addr_39 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_18

]]></node>
<StgValue><ssdm name="sub_in_addr_39"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="11">
<![CDATA[
:123  %sub_in_load_39 = load i32* %sub_in_addr_39, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_39"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  %tmp_8_1_16 = mul nsw i32 %sub_in_load_33, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_1_16"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_8_1_17 = mul nsw i32 %sub_in_load_35, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_1_17"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_8_1_18 = mul nsw i32 %sub_in_load_37, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_1_18"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="591" st_id="42" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_8_0_16 = mul nsw i32 %sub_in_load_35, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_0_16"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_8_0_17 = mul nsw i32 %sub_in_load_37, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_0_17"/></StgValue>
</operation>

<operation id="593" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="11">
<![CDATA[
:123  %sub_in_load_39 = load i32* %sub_in_addr_39, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_39"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_8_0_18 = mul nsw i32 %sub_in_load_39, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_0_18"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="11">
<![CDATA[
:125  %sub_in_load_40 = load i32* %sub_in_addr_40, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_40"/></StgValue>
</operation>

<operation id="596" st_id="42" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  %tmp_8_1_16 = mul nsw i32 %sub_in_load_33, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_1_16"/></StgValue>
</operation>

<operation id="597" st_id="42" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_8_1_17 = mul nsw i32 %sub_in_load_35, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_1_17"/></StgValue>
</operation>

<operation id="598" st_id="42" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_8_1_18 = mul nsw i32 %sub_in_load_37, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_1_18"/></StgValue>
</operation>

<operation id="599" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:540  %tmp83 = add i32 %tmp_8_1_15, %tmp_8_1_16

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="600" st_id="43" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_8_0_16 = mul nsw i32 %sub_in_load_35, %sub_in_load_34

]]></node>
<StgValue><ssdm name="tmp_8_0_16"/></StgValue>
</operation>

<operation id="601" st_id="43" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_8_0_17 = mul nsw i32 %sub_in_load_37, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_0_17"/></StgValue>
</operation>

<operation id="602" st_id="43" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_8_0_18 = mul nsw i32 %sub_in_load_39, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_0_18"/></StgValue>
</operation>

<operation id="603" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="11">
<![CDATA[
:125  %sub_in_load_40 = load i32* %sub_in_addr_40, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_40"/></StgValue>
</operation>

<operation id="604" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:126  %tmp_6_0_19 = add i11 %i, 44

]]></node>
<StgValue><ssdm name="tmp_6_0_19"/></StgValue>
</operation>

<operation id="605" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="64" op_0_bw="11">
<![CDATA[
:127  %tmp_7_0_19 = zext i11 %tmp_6_0_19 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_19"/></StgValue>
</operation>

<operation id="606" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %sub_in_addr_41 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_19

]]></node>
<StgValue><ssdm name="sub_in_addr_41"/></StgValue>
</operation>

<operation id="607" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="11">
<![CDATA[
:129  %sub_in_load_41 = load i32* %sub_in_addr_41, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_41"/></StgValue>
</operation>

<operation id="608" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:405  %tmp21 = add i32 %tmp_8_0_15, %tmp_8_0_16

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="609" st_id="43" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_8_1_17 = mul nsw i32 %sub_in_load_35, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_1_17"/></StgValue>
</operation>

<operation id="610" st_id="43" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_8_1_18 = mul nsw i32 %sub_in_load_37, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_1_18"/></StgValue>
</operation>

<operation id="611" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_8_1_19 = mul nsw i32 %sub_in_load_39, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_1_19"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="612" st_id="44" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_8_0_17 = mul nsw i32 %sub_in_load_37, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_0_17"/></StgValue>
</operation>

<operation id="613" st_id="44" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_8_0_18 = mul nsw i32 %sub_in_load_39, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_0_18"/></StgValue>
</operation>

<operation id="614" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="11">
<![CDATA[
:129  %sub_in_load_41 = load i32* %sub_in_addr_41, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_41"/></StgValue>
</operation>

<operation id="615" st_id="44" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_8_0_19 = mul nsw i32 %sub_in_load_41, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_0_19"/></StgValue>
</operation>

<operation id="616" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="11">
<![CDATA[
:131  %sub_in_load_42 = load i32* %sub_in_addr_42, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_42"/></StgValue>
</operation>

<operation id="617" st_id="44" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_8_1_17 = mul nsw i32 %sub_in_load_35, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_1_17"/></StgValue>
</operation>

<operation id="618" st_id="44" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_8_1_18 = mul nsw i32 %sub_in_load_37, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_1_18"/></StgValue>
</operation>

<operation id="619" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_8_1_19 = mul nsw i32 %sub_in_load_39, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_1_19"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="620" st_id="45" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_8_0_17 = mul nsw i32 %sub_in_load_37, %sub_in_load_36

]]></node>
<StgValue><ssdm name="tmp_8_0_17"/></StgValue>
</operation>

<operation id="621" st_id="45" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_8_0_18 = mul nsw i32 %sub_in_load_39, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_0_18"/></StgValue>
</operation>

<operation id="622" st_id="45" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_8_0_19 = mul nsw i32 %sub_in_load_41, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_0_19"/></StgValue>
</operation>

<operation id="623" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="11">
<![CDATA[
:131  %sub_in_load_42 = load i32* %sub_in_addr_42, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_42"/></StgValue>
</operation>

<operation id="624" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:132  %tmp_6_0_20 = add i11 %i, 43

]]></node>
<StgValue><ssdm name="tmp_6_0_20"/></StgValue>
</operation>

<operation id="625" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="64" op_0_bw="11">
<![CDATA[
:133  %tmp_7_0_20 = zext i11 %tmp_6_0_20 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_20"/></StgValue>
</operation>

<operation id="626" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %sub_in_addr_43 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_20

]]></node>
<StgValue><ssdm name="sub_in_addr_43"/></StgValue>
</operation>

<operation id="627" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="11">
<![CDATA[
:135  %sub_in_load_43 = load i32* %sub_in_addr_43, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_43"/></StgValue>
</operation>

<operation id="628" st_id="45" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_8_1_18 = mul nsw i32 %sub_in_load_37, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_1_18"/></StgValue>
</operation>

<operation id="629" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_8_1_19 = mul nsw i32 %sub_in_load_39, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_1_19"/></StgValue>
</operation>

<operation id="630" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_8_1_20 = mul nsw i32 %sub_in_load_41, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_1_20"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="631" st_id="46" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_8_0_18 = mul nsw i32 %sub_in_load_39, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_0_18"/></StgValue>
</operation>

<operation id="632" st_id="46" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_8_0_19 = mul nsw i32 %sub_in_load_41, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_0_19"/></StgValue>
</operation>

<operation id="633" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="11">
<![CDATA[
:135  %sub_in_load_43 = load i32* %sub_in_addr_43, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_43"/></StgValue>
</operation>

<operation id="634" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %tmp_8_0_20 = mul nsw i32 %sub_in_load_43, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_0_20"/></StgValue>
</operation>

<operation id="635" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="11">
<![CDATA[
:137  %sub_in_load_44 = load i32* %sub_in_addr_44, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_44"/></StgValue>
</operation>

<operation id="636" st_id="46" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  %tmp_8_1_18 = mul nsw i32 %sub_in_load_37, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_1_18"/></StgValue>
</operation>

<operation id="637" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_8_1_19 = mul nsw i32 %sub_in_load_39, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_1_19"/></StgValue>
</operation>

<operation id="638" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_8_1_20 = mul nsw i32 %sub_in_load_41, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_1_20"/></StgValue>
</operation>

<operation id="639" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:541  %tmp84 = add i32 %tmp_8_1_17, %tmp_8_1_18

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="640" st_id="47" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_8_0_18 = mul nsw i32 %sub_in_load_39, %sub_in_load_38

]]></node>
<StgValue><ssdm name="tmp_8_0_18"/></StgValue>
</operation>

<operation id="641" st_id="47" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_8_0_19 = mul nsw i32 %sub_in_load_41, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_0_19"/></StgValue>
</operation>

<operation id="642" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %tmp_8_0_20 = mul nsw i32 %sub_in_load_43, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_0_20"/></StgValue>
</operation>

<operation id="643" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="11">
<![CDATA[
:137  %sub_in_load_44 = load i32* %sub_in_addr_44, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_44"/></StgValue>
</operation>

<operation id="644" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:138  %tmp_6_0_21 = add i11 %i, 42

]]></node>
<StgValue><ssdm name="tmp_6_0_21"/></StgValue>
</operation>

<operation id="645" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="64" op_0_bw="11">
<![CDATA[
:139  %tmp_7_0_21 = zext i11 %tmp_6_0_21 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_21"/></StgValue>
</operation>

<operation id="646" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %sub_in_addr_45 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_21

]]></node>
<StgValue><ssdm name="sub_in_addr_45"/></StgValue>
</operation>

<operation id="647" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="11">
<![CDATA[
:141  %sub_in_load_45 = load i32* %sub_in_addr_45, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_45"/></StgValue>
</operation>

<operation id="648" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:406  %tmp22 = add i32 %tmp_8_0_17, %tmp_8_0_18

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="649" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_8_1_19 = mul nsw i32 %sub_in_load_39, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_1_19"/></StgValue>
</operation>

<operation id="650" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_8_1_20 = mul nsw i32 %sub_in_load_41, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_1_20"/></StgValue>
</operation>

<operation id="651" st_id="47" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:483  %tmp_8_1_21 = mul nsw i32 %sub_in_load_43, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_1_21"/></StgValue>
</operation>

<operation id="652" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:542  %tmp82 = add i32 %tmp84, %tmp83

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="653" st_id="48" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_8_0_19 = mul nsw i32 %sub_in_load_41, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_0_19"/></StgValue>
</operation>

<operation id="654" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %tmp_8_0_20 = mul nsw i32 %sub_in_load_43, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_0_20"/></StgValue>
</operation>

<operation id="655" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="11">
<![CDATA[
:141  %sub_in_load_45 = load i32* %sub_in_addr_45, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_45"/></StgValue>
</operation>

<operation id="656" st_id="48" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_8_0_21 = mul nsw i32 %sub_in_load_45, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_0_21"/></StgValue>
</operation>

<operation id="657" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="11">
<![CDATA[
:143  %sub_in_load_46 = load i32* %sub_in_addr_46, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_46"/></StgValue>
</operation>

<operation id="658" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp20 = add i32 %tmp22, %tmp21

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="659" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:481  %tmp_8_1_19 = mul nsw i32 %sub_in_load_39, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_1_19"/></StgValue>
</operation>

<operation id="660" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_8_1_20 = mul nsw i32 %sub_in_load_41, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_1_20"/></StgValue>
</operation>

<operation id="661" st_id="48" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:483  %tmp_8_1_21 = mul nsw i32 %sub_in_load_43, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_1_21"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="662" st_id="49" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_8_0_19 = mul nsw i32 %sub_in_load_41, %sub_in_load_40

]]></node>
<StgValue><ssdm name="tmp_8_0_19"/></StgValue>
</operation>

<operation id="663" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %tmp_8_0_20 = mul nsw i32 %sub_in_load_43, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_0_20"/></StgValue>
</operation>

<operation id="664" st_id="49" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_8_0_21 = mul nsw i32 %sub_in_load_45, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_0_21"/></StgValue>
</operation>

<operation id="665" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="11">
<![CDATA[
:143  %sub_in_load_46 = load i32* %sub_in_addr_46, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_46"/></StgValue>
</operation>

<operation id="666" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:144  %tmp_6_0_22 = add i11 %i, 41

]]></node>
<StgValue><ssdm name="tmp_6_0_22"/></StgValue>
</operation>

<operation id="667" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="11">
<![CDATA[
:145  %tmp_7_0_22 = zext i11 %tmp_6_0_22 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_22"/></StgValue>
</operation>

<operation id="668" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %sub_in_addr_47 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_22

]]></node>
<StgValue><ssdm name="sub_in_addr_47"/></StgValue>
</operation>

<operation id="669" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="11">
<![CDATA[
:147  %sub_in_load_47 = load i32* %sub_in_addr_47, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_47"/></StgValue>
</operation>

<operation id="670" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_8_1_20 = mul nsw i32 %sub_in_load_41, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_1_20"/></StgValue>
</operation>

<operation id="671" st_id="49" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:483  %tmp_8_1_21 = mul nsw i32 %sub_in_load_43, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_1_21"/></StgValue>
</operation>

<operation id="672" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484  %tmp_8_1_22 = mul nsw i32 %sub_in_load_45, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_1_22"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="673" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %tmp_8_0_20 = mul nsw i32 %sub_in_load_43, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_0_20"/></StgValue>
</operation>

<operation id="674" st_id="50" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_8_0_21 = mul nsw i32 %sub_in_load_45, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_0_21"/></StgValue>
</operation>

<operation id="675" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="11">
<![CDATA[
:147  %sub_in_load_47 = load i32* %sub_in_addr_47, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_47"/></StgValue>
</operation>

<operation id="676" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %tmp_8_0_22 = mul nsw i32 %sub_in_load_47, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_0_22"/></StgValue>
</operation>

<operation id="677" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="11">
<![CDATA[
:149  %sub_in_load_48 = load i32* %sub_in_addr_48, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_48"/></StgValue>
</operation>

<operation id="678" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  %tmp_8_1_20 = mul nsw i32 %sub_in_load_41, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_1_20"/></StgValue>
</operation>

<operation id="679" st_id="50" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:483  %tmp_8_1_21 = mul nsw i32 %sub_in_load_43, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_1_21"/></StgValue>
</operation>

<operation id="680" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484  %tmp_8_1_22 = mul nsw i32 %sub_in_load_45, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_1_22"/></StgValue>
</operation>

<operation id="681" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:543  %tmp86 = add i32 %tmp_8_1_19, %tmp_8_1_20

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="682" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %tmp_8_0_20 = mul nsw i32 %sub_in_load_43, %sub_in_load_42

]]></node>
<StgValue><ssdm name="tmp_8_0_20"/></StgValue>
</operation>

<operation id="683" st_id="51" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_8_0_21 = mul nsw i32 %sub_in_load_45, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_0_21"/></StgValue>
</operation>

<operation id="684" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %tmp_8_0_22 = mul nsw i32 %sub_in_load_47, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_0_22"/></StgValue>
</operation>

<operation id="685" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="11">
<![CDATA[
:149  %sub_in_load_48 = load i32* %sub_in_addr_48, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_48"/></StgValue>
</operation>

<operation id="686" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:150  %tmp_6_0_23 = add i11 %i, 40

]]></node>
<StgValue><ssdm name="tmp_6_0_23"/></StgValue>
</operation>

<operation id="687" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="64" op_0_bw="11">
<![CDATA[
:151  %tmp_7_0_23 = zext i11 %tmp_6_0_23 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_23"/></StgValue>
</operation>

<operation id="688" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %sub_in_addr_49 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_23

]]></node>
<StgValue><ssdm name="sub_in_addr_49"/></StgValue>
</operation>

<operation id="689" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="11">
<![CDATA[
:153  %sub_in_load_49 = load i32* %sub_in_addr_49, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_49"/></StgValue>
</operation>

<operation id="690" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:408  %tmp24 = add i32 %tmp_8_0_19, %tmp_8_0_20

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="691" st_id="51" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:483  %tmp_8_1_21 = mul nsw i32 %sub_in_load_43, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_1_21"/></StgValue>
</operation>

<operation id="692" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484  %tmp_8_1_22 = mul nsw i32 %sub_in_load_45, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_1_22"/></StgValue>
</operation>

<operation id="693" st_id="51" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_8_1_23 = mul nsw i32 %sub_in_load_47, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_1_23"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="694" st_id="52" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_8_0_21 = mul nsw i32 %sub_in_load_45, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_0_21"/></StgValue>
</operation>

<operation id="695" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %tmp_8_0_22 = mul nsw i32 %sub_in_load_47, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_0_22"/></StgValue>
</operation>

<operation id="696" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="11">
<![CDATA[
:153  %sub_in_load_49 = load i32* %sub_in_addr_49, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_49"/></StgValue>
</operation>

<operation id="697" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_8_0_23 = mul nsw i32 %sub_in_load_49, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_0_23"/></StgValue>
</operation>

<operation id="698" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="11">
<![CDATA[
:155  %sub_in_load_50 = load i32* %sub_in_addr_50, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_50"/></StgValue>
</operation>

<operation id="699" st_id="52" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:483  %tmp_8_1_21 = mul nsw i32 %sub_in_load_43, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_1_21"/></StgValue>
</operation>

<operation id="700" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484  %tmp_8_1_22 = mul nsw i32 %sub_in_load_45, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_1_22"/></StgValue>
</operation>

<operation id="701" st_id="52" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_8_1_23 = mul nsw i32 %sub_in_load_47, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_1_23"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="702" st_id="53" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_8_0_21 = mul nsw i32 %sub_in_load_45, %sub_in_load_44

]]></node>
<StgValue><ssdm name="tmp_8_0_21"/></StgValue>
</operation>

<operation id="703" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %tmp_8_0_22 = mul nsw i32 %sub_in_load_47, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_0_22"/></StgValue>
</operation>

<operation id="704" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_8_0_23 = mul nsw i32 %sub_in_load_49, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_0_23"/></StgValue>
</operation>

<operation id="705" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="11">
<![CDATA[
:155  %sub_in_load_50 = load i32* %sub_in_addr_50, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_50"/></StgValue>
</operation>

<operation id="706" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:156  %tmp_6_0_24 = add i11 %i, 39

]]></node>
<StgValue><ssdm name="tmp_6_0_24"/></StgValue>
</operation>

<operation id="707" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="64" op_0_bw="11">
<![CDATA[
:157  %tmp_7_0_24 = zext i11 %tmp_6_0_24 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_24"/></StgValue>
</operation>

<operation id="708" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %sub_in_addr_51 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_24

]]></node>
<StgValue><ssdm name="sub_in_addr_51"/></StgValue>
</operation>

<operation id="709" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="11">
<![CDATA[
:159  %sub_in_load_51 = load i32* %sub_in_addr_51, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_51"/></StgValue>
</operation>

<operation id="710" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484  %tmp_8_1_22 = mul nsw i32 %sub_in_load_45, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_1_22"/></StgValue>
</operation>

<operation id="711" st_id="53" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_8_1_23 = mul nsw i32 %sub_in_load_47, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_1_23"/></StgValue>
</operation>

<operation id="712" st_id="53" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:486  %tmp_8_1_24 = mul nsw i32 %sub_in_load_49, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_1_24"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="713" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %tmp_8_0_22 = mul nsw i32 %sub_in_load_47, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_0_22"/></StgValue>
</operation>

<operation id="714" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_8_0_23 = mul nsw i32 %sub_in_load_49, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_0_23"/></StgValue>
</operation>

<operation id="715" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="11">
<![CDATA[
:159  %sub_in_load_51 = load i32* %sub_in_addr_51, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_51"/></StgValue>
</operation>

<operation id="716" st_id="54" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %tmp_8_0_24 = mul nsw i32 %sub_in_load_51, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_0_24"/></StgValue>
</operation>

<operation id="717" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="11">
<![CDATA[
:161  %sub_in_load_52 = load i32* %sub_in_addr_52, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_52"/></StgValue>
</operation>

<operation id="718" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484  %tmp_8_1_22 = mul nsw i32 %sub_in_load_45, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_1_22"/></StgValue>
</operation>

<operation id="719" st_id="54" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_8_1_23 = mul nsw i32 %sub_in_load_47, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_1_23"/></StgValue>
</operation>

<operation id="720" st_id="54" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:486  %tmp_8_1_24 = mul nsw i32 %sub_in_load_49, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_1_24"/></StgValue>
</operation>

<operation id="721" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:544  %tmp87 = add i32 %tmp_8_1_21, %tmp_8_1_22

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="722" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %tmp_8_0_22 = mul nsw i32 %sub_in_load_47, %sub_in_load_46

]]></node>
<StgValue><ssdm name="tmp_8_0_22"/></StgValue>
</operation>

<operation id="723" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_8_0_23 = mul nsw i32 %sub_in_load_49, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_0_23"/></StgValue>
</operation>

<operation id="724" st_id="55" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %tmp_8_0_24 = mul nsw i32 %sub_in_load_51, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_0_24"/></StgValue>
</operation>

<operation id="725" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="11">
<![CDATA[
:161  %sub_in_load_52 = load i32* %sub_in_addr_52, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_52"/></StgValue>
</operation>

<operation id="726" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:162  %tmp_6_0_25 = add i11 %i, 38

]]></node>
<StgValue><ssdm name="tmp_6_0_25"/></StgValue>
</operation>

<operation id="727" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="64" op_0_bw="11">
<![CDATA[
:163  %tmp_7_0_25 = zext i11 %tmp_6_0_25 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_25"/></StgValue>
</operation>

<operation id="728" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %sub_in_addr_53 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_25

]]></node>
<StgValue><ssdm name="sub_in_addr_53"/></StgValue>
</operation>

<operation id="729" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="11">
<![CDATA[
:165  %sub_in_load_53 = load i32* %sub_in_addr_53, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_53"/></StgValue>
</operation>

<operation id="730" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:409  %tmp25 = add i32 %tmp_8_0_21, %tmp_8_0_22

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="731" st_id="55" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_8_1_23 = mul nsw i32 %sub_in_load_47, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_1_23"/></StgValue>
</operation>

<operation id="732" st_id="55" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:486  %tmp_8_1_24 = mul nsw i32 %sub_in_load_49, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_1_24"/></StgValue>
</operation>

<operation id="733" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_8_1_25 = mul nsw i32 %sub_in_load_51, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_1_25"/></StgValue>
</operation>

<operation id="734" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp85 = add i32 %tmp87, %tmp86

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="735" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  %tmp81 = add i32 %tmp85, %tmp82

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="736" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_8_0_23 = mul nsw i32 %sub_in_load_49, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_0_23"/></StgValue>
</operation>

<operation id="737" st_id="56" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %tmp_8_0_24 = mul nsw i32 %sub_in_load_51, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_0_24"/></StgValue>
</operation>

<operation id="738" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="11">
<![CDATA[
:165  %sub_in_load_53 = load i32* %sub_in_addr_53, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_53"/></StgValue>
</operation>

<operation id="739" st_id="56" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_8_0_25 = mul nsw i32 %sub_in_load_53, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_0_25"/></StgValue>
</operation>

<operation id="740" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="11">
<![CDATA[
:167  %sub_in_load_54 = load i32* %sub_in_addr_54, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_54"/></StgValue>
</operation>

<operation id="741" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:410  %tmp23 = add i32 %tmp25, %tmp24

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="742" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:411  %tmp19 = add i32 %tmp23, %tmp20

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="743" st_id="56" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_8_1_23 = mul nsw i32 %sub_in_load_47, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_1_23"/></StgValue>
</operation>

<operation id="744" st_id="56" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:486  %tmp_8_1_24 = mul nsw i32 %sub_in_load_49, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_1_24"/></StgValue>
</operation>

<operation id="745" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_8_1_25 = mul nsw i32 %sub_in_load_51, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_1_25"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="746" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_8_0_23 = mul nsw i32 %sub_in_load_49, %sub_in_load_48

]]></node>
<StgValue><ssdm name="tmp_8_0_23"/></StgValue>
</operation>

<operation id="747" st_id="57" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %tmp_8_0_24 = mul nsw i32 %sub_in_load_51, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_0_24"/></StgValue>
</operation>

<operation id="748" st_id="57" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_8_0_25 = mul nsw i32 %sub_in_load_53, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_0_25"/></StgValue>
</operation>

<operation id="749" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="11">
<![CDATA[
:167  %sub_in_load_54 = load i32* %sub_in_addr_54, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_54"/></StgValue>
</operation>

<operation id="750" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:168  %tmp_6_0_26 = add i11 %i, 37

]]></node>
<StgValue><ssdm name="tmp_6_0_26"/></StgValue>
</operation>

<operation id="751" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="11">
<![CDATA[
:169  %tmp_7_0_26 = zext i11 %tmp_6_0_26 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_26"/></StgValue>
</operation>

<operation id="752" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %sub_in_addr_55 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_26

]]></node>
<StgValue><ssdm name="sub_in_addr_55"/></StgValue>
</operation>

<operation id="753" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="11">
<![CDATA[
:171  %sub_in_load_55 = load i32* %sub_in_addr_55, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_55"/></StgValue>
</operation>

<operation id="754" st_id="57" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:486  %tmp_8_1_24 = mul nsw i32 %sub_in_load_49, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_1_24"/></StgValue>
</operation>

<operation id="755" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_8_1_25 = mul nsw i32 %sub_in_load_51, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_1_25"/></StgValue>
</operation>

<operation id="756" st_id="57" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  %tmp_8_1_26 = mul nsw i32 %sub_in_load_53, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_1_26"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="757" st_id="58" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %tmp_8_0_24 = mul nsw i32 %sub_in_load_51, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_0_24"/></StgValue>
</operation>

<operation id="758" st_id="58" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_8_0_25 = mul nsw i32 %sub_in_load_53, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_0_25"/></StgValue>
</operation>

<operation id="759" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="11">
<![CDATA[
:171  %sub_in_load_55 = load i32* %sub_in_addr_55, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_55"/></StgValue>
</operation>

<operation id="760" st_id="58" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %tmp_8_0_26 = mul nsw i32 %sub_in_load_55, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_0_26"/></StgValue>
</operation>

<operation id="761" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="11">
<![CDATA[
:173  %sub_in_load_56 = load i32* %sub_in_addr_56, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_56"/></StgValue>
</operation>

<operation id="762" st_id="58" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:486  %tmp_8_1_24 = mul nsw i32 %sub_in_load_49, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_1_24"/></StgValue>
</operation>

<operation id="763" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_8_1_25 = mul nsw i32 %sub_in_load_51, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_1_25"/></StgValue>
</operation>

<operation id="764" st_id="58" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  %tmp_8_1_26 = mul nsw i32 %sub_in_load_53, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_1_26"/></StgValue>
</operation>

<operation id="765" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:547  %tmp90 = add i32 %tmp_8_1_23, %tmp_8_1_24

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="766" st_id="59" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %tmp_8_0_24 = mul nsw i32 %sub_in_load_51, %sub_in_load_50

]]></node>
<StgValue><ssdm name="tmp_8_0_24"/></StgValue>
</operation>

<operation id="767" st_id="59" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_8_0_25 = mul nsw i32 %sub_in_load_53, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_0_25"/></StgValue>
</operation>

<operation id="768" st_id="59" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %tmp_8_0_26 = mul nsw i32 %sub_in_load_55, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_0_26"/></StgValue>
</operation>

<operation id="769" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="11">
<![CDATA[
:173  %sub_in_load_56 = load i32* %sub_in_addr_56, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_56"/></StgValue>
</operation>

<operation id="770" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:174  %tmp_6_0_27 = add i11 %i, 36

]]></node>
<StgValue><ssdm name="tmp_6_0_27"/></StgValue>
</operation>

<operation id="771" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="64" op_0_bw="11">
<![CDATA[
:175  %tmp_7_0_27 = zext i11 %tmp_6_0_27 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_27"/></StgValue>
</operation>

<operation id="772" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %sub_in_addr_57 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_27

]]></node>
<StgValue><ssdm name="sub_in_addr_57"/></StgValue>
</operation>

<operation id="773" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="11">
<![CDATA[
:177  %sub_in_load_57 = load i32* %sub_in_addr_57, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_57"/></StgValue>
</operation>

<operation id="774" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  %tmp28 = add i32 %tmp_8_0_23, %tmp_8_0_24

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="775" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_8_1_25 = mul nsw i32 %sub_in_load_51, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_1_25"/></StgValue>
</operation>

<operation id="776" st_id="59" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  %tmp_8_1_26 = mul nsw i32 %sub_in_load_53, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_1_26"/></StgValue>
</operation>

<operation id="777" st_id="59" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:489  %tmp_8_1_27 = mul nsw i32 %sub_in_load_55, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_1_27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="778" st_id="60" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_8_0_25 = mul nsw i32 %sub_in_load_53, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_0_25"/></StgValue>
</operation>

<operation id="779" st_id="60" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %tmp_8_0_26 = mul nsw i32 %sub_in_load_55, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_0_26"/></StgValue>
</operation>

<operation id="780" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="11">
<![CDATA[
:177  %sub_in_load_57 = load i32* %sub_in_addr_57, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_57"/></StgValue>
</operation>

<operation id="781" st_id="60" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp_8_0_27 = mul nsw i32 %sub_in_load_57, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_0_27"/></StgValue>
</operation>

<operation id="782" st_id="60" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="11">
<![CDATA[
:179  %sub_in_load_58 = load i32* %sub_in_addr_58, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_58"/></StgValue>
</operation>

<operation id="783" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:487  %tmp_8_1_25 = mul nsw i32 %sub_in_load_51, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_1_25"/></StgValue>
</operation>

<operation id="784" st_id="60" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  %tmp_8_1_26 = mul nsw i32 %sub_in_load_53, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_1_26"/></StgValue>
</operation>

<operation id="785" st_id="60" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:489  %tmp_8_1_27 = mul nsw i32 %sub_in_load_55, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_1_27"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="786" st_id="61" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %tmp_8_0_25 = mul nsw i32 %sub_in_load_53, %sub_in_load_52

]]></node>
<StgValue><ssdm name="tmp_8_0_25"/></StgValue>
</operation>

<operation id="787" st_id="61" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %tmp_8_0_26 = mul nsw i32 %sub_in_load_55, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_0_26"/></StgValue>
</operation>

<operation id="788" st_id="61" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp_8_0_27 = mul nsw i32 %sub_in_load_57, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_0_27"/></StgValue>
</operation>

<operation id="789" st_id="61" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="11">
<![CDATA[
:179  %sub_in_load_58 = load i32* %sub_in_addr_58, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_58"/></StgValue>
</operation>

<operation id="790" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:180  %tmp_6_0_28 = add i11 %i, 35

]]></node>
<StgValue><ssdm name="tmp_6_0_28"/></StgValue>
</operation>

<operation id="791" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="11">
<![CDATA[
:181  %tmp_7_0_28 = zext i11 %tmp_6_0_28 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_28"/></StgValue>
</operation>

<operation id="792" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %sub_in_addr_59 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_28

]]></node>
<StgValue><ssdm name="sub_in_addr_59"/></StgValue>
</operation>

<operation id="793" st_id="61" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="11">
<![CDATA[
:183  %sub_in_load_59 = load i32* %sub_in_addr_59, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_59"/></StgValue>
</operation>

<operation id="794" st_id="61" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  %tmp_8_1_26 = mul nsw i32 %sub_in_load_53, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_1_26"/></StgValue>
</operation>

<operation id="795" st_id="61" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:489  %tmp_8_1_27 = mul nsw i32 %sub_in_load_55, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_1_27"/></StgValue>
</operation>

<operation id="796" st_id="61" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %tmp_8_1_28 = mul nsw i32 %sub_in_load_57, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_1_28"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="797" st_id="62" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %tmp_8_0_26 = mul nsw i32 %sub_in_load_55, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_0_26"/></StgValue>
</operation>

<operation id="798" st_id="62" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp_8_0_27 = mul nsw i32 %sub_in_load_57, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_0_27"/></StgValue>
</operation>

<operation id="799" st_id="62" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="11">
<![CDATA[
:183  %sub_in_load_59 = load i32* %sub_in_addr_59, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_59"/></StgValue>
</operation>

<operation id="800" st_id="62" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %tmp_8_0_28 = mul nsw i32 %sub_in_load_59, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_0_28"/></StgValue>
</operation>

<operation id="801" st_id="62" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="11">
<![CDATA[
:185  %sub_in_load_60 = load i32* %sub_in_addr_60, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_60"/></StgValue>
</operation>

<operation id="802" st_id="62" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  %tmp_8_1_26 = mul nsw i32 %sub_in_load_53, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_1_26"/></StgValue>
</operation>

<operation id="803" st_id="62" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:489  %tmp_8_1_27 = mul nsw i32 %sub_in_load_55, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_1_27"/></StgValue>
</operation>

<operation id="804" st_id="62" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %tmp_8_1_28 = mul nsw i32 %sub_in_load_57, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_1_28"/></StgValue>
</operation>

<operation id="805" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  %tmp91 = add i32 %tmp_8_1_25, %tmp_8_1_26

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="806" st_id="63" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %tmp_8_0_26 = mul nsw i32 %sub_in_load_55, %sub_in_load_54

]]></node>
<StgValue><ssdm name="tmp_8_0_26"/></StgValue>
</operation>

<operation id="807" st_id="63" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp_8_0_27 = mul nsw i32 %sub_in_load_57, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_0_27"/></StgValue>
</operation>

<operation id="808" st_id="63" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %tmp_8_0_28 = mul nsw i32 %sub_in_load_59, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_0_28"/></StgValue>
</operation>

<operation id="809" st_id="63" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="11">
<![CDATA[
:185  %sub_in_load_60 = load i32* %sub_in_addr_60, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_60"/></StgValue>
</operation>

<operation id="810" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:186  %tmp_6_0_29 = add i11 %i, 34

]]></node>
<StgValue><ssdm name="tmp_6_0_29"/></StgValue>
</operation>

<operation id="811" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="11">
<![CDATA[
:187  %tmp_7_0_29 = zext i11 %tmp_6_0_29 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_29"/></StgValue>
</operation>

<operation id="812" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %sub_in_addr_61 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_29

]]></node>
<StgValue><ssdm name="sub_in_addr_61"/></StgValue>
</operation>

<operation id="813" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="11">
<![CDATA[
:189  %sub_in_load_61 = load i32* %sub_in_addr_61, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_61"/></StgValue>
</operation>

<operation id="814" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp29 = add i32 %tmp_8_0_25, %tmp_8_0_26

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="815" st_id="63" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:489  %tmp_8_1_27 = mul nsw i32 %sub_in_load_55, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_1_27"/></StgValue>
</operation>

<operation id="816" st_id="63" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %tmp_8_1_28 = mul nsw i32 %sub_in_load_57, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_1_28"/></StgValue>
</operation>

<operation id="817" st_id="63" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_8_1_29 = mul nsw i32 %sub_in_load_59, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_1_29"/></StgValue>
</operation>

<operation id="818" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:549  %tmp89 = add i32 %tmp91, %tmp90

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="819" st_id="64" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp_8_0_27 = mul nsw i32 %sub_in_load_57, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_0_27"/></StgValue>
</operation>

<operation id="820" st_id="64" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %tmp_8_0_28 = mul nsw i32 %sub_in_load_59, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_0_28"/></StgValue>
</operation>

<operation id="821" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="11">
<![CDATA[
:189  %sub_in_load_61 = load i32* %sub_in_addr_61, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_61"/></StgValue>
</operation>

<operation id="822" st_id="64" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_8_0_29 = mul nsw i32 %sub_in_load_61, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_0_29"/></StgValue>
</operation>

<operation id="823" st_id="64" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="11">
<![CDATA[
:191  %sub_in_load_62 = load i32* %sub_in_addr_62, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_62"/></StgValue>
</operation>

<operation id="824" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  %tmp27 = add i32 %tmp29, %tmp28

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="825" st_id="64" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:489  %tmp_8_1_27 = mul nsw i32 %sub_in_load_55, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_1_27"/></StgValue>
</operation>

<operation id="826" st_id="64" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %tmp_8_1_28 = mul nsw i32 %sub_in_load_57, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_1_28"/></StgValue>
</operation>

<operation id="827" st_id="64" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_8_1_29 = mul nsw i32 %sub_in_load_59, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_1_29"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="828" st_id="65" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp_8_0_27 = mul nsw i32 %sub_in_load_57, %sub_in_load_56

]]></node>
<StgValue><ssdm name="tmp_8_0_27"/></StgValue>
</operation>

<operation id="829" st_id="65" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %tmp_8_0_28 = mul nsw i32 %sub_in_load_59, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_0_28"/></StgValue>
</operation>

<operation id="830" st_id="65" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_8_0_29 = mul nsw i32 %sub_in_load_61, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_0_29"/></StgValue>
</operation>

<operation id="831" st_id="65" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="11">
<![CDATA[
:191  %sub_in_load_62 = load i32* %sub_in_addr_62, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_62"/></StgValue>
</operation>

<operation id="832" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:192  %tmp_6_0_30 = add i11 %i, 33

]]></node>
<StgValue><ssdm name="tmp_6_0_30"/></StgValue>
</operation>

<operation id="833" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="11">
<![CDATA[
:193  %tmp_7_0_30 = zext i11 %tmp_6_0_30 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_30"/></StgValue>
</operation>

<operation id="834" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %sub_in_addr_63 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_30

]]></node>
<StgValue><ssdm name="sub_in_addr_63"/></StgValue>
</operation>

<operation id="835" st_id="65" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="11">
<![CDATA[
:195  %sub_in_load_63 = load i32* %sub_in_addr_63, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_63"/></StgValue>
</operation>

<operation id="836" st_id="65" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %tmp_8_1_28 = mul nsw i32 %sub_in_load_57, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_1_28"/></StgValue>
</operation>

<operation id="837" st_id="65" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_8_1_29 = mul nsw i32 %sub_in_load_59, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_1_29"/></StgValue>
</operation>

<operation id="838" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_8_1_30 = mul nsw i32 %sub_in_load_61, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_1_30"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="839" st_id="66" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %tmp_8_0_28 = mul nsw i32 %sub_in_load_59, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_0_28"/></StgValue>
</operation>

<operation id="840" st_id="66" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_8_0_29 = mul nsw i32 %sub_in_load_61, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_0_29"/></StgValue>
</operation>

<operation id="841" st_id="66" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="11">
<![CDATA[
:195  %sub_in_load_63 = load i32* %sub_in_addr_63, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_63"/></StgValue>
</operation>

<operation id="842" st_id="66" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %tmp_8_0_30 = mul nsw i32 %sub_in_load_63, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_0_30"/></StgValue>
</operation>

<operation id="843" st_id="66" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="11">
<![CDATA[
:197  %sub_in_load_64 = load i32* %sub_in_addr_64, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_64"/></StgValue>
</operation>

<operation id="844" st_id="66" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  %tmp_8_1_28 = mul nsw i32 %sub_in_load_57, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_1_28"/></StgValue>
</operation>

<operation id="845" st_id="66" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_8_1_29 = mul nsw i32 %sub_in_load_59, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_1_29"/></StgValue>
</operation>

<operation id="846" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_8_1_30 = mul nsw i32 %sub_in_load_61, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_1_30"/></StgValue>
</operation>

<operation id="847" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:550  %tmp93 = add i32 %tmp_8_1_27, %tmp_8_1_28

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="848" st_id="67" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %tmp_8_0_28 = mul nsw i32 %sub_in_load_59, %sub_in_load_58

]]></node>
<StgValue><ssdm name="tmp_8_0_28"/></StgValue>
</operation>

<operation id="849" st_id="67" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_8_0_29 = mul nsw i32 %sub_in_load_61, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_0_29"/></StgValue>
</operation>

<operation id="850" st_id="67" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %tmp_8_0_30 = mul nsw i32 %sub_in_load_63, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_0_30"/></StgValue>
</operation>

<operation id="851" st_id="67" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="11">
<![CDATA[
:197  %sub_in_load_64 = load i32* %sub_in_addr_64, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_64"/></StgValue>
</operation>

<operation id="852" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:198  %tmp_6_0_31 = add i11 %i, 32

]]></node>
<StgValue><ssdm name="tmp_6_0_31"/></StgValue>
</operation>

<operation id="853" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="11">
<![CDATA[
:199  %tmp_7_0_31 = zext i11 %tmp_6_0_31 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_31"/></StgValue>
</operation>

<operation id="854" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %sub_in_addr_65 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_31

]]></node>
<StgValue><ssdm name="sub_in_addr_65"/></StgValue>
</operation>

<operation id="855" st_id="67" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="11">
<![CDATA[
:201  %sub_in_load_65 = load i32* %sub_in_addr_65, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_65"/></StgValue>
</operation>

<operation id="856" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:415  %tmp31 = add i32 %tmp_8_0_27, %tmp_8_0_28

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="857" st_id="67" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_8_1_29 = mul nsw i32 %sub_in_load_59, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_1_29"/></StgValue>
</operation>

<operation id="858" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_8_1_30 = mul nsw i32 %sub_in_load_61, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_1_30"/></StgValue>
</operation>

<operation id="859" st_id="67" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_8_1_31 = mul nsw i32 %sub_in_load_63, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_1_31"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="860" st_id="68" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_8_0_29 = mul nsw i32 %sub_in_load_61, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_0_29"/></StgValue>
</operation>

<operation id="861" st_id="68" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %tmp_8_0_30 = mul nsw i32 %sub_in_load_63, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_0_30"/></StgValue>
</operation>

<operation id="862" st_id="68" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="11">
<![CDATA[
:201  %sub_in_load_65 = load i32* %sub_in_addr_65, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_65"/></StgValue>
</operation>

<operation id="863" st_id="68" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %tmp_8_0_31 = mul nsw i32 %sub_in_load_65, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_0_31"/></StgValue>
</operation>

<operation id="864" st_id="68" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="11">
<![CDATA[
:203  %sub_in_load_66 = load i32* %sub_in_addr_66, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_66"/></StgValue>
</operation>

<operation id="865" st_id="68" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_8_1_29 = mul nsw i32 %sub_in_load_59, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_1_29"/></StgValue>
</operation>

<operation id="866" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_8_1_30 = mul nsw i32 %sub_in_load_61, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_1_30"/></StgValue>
</operation>

<operation id="867" st_id="68" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_8_1_31 = mul nsw i32 %sub_in_load_63, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_1_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="868" st_id="69" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_8_0_29 = mul nsw i32 %sub_in_load_61, %sub_in_load_60

]]></node>
<StgValue><ssdm name="tmp_8_0_29"/></StgValue>
</operation>

<operation id="869" st_id="69" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %tmp_8_0_30 = mul nsw i32 %sub_in_load_63, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_0_30"/></StgValue>
</operation>

<operation id="870" st_id="69" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %tmp_8_0_31 = mul nsw i32 %sub_in_load_65, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_0_31"/></StgValue>
</operation>

<operation id="871" st_id="69" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="11">
<![CDATA[
:203  %sub_in_load_66 = load i32* %sub_in_addr_66, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_66"/></StgValue>
</operation>

<operation id="872" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:204  %tmp_6_0_32 = add i11 %i, 31

]]></node>
<StgValue><ssdm name="tmp_6_0_32"/></StgValue>
</operation>

<operation id="873" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="11">
<![CDATA[
:205  %tmp_7_0_32 = zext i11 %tmp_6_0_32 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_32"/></StgValue>
</operation>

<operation id="874" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %sub_in_addr_67 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_32

]]></node>
<StgValue><ssdm name="sub_in_addr_67"/></StgValue>
</operation>

<operation id="875" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="11">
<![CDATA[
:207  %sub_in_load_67 = load i32* %sub_in_addr_67, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_67"/></StgValue>
</operation>

<operation id="876" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_8_1_30 = mul nsw i32 %sub_in_load_61, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_1_30"/></StgValue>
</operation>

<operation id="877" st_id="69" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_8_1_31 = mul nsw i32 %sub_in_load_63, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_1_31"/></StgValue>
</operation>

<operation id="878" st_id="69" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  %tmp_8_1_32 = mul nsw i32 %sub_in_load_65, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_1_32"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="879" st_id="70" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %tmp_8_0_30 = mul nsw i32 %sub_in_load_63, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_0_30"/></StgValue>
</operation>

<operation id="880" st_id="70" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %tmp_8_0_31 = mul nsw i32 %sub_in_load_65, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_0_31"/></StgValue>
</operation>

<operation id="881" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="11">
<![CDATA[
:207  %sub_in_load_67 = load i32* %sub_in_addr_67, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_67"/></StgValue>
</operation>

<operation id="882" st_id="70" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_8_0_32 = mul nsw i32 %sub_in_load_67, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_0_32"/></StgValue>
</operation>

<operation id="883" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="11">
<![CDATA[
:209  %sub_in_load_68 = load i32* %sub_in_addr_68, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_68"/></StgValue>
</operation>

<operation id="884" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %tmp_8_1_30 = mul nsw i32 %sub_in_load_61, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_1_30"/></StgValue>
</operation>

<operation id="885" st_id="70" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_8_1_31 = mul nsw i32 %sub_in_load_63, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_1_31"/></StgValue>
</operation>

<operation id="886" st_id="70" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  %tmp_8_1_32 = mul nsw i32 %sub_in_load_65, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_1_32"/></StgValue>
</operation>

<operation id="887" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp94 = add i32 %tmp_8_1_29, %tmp_8_1_30

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="888" st_id="71" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %tmp_8_0_30 = mul nsw i32 %sub_in_load_63, %sub_in_load_62

]]></node>
<StgValue><ssdm name="tmp_8_0_30"/></StgValue>
</operation>

<operation id="889" st_id="71" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %tmp_8_0_31 = mul nsw i32 %sub_in_load_65, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_0_31"/></StgValue>
</operation>

<operation id="890" st_id="71" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_8_0_32 = mul nsw i32 %sub_in_load_67, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_0_32"/></StgValue>
</operation>

<operation id="891" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="11">
<![CDATA[
:209  %sub_in_load_68 = load i32* %sub_in_addr_68, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_68"/></StgValue>
</operation>

<operation id="892" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:210  %tmp_6_0_33 = add i11 %i, 30

]]></node>
<StgValue><ssdm name="tmp_6_0_33"/></StgValue>
</operation>

<operation id="893" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="64" op_0_bw="11">
<![CDATA[
:211  %tmp_7_0_33 = zext i11 %tmp_6_0_33 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_33"/></StgValue>
</operation>

<operation id="894" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %sub_in_addr_69 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_33

]]></node>
<StgValue><ssdm name="sub_in_addr_69"/></StgValue>
</operation>

<operation id="895" st_id="71" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="11">
<![CDATA[
:213  %sub_in_load_69 = load i32* %sub_in_addr_69, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_69"/></StgValue>
</operation>

<operation id="896" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:416  %tmp32 = add i32 %tmp_8_0_29, %tmp_8_0_30

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="897" st_id="71" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_8_1_31 = mul nsw i32 %sub_in_load_63, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_1_31"/></StgValue>
</operation>

<operation id="898" st_id="71" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  %tmp_8_1_32 = mul nsw i32 %sub_in_load_65, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_1_32"/></StgValue>
</operation>

<operation id="899" st_id="71" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %tmp_8_1_33 = mul nsw i32 %sub_in_load_67, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_1_33"/></StgValue>
</operation>

<operation id="900" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:552  %tmp92 = add i32 %tmp94, %tmp93

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="901" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:553  %tmp88 = add i32 %tmp92, %tmp89

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="902" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:554  %tmp80 = add i32 %tmp88, %tmp81

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="903" st_id="72" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %tmp_8_0_31 = mul nsw i32 %sub_in_load_65, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_0_31"/></StgValue>
</operation>

<operation id="904" st_id="72" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_8_0_32 = mul nsw i32 %sub_in_load_67, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_0_32"/></StgValue>
</operation>

<operation id="905" st_id="72" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="11">
<![CDATA[
:213  %sub_in_load_69 = load i32* %sub_in_addr_69, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_69"/></StgValue>
</operation>

<operation id="906" st_id="72" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_8_0_33 = mul nsw i32 %sub_in_load_69, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_0_33"/></StgValue>
</operation>

<operation id="907" st_id="72" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="11">
<![CDATA[
:215  %sub_in_load_70 = load i32* %sub_in_addr_70, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_70"/></StgValue>
</operation>

<operation id="908" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:417  %tmp30 = add i32 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="909" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:418  %tmp26 = add i32 %tmp30, %tmp27

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="910" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp18 = add i32 %tmp26, %tmp19

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="911" st_id="72" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %tmp_8_1_31 = mul nsw i32 %sub_in_load_63, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_1_31"/></StgValue>
</operation>

<operation id="912" st_id="72" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  %tmp_8_1_32 = mul nsw i32 %sub_in_load_65, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_1_32"/></StgValue>
</operation>

<operation id="913" st_id="72" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %tmp_8_1_33 = mul nsw i32 %sub_in_load_67, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_1_33"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="914" st_id="73" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %tmp_8_0_31 = mul nsw i32 %sub_in_load_65, %sub_in_load_64

]]></node>
<StgValue><ssdm name="tmp_8_0_31"/></StgValue>
</operation>

<operation id="915" st_id="73" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_8_0_32 = mul nsw i32 %sub_in_load_67, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_0_32"/></StgValue>
</operation>

<operation id="916" st_id="73" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_8_0_33 = mul nsw i32 %sub_in_load_69, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_0_33"/></StgValue>
</operation>

<operation id="917" st_id="73" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="11">
<![CDATA[
:215  %sub_in_load_70 = load i32* %sub_in_addr_70, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_70"/></StgValue>
</operation>

<operation id="918" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:216  %tmp_6_0_34 = add i11 %i, 29

]]></node>
<StgValue><ssdm name="tmp_6_0_34"/></StgValue>
</operation>

<operation id="919" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="64" op_0_bw="11">
<![CDATA[
:217  %tmp_7_0_34 = zext i11 %tmp_6_0_34 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_34"/></StgValue>
</operation>

<operation id="920" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %sub_in_addr_71 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_34

]]></node>
<StgValue><ssdm name="sub_in_addr_71"/></StgValue>
</operation>

<operation id="921" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="11">
<![CDATA[
:219  %sub_in_load_71 = load i32* %sub_in_addr_71, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_71"/></StgValue>
</operation>

<operation id="922" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:420  %tmp2 = add i32 %tmp18, %tmp3

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="923" st_id="73" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  %tmp_8_1_32 = mul nsw i32 %sub_in_load_65, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_1_32"/></StgValue>
</operation>

<operation id="924" st_id="73" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %tmp_8_1_33 = mul nsw i32 %sub_in_load_67, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_1_33"/></StgValue>
</operation>

<operation id="925" st_id="73" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  %tmp_8_1_34 = mul nsw i32 %sub_in_load_69, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_1_34"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="926" st_id="74" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_8_0_32 = mul nsw i32 %sub_in_load_67, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_0_32"/></StgValue>
</operation>

<operation id="927" st_id="74" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_8_0_33 = mul nsw i32 %sub_in_load_69, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_0_33"/></StgValue>
</operation>

<operation id="928" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="11">
<![CDATA[
:219  %sub_in_load_71 = load i32* %sub_in_addr_71, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_71"/></StgValue>
</operation>

<operation id="929" st_id="74" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_8_0_34 = mul nsw i32 %sub_in_load_71, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_0_34"/></StgValue>
</operation>

<operation id="930" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="11">
<![CDATA[
:221  %sub_in_load_72 = load i32* %sub_in_addr_72, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_72"/></StgValue>
</operation>

<operation id="931" st_id="74" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  %tmp_8_1_32 = mul nsw i32 %sub_in_load_65, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_1_32"/></StgValue>
</operation>

<operation id="932" st_id="74" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %tmp_8_1_33 = mul nsw i32 %sub_in_load_67, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_1_33"/></StgValue>
</operation>

<operation id="933" st_id="74" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  %tmp_8_1_34 = mul nsw i32 %sub_in_load_69, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_1_34"/></StgValue>
</operation>

<operation id="934" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:556  %tmp99 = add i32 %tmp_8_1_31, %tmp_8_1_32

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="935" st_id="75" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_8_0_32 = mul nsw i32 %sub_in_load_67, %sub_in_load_66

]]></node>
<StgValue><ssdm name="tmp_8_0_32"/></StgValue>
</operation>

<operation id="936" st_id="75" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_8_0_33 = mul nsw i32 %sub_in_load_69, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_0_33"/></StgValue>
</operation>

<operation id="937" st_id="75" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_8_0_34 = mul nsw i32 %sub_in_load_71, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_0_34"/></StgValue>
</operation>

<operation id="938" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="11">
<![CDATA[
:221  %sub_in_load_72 = load i32* %sub_in_addr_72, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_72"/></StgValue>
</operation>

<operation id="939" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:222  %tmp_6_0_35 = add i11 %i, 28

]]></node>
<StgValue><ssdm name="tmp_6_0_35"/></StgValue>
</operation>

<operation id="940" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="64" op_0_bw="11">
<![CDATA[
:223  %tmp_7_0_35 = zext i11 %tmp_6_0_35 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_35"/></StgValue>
</operation>

<operation id="941" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %sub_in_addr_73 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_35

]]></node>
<StgValue><ssdm name="sub_in_addr_73"/></StgValue>
</operation>

<operation id="942" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="11">
<![CDATA[
:225  %sub_in_load_73 = load i32* %sub_in_addr_73, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_73"/></StgValue>
</operation>

<operation id="943" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:421  %tmp37 = add i32 %tmp_8_0_31, %tmp_8_0_32

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="944" st_id="75" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %tmp_8_1_33 = mul nsw i32 %sub_in_load_67, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_1_33"/></StgValue>
</operation>

<operation id="945" st_id="75" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  %tmp_8_1_34 = mul nsw i32 %sub_in_load_69, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_1_34"/></StgValue>
</operation>

<operation id="946" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_8_1_35 = mul nsw i32 %sub_in_load_71, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_1_35"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="947" st_id="76" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_8_0_33 = mul nsw i32 %sub_in_load_69, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_0_33"/></StgValue>
</operation>

<operation id="948" st_id="76" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_8_0_34 = mul nsw i32 %sub_in_load_71, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_0_34"/></StgValue>
</operation>

<operation id="949" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="11">
<![CDATA[
:225  %sub_in_load_73 = load i32* %sub_in_addr_73, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_73"/></StgValue>
</operation>

<operation id="950" st_id="76" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_8_0_35 = mul nsw i32 %sub_in_load_73, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_0_35"/></StgValue>
</operation>

<operation id="951" st_id="76" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="11">
<![CDATA[
:227  %sub_in_load_74 = load i32* %sub_in_addr_74, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_74"/></StgValue>
</operation>

<operation id="952" st_id="76" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %tmp_8_1_33 = mul nsw i32 %sub_in_load_67, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_1_33"/></StgValue>
</operation>

<operation id="953" st_id="76" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  %tmp_8_1_34 = mul nsw i32 %sub_in_load_69, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_1_34"/></StgValue>
</operation>

<operation id="954" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_8_1_35 = mul nsw i32 %sub_in_load_71, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_1_35"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="955" st_id="77" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_8_0_33 = mul nsw i32 %sub_in_load_69, %sub_in_load_68

]]></node>
<StgValue><ssdm name="tmp_8_0_33"/></StgValue>
</operation>

<operation id="956" st_id="77" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_8_0_34 = mul nsw i32 %sub_in_load_71, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_0_34"/></StgValue>
</operation>

<operation id="957" st_id="77" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_8_0_35 = mul nsw i32 %sub_in_load_73, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_0_35"/></StgValue>
</operation>

<operation id="958" st_id="77" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="11">
<![CDATA[
:227  %sub_in_load_74 = load i32* %sub_in_addr_74, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_74"/></StgValue>
</operation>

<operation id="959" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:228  %tmp_6_0_36 = add i11 %i, 27

]]></node>
<StgValue><ssdm name="tmp_6_0_36"/></StgValue>
</operation>

<operation id="960" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="11">
<![CDATA[
:229  %tmp_7_0_36 = zext i11 %tmp_6_0_36 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_36"/></StgValue>
</operation>

<operation id="961" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %sub_in_addr_75 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_36

]]></node>
<StgValue><ssdm name="sub_in_addr_75"/></StgValue>
</operation>

<operation id="962" st_id="77" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="11">
<![CDATA[
:231  %sub_in_load_75 = load i32* %sub_in_addr_75, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_75"/></StgValue>
</operation>

<operation id="963" st_id="77" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  %tmp_8_1_34 = mul nsw i32 %sub_in_load_69, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_1_34"/></StgValue>
</operation>

<operation id="964" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_8_1_35 = mul nsw i32 %sub_in_load_71, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_1_35"/></StgValue>
</operation>

<operation id="965" st_id="77" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_8_1_36 = mul nsw i32 %sub_in_load_73, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_1_36"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="966" st_id="78" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_8_0_34 = mul nsw i32 %sub_in_load_71, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_0_34"/></StgValue>
</operation>

<operation id="967" st_id="78" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_8_0_35 = mul nsw i32 %sub_in_load_73, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_0_35"/></StgValue>
</operation>

<operation id="968" st_id="78" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="11">
<![CDATA[
:231  %sub_in_load_75 = load i32* %sub_in_addr_75, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_75"/></StgValue>
</operation>

<operation id="969" st_id="78" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_8_0_36 = mul nsw i32 %sub_in_load_75, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_0_36"/></StgValue>
</operation>

<operation id="970" st_id="78" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="11">
<![CDATA[
:233  %sub_in_load_76 = load i32* %sub_in_addr_76, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_76"/></StgValue>
</operation>

<operation id="971" st_id="78" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  %tmp_8_1_34 = mul nsw i32 %sub_in_load_69, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_1_34"/></StgValue>
</operation>

<operation id="972" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_8_1_35 = mul nsw i32 %sub_in_load_71, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_1_35"/></StgValue>
</operation>

<operation id="973" st_id="78" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_8_1_36 = mul nsw i32 %sub_in_load_73, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_1_36"/></StgValue>
</operation>

<operation id="974" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp100 = add i32 %tmp_8_1_33, %tmp_8_1_34

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="975" st_id="79" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_8_0_34 = mul nsw i32 %sub_in_load_71, %sub_in_load_70

]]></node>
<StgValue><ssdm name="tmp_8_0_34"/></StgValue>
</operation>

<operation id="976" st_id="79" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_8_0_35 = mul nsw i32 %sub_in_load_73, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_0_35"/></StgValue>
</operation>

<operation id="977" st_id="79" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_8_0_36 = mul nsw i32 %sub_in_load_75, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_0_36"/></StgValue>
</operation>

<operation id="978" st_id="79" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="11">
<![CDATA[
:233  %sub_in_load_76 = load i32* %sub_in_addr_76, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_76"/></StgValue>
</operation>

<operation id="979" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:234  %tmp_6_0_37 = add i11 %i, 26

]]></node>
<StgValue><ssdm name="tmp_6_0_37"/></StgValue>
</operation>

<operation id="980" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="64" op_0_bw="11">
<![CDATA[
:235  %tmp_7_0_37 = zext i11 %tmp_6_0_37 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_37"/></StgValue>
</operation>

<operation id="981" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %sub_in_addr_77 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_37

]]></node>
<StgValue><ssdm name="sub_in_addr_77"/></StgValue>
</operation>

<operation id="982" st_id="79" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="11">
<![CDATA[
:237  %sub_in_load_77 = load i32* %sub_in_addr_77, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_77"/></StgValue>
</operation>

<operation id="983" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:422  %tmp38 = add i32 %tmp_8_0_33, %tmp_8_0_34

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="984" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_8_1_35 = mul nsw i32 %sub_in_load_71, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_1_35"/></StgValue>
</operation>

<operation id="985" st_id="79" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_8_1_36 = mul nsw i32 %sub_in_load_73, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_1_36"/></StgValue>
</operation>

<operation id="986" st_id="79" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:499  %tmp_8_1_37 = mul nsw i32 %sub_in_load_75, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_1_37"/></StgValue>
</operation>

<operation id="987" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:558  %tmp98 = add i32 %tmp100, %tmp99

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="988" st_id="80" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_8_0_35 = mul nsw i32 %sub_in_load_73, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_0_35"/></StgValue>
</operation>

<operation id="989" st_id="80" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_8_0_36 = mul nsw i32 %sub_in_load_75, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_0_36"/></StgValue>
</operation>

<operation id="990" st_id="80" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="11">
<![CDATA[
:237  %sub_in_load_77 = load i32* %sub_in_addr_77, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_77"/></StgValue>
</operation>

<operation id="991" st_id="80" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_8_0_37 = mul nsw i32 %sub_in_load_77, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_0_37"/></StgValue>
</operation>

<operation id="992" st_id="80" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="11">
<![CDATA[
:239  %sub_in_load_78 = load i32* %sub_in_addr_78, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_78"/></StgValue>
</operation>

<operation id="993" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %tmp36 = add i32 %tmp38, %tmp37

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="994" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_8_1_35 = mul nsw i32 %sub_in_load_71, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_1_35"/></StgValue>
</operation>

<operation id="995" st_id="80" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_8_1_36 = mul nsw i32 %sub_in_load_73, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_1_36"/></StgValue>
</operation>

<operation id="996" st_id="80" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:499  %tmp_8_1_37 = mul nsw i32 %sub_in_load_75, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_1_37"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="997" st_id="81" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_8_0_35 = mul nsw i32 %sub_in_load_73, %sub_in_load_72

]]></node>
<StgValue><ssdm name="tmp_8_0_35"/></StgValue>
</operation>

<operation id="998" st_id="81" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_8_0_36 = mul nsw i32 %sub_in_load_75, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_0_36"/></StgValue>
</operation>

<operation id="999" st_id="81" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_8_0_37 = mul nsw i32 %sub_in_load_77, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_0_37"/></StgValue>
</operation>

<operation id="1000" st_id="81" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="11">
<![CDATA[
:239  %sub_in_load_78 = load i32* %sub_in_addr_78, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_78"/></StgValue>
</operation>

<operation id="1001" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:240  %tmp_6_0_38 = add i11 %i, 25

]]></node>
<StgValue><ssdm name="tmp_6_0_38"/></StgValue>
</operation>

<operation id="1002" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="64" op_0_bw="11">
<![CDATA[
:241  %tmp_7_0_38 = zext i11 %tmp_6_0_38 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_38"/></StgValue>
</operation>

<operation id="1003" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242  %sub_in_addr_79 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_38

]]></node>
<StgValue><ssdm name="sub_in_addr_79"/></StgValue>
</operation>

<operation id="1004" st_id="81" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="11">
<![CDATA[
:243  %sub_in_load_79 = load i32* %sub_in_addr_79, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_79"/></StgValue>
</operation>

<operation id="1005" st_id="81" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_8_1_36 = mul nsw i32 %sub_in_load_73, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_1_36"/></StgValue>
</operation>

<operation id="1006" st_id="81" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:499  %tmp_8_1_37 = mul nsw i32 %sub_in_load_75, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_1_37"/></StgValue>
</operation>

<operation id="1007" st_id="81" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:500  %tmp_8_1_38 = mul nsw i32 %sub_in_load_77, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_1_38"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1008" st_id="82" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_8_0_36 = mul nsw i32 %sub_in_load_75, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_0_36"/></StgValue>
</operation>

<operation id="1009" st_id="82" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_8_0_37 = mul nsw i32 %sub_in_load_77, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_0_37"/></StgValue>
</operation>

<operation id="1010" st_id="82" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="11">
<![CDATA[
:243  %sub_in_load_79 = load i32* %sub_in_addr_79, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_79"/></StgValue>
</operation>

<operation id="1011" st_id="82" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_8_0_38 = mul nsw i32 %sub_in_load_79, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_0_38"/></StgValue>
</operation>

<operation id="1012" st_id="82" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="11">
<![CDATA[
:245  %sub_in_load_80 = load i32* %sub_in_addr_80, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_80"/></StgValue>
</operation>

<operation id="1013" st_id="82" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  %tmp_8_1_36 = mul nsw i32 %sub_in_load_73, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_1_36"/></StgValue>
</operation>

<operation id="1014" st_id="82" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:499  %tmp_8_1_37 = mul nsw i32 %sub_in_load_75, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_1_37"/></StgValue>
</operation>

<operation id="1015" st_id="82" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:500  %tmp_8_1_38 = mul nsw i32 %sub_in_load_77, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_1_38"/></StgValue>
</operation>

<operation id="1016" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:559  %tmp102 = add i32 %tmp_8_1_35, %tmp_8_1_36

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1017" st_id="83" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_8_0_36 = mul nsw i32 %sub_in_load_75, %sub_in_load_74

]]></node>
<StgValue><ssdm name="tmp_8_0_36"/></StgValue>
</operation>

<operation id="1018" st_id="83" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_8_0_37 = mul nsw i32 %sub_in_load_77, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_0_37"/></StgValue>
</operation>

<operation id="1019" st_id="83" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_8_0_38 = mul nsw i32 %sub_in_load_79, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_0_38"/></StgValue>
</operation>

<operation id="1020" st_id="83" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="11">
<![CDATA[
:245  %sub_in_load_80 = load i32* %sub_in_addr_80, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_80"/></StgValue>
</operation>

<operation id="1021" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:246  %tmp_6_0_39 = add i11 %i, 24

]]></node>
<StgValue><ssdm name="tmp_6_0_39"/></StgValue>
</operation>

<operation id="1022" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="11">
<![CDATA[
:247  %tmp_7_0_39 = zext i11 %tmp_6_0_39 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_39"/></StgValue>
</operation>

<operation id="1023" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %sub_in_addr_81 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_39

]]></node>
<StgValue><ssdm name="sub_in_addr_81"/></StgValue>
</operation>

<operation id="1024" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="11">
<![CDATA[
:249  %sub_in_load_81 = load i32* %sub_in_addr_81, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_81"/></StgValue>
</operation>

<operation id="1025" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  %tmp40 = add i32 %tmp_8_0_35, %tmp_8_0_36

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1026" st_id="83" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:499  %tmp_8_1_37 = mul nsw i32 %sub_in_load_75, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_1_37"/></StgValue>
</operation>

<operation id="1027" st_id="83" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:500  %tmp_8_1_38 = mul nsw i32 %sub_in_load_77, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_1_38"/></StgValue>
</operation>

<operation id="1028" st_id="83" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %tmp_8_1_39 = mul nsw i32 %sub_in_load_79, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_1_39"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1029" st_id="84" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_8_0_37 = mul nsw i32 %sub_in_load_77, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_0_37"/></StgValue>
</operation>

<operation id="1030" st_id="84" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_8_0_38 = mul nsw i32 %sub_in_load_79, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_0_38"/></StgValue>
</operation>

<operation id="1031" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="11">
<![CDATA[
:249  %sub_in_load_81 = load i32* %sub_in_addr_81, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_81"/></StgValue>
</operation>

<operation id="1032" st_id="84" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_8_0_39 = mul nsw i32 %sub_in_load_81, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_0_39"/></StgValue>
</operation>

<operation id="1033" st_id="84" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="11">
<![CDATA[
:251  %sub_in_load_82 = load i32* %sub_in_addr_82, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_82"/></StgValue>
</operation>

<operation id="1034" st_id="84" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:499  %tmp_8_1_37 = mul nsw i32 %sub_in_load_75, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_1_37"/></StgValue>
</operation>

<operation id="1035" st_id="84" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:500  %tmp_8_1_38 = mul nsw i32 %sub_in_load_77, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_1_38"/></StgValue>
</operation>

<operation id="1036" st_id="84" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %tmp_8_1_39 = mul nsw i32 %sub_in_load_79, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_1_39"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1037" st_id="85" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_8_0_37 = mul nsw i32 %sub_in_load_77, %sub_in_load_76

]]></node>
<StgValue><ssdm name="tmp_8_0_37"/></StgValue>
</operation>

<operation id="1038" st_id="85" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_8_0_38 = mul nsw i32 %sub_in_load_79, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_0_38"/></StgValue>
</operation>

<operation id="1039" st_id="85" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_8_0_39 = mul nsw i32 %sub_in_load_81, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_0_39"/></StgValue>
</operation>

<operation id="1040" st_id="85" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="11">
<![CDATA[
:251  %sub_in_load_82 = load i32* %sub_in_addr_82, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_82"/></StgValue>
</operation>

<operation id="1041" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:252  %tmp_6_0_40 = add i11 %i, 23

]]></node>
<StgValue><ssdm name="tmp_6_0_40"/></StgValue>
</operation>

<operation id="1042" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="64" op_0_bw="11">
<![CDATA[
:253  %tmp_7_0_40 = zext i11 %tmp_6_0_40 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_40"/></StgValue>
</operation>

<operation id="1043" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %sub_in_addr_83 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_40

]]></node>
<StgValue><ssdm name="sub_in_addr_83"/></StgValue>
</operation>

<operation id="1044" st_id="85" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="11">
<![CDATA[
:255  %sub_in_load_83 = load i32* %sub_in_addr_83, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_83"/></StgValue>
</operation>

<operation id="1045" st_id="85" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:500  %tmp_8_1_38 = mul nsw i32 %sub_in_load_77, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_1_38"/></StgValue>
</operation>

<operation id="1046" st_id="85" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %tmp_8_1_39 = mul nsw i32 %sub_in_load_79, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_1_39"/></StgValue>
</operation>

<operation id="1047" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_8_1_40 = mul nsw i32 %sub_in_load_81, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_1_40"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1048" st_id="86" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_8_0_38 = mul nsw i32 %sub_in_load_79, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_0_38"/></StgValue>
</operation>

<operation id="1049" st_id="86" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_8_0_39 = mul nsw i32 %sub_in_load_81, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_0_39"/></StgValue>
</operation>

<operation id="1050" st_id="86" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="11">
<![CDATA[
:255  %sub_in_load_83 = load i32* %sub_in_addr_83, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_83"/></StgValue>
</operation>

<operation id="1051" st_id="86" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_8_0_40 = mul nsw i32 %sub_in_load_83, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_0_40"/></StgValue>
</operation>

<operation id="1052" st_id="86" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="11">
<![CDATA[
:257  %sub_in_load_84 = load i32* %sub_in_addr_84, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_84"/></StgValue>
</operation>

<operation id="1053" st_id="86" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:500  %tmp_8_1_38 = mul nsw i32 %sub_in_load_77, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_1_38"/></StgValue>
</operation>

<operation id="1054" st_id="86" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %tmp_8_1_39 = mul nsw i32 %sub_in_load_79, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_1_39"/></StgValue>
</operation>

<operation id="1055" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_8_1_40 = mul nsw i32 %sub_in_load_81, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_1_40"/></StgValue>
</operation>

<operation id="1056" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  %tmp103 = add i32 %tmp_8_1_37, %tmp_8_1_38

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1057" st_id="87" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_8_0_38 = mul nsw i32 %sub_in_load_79, %sub_in_load_78

]]></node>
<StgValue><ssdm name="tmp_8_0_38"/></StgValue>
</operation>

<operation id="1058" st_id="87" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_8_0_39 = mul nsw i32 %sub_in_load_81, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_0_39"/></StgValue>
</operation>

<operation id="1059" st_id="87" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_8_0_40 = mul nsw i32 %sub_in_load_83, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_0_40"/></StgValue>
</operation>

<operation id="1060" st_id="87" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="11">
<![CDATA[
:257  %sub_in_load_84 = load i32* %sub_in_addr_84, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_84"/></StgValue>
</operation>

<operation id="1061" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:258  %tmp_6_0_41 = add i11 %i, 22

]]></node>
<StgValue><ssdm name="tmp_6_0_41"/></StgValue>
</operation>

<operation id="1062" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="64" op_0_bw="11">
<![CDATA[
:259  %tmp_7_0_41 = zext i11 %tmp_6_0_41 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_41"/></StgValue>
</operation>

<operation id="1063" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %sub_in_addr_85 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_41

]]></node>
<StgValue><ssdm name="sub_in_addr_85"/></StgValue>
</operation>

<operation id="1064" st_id="87" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="11">
<![CDATA[
:261  %sub_in_load_85 = load i32* %sub_in_addr_85, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_85"/></StgValue>
</operation>

<operation id="1065" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp41 = add i32 %tmp_8_0_37, %tmp_8_0_38

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1066" st_id="87" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %tmp_8_1_39 = mul nsw i32 %sub_in_load_79, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_1_39"/></StgValue>
</operation>

<operation id="1067" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_8_1_40 = mul nsw i32 %sub_in_load_81, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_1_40"/></StgValue>
</operation>

<operation id="1068" st_id="87" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_8_1_41 = mul nsw i32 %sub_in_load_83, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_1_41"/></StgValue>
</operation>

<operation id="1069" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:561  %tmp101 = add i32 %tmp103, %tmp102

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="1070" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:562  %tmp97 = add i32 %tmp101, %tmp98

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1071" st_id="88" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_8_0_39 = mul nsw i32 %sub_in_load_81, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_0_39"/></StgValue>
</operation>

<operation id="1072" st_id="88" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_8_0_40 = mul nsw i32 %sub_in_load_83, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_0_40"/></StgValue>
</operation>

<operation id="1073" st_id="88" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="11">
<![CDATA[
:261  %sub_in_load_85 = load i32* %sub_in_addr_85, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_85"/></StgValue>
</operation>

<operation id="1074" st_id="88" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_8_0_41 = mul nsw i32 %sub_in_load_85, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_0_41"/></StgValue>
</operation>

<operation id="1075" st_id="88" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="11">
<![CDATA[
:263  %sub_in_load_86 = load i32* %sub_in_addr_86, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_86"/></StgValue>
</operation>

<operation id="1076" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:426  %tmp39 = add i32 %tmp41, %tmp40

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1077" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:427  %tmp35 = add i32 %tmp39, %tmp36

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1078" st_id="88" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:501  %tmp_8_1_39 = mul nsw i32 %sub_in_load_79, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_1_39"/></StgValue>
</operation>

<operation id="1079" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_8_1_40 = mul nsw i32 %sub_in_load_81, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_1_40"/></StgValue>
</operation>

<operation id="1080" st_id="88" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_8_1_41 = mul nsw i32 %sub_in_load_83, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_1_41"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1081" st_id="89" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_8_0_39 = mul nsw i32 %sub_in_load_81, %sub_in_load_80

]]></node>
<StgValue><ssdm name="tmp_8_0_39"/></StgValue>
</operation>

<operation id="1082" st_id="89" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_8_0_40 = mul nsw i32 %sub_in_load_83, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_0_40"/></StgValue>
</operation>

<operation id="1083" st_id="89" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_8_0_41 = mul nsw i32 %sub_in_load_85, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_0_41"/></StgValue>
</operation>

<operation id="1084" st_id="89" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="11">
<![CDATA[
:263  %sub_in_load_86 = load i32* %sub_in_addr_86, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_86"/></StgValue>
</operation>

<operation id="1085" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:264  %tmp_6_0_42 = add i11 %i, 21

]]></node>
<StgValue><ssdm name="tmp_6_0_42"/></StgValue>
</operation>

<operation id="1086" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="64" op_0_bw="11">
<![CDATA[
:265  %tmp_7_0_42 = zext i11 %tmp_6_0_42 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_42"/></StgValue>
</operation>

<operation id="1087" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %sub_in_addr_87 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_42

]]></node>
<StgValue><ssdm name="sub_in_addr_87"/></StgValue>
</operation>

<operation id="1088" st_id="89" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="11">
<![CDATA[
:267  %sub_in_load_87 = load i32* %sub_in_addr_87, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_87"/></StgValue>
</operation>

<operation id="1089" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_8_1_40 = mul nsw i32 %sub_in_load_81, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_1_40"/></StgValue>
</operation>

<operation id="1090" st_id="89" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_8_1_41 = mul nsw i32 %sub_in_load_83, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_1_41"/></StgValue>
</operation>

<operation id="1091" st_id="89" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_8_1_42 = mul nsw i32 %sub_in_load_85, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_1_42"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1092" st_id="90" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_8_0_40 = mul nsw i32 %sub_in_load_83, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_0_40"/></StgValue>
</operation>

<operation id="1093" st_id="90" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_8_0_41 = mul nsw i32 %sub_in_load_85, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_0_41"/></StgValue>
</operation>

<operation id="1094" st_id="90" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="11">
<![CDATA[
:267  %sub_in_load_87 = load i32* %sub_in_addr_87, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_87"/></StgValue>
</operation>

<operation id="1095" st_id="90" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_8_0_42 = mul nsw i32 %sub_in_load_87, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_0_42"/></StgValue>
</operation>

<operation id="1096" st_id="90" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="11">
<![CDATA[
:269  %sub_in_load_88 = load i32* %sub_in_addr_88, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_88"/></StgValue>
</operation>

<operation id="1097" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %tmp_8_1_40 = mul nsw i32 %sub_in_load_81, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_1_40"/></StgValue>
</operation>

<operation id="1098" st_id="90" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_8_1_41 = mul nsw i32 %sub_in_load_83, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_1_41"/></StgValue>
</operation>

<operation id="1099" st_id="90" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_8_1_42 = mul nsw i32 %sub_in_load_85, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_1_42"/></StgValue>
</operation>

<operation id="1100" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp106 = add i32 %tmp_8_1_39, %tmp_8_1_40

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1101" st_id="91" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_8_0_40 = mul nsw i32 %sub_in_load_83, %sub_in_load_82

]]></node>
<StgValue><ssdm name="tmp_8_0_40"/></StgValue>
</operation>

<operation id="1102" st_id="91" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_8_0_41 = mul nsw i32 %sub_in_load_85, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_0_41"/></StgValue>
</operation>

<operation id="1103" st_id="91" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_8_0_42 = mul nsw i32 %sub_in_load_87, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_0_42"/></StgValue>
</operation>

<operation id="1104" st_id="91" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="11">
<![CDATA[
:269  %sub_in_load_88 = load i32* %sub_in_addr_88, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_88"/></StgValue>
</operation>

<operation id="1105" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:270  %tmp_6_0_43 = add i11 %i, 20

]]></node>
<StgValue><ssdm name="tmp_6_0_43"/></StgValue>
</operation>

<operation id="1106" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="64" op_0_bw="11">
<![CDATA[
:271  %tmp_7_0_43 = zext i11 %tmp_6_0_43 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_43"/></StgValue>
</operation>

<operation id="1107" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %sub_in_addr_89 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_43

]]></node>
<StgValue><ssdm name="sub_in_addr_89"/></StgValue>
</operation>

<operation id="1108" st_id="91" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="11">
<![CDATA[
:273  %sub_in_load_89 = load i32* %sub_in_addr_89, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_89"/></StgValue>
</operation>

<operation id="1109" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:428  %tmp44 = add i32 %tmp_8_0_39, %tmp_8_0_40

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1110" st_id="91" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_8_1_41 = mul nsw i32 %sub_in_load_83, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_1_41"/></StgValue>
</operation>

<operation id="1111" st_id="91" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_8_1_42 = mul nsw i32 %sub_in_load_85, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_1_42"/></StgValue>
</operation>

<operation id="1112" st_id="91" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:505  %tmp_8_1_43 = mul nsw i32 %sub_in_load_87, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_1_43"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1113" st_id="92" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_8_0_41 = mul nsw i32 %sub_in_load_85, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_0_41"/></StgValue>
</operation>

<operation id="1114" st_id="92" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_8_0_42 = mul nsw i32 %sub_in_load_87, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_0_42"/></StgValue>
</operation>

<operation id="1115" st_id="92" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="11">
<![CDATA[
:273  %sub_in_load_89 = load i32* %sub_in_addr_89, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_89"/></StgValue>
</operation>

<operation id="1116" st_id="92" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_8_0_43 = mul nsw i32 %sub_in_load_89, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_0_43"/></StgValue>
</operation>

<operation id="1117" st_id="92" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="11">
<![CDATA[
:275  %sub_in_load_90 = load i32* %sub_in_addr_90, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_90"/></StgValue>
</operation>

<operation id="1118" st_id="92" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_8_1_41 = mul nsw i32 %sub_in_load_83, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_1_41"/></StgValue>
</operation>

<operation id="1119" st_id="92" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_8_1_42 = mul nsw i32 %sub_in_load_85, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_1_42"/></StgValue>
</operation>

<operation id="1120" st_id="92" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:505  %tmp_8_1_43 = mul nsw i32 %sub_in_load_87, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_1_43"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1121" st_id="93" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_8_0_41 = mul nsw i32 %sub_in_load_85, %sub_in_load_84

]]></node>
<StgValue><ssdm name="tmp_8_0_41"/></StgValue>
</operation>

<operation id="1122" st_id="93" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_8_0_42 = mul nsw i32 %sub_in_load_87, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_0_42"/></StgValue>
</operation>

<operation id="1123" st_id="93" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_8_0_43 = mul nsw i32 %sub_in_load_89, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_0_43"/></StgValue>
</operation>

<operation id="1124" st_id="93" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="11">
<![CDATA[
:275  %sub_in_load_90 = load i32* %sub_in_addr_90, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_90"/></StgValue>
</operation>

<operation id="1125" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:276  %tmp_6_0_44 = add i11 %i, 19

]]></node>
<StgValue><ssdm name="tmp_6_0_44"/></StgValue>
</operation>

<operation id="1126" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="64" op_0_bw="11">
<![CDATA[
:277  %tmp_7_0_44 = zext i11 %tmp_6_0_44 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_44"/></StgValue>
</operation>

<operation id="1127" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %sub_in_addr_91 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_44

]]></node>
<StgValue><ssdm name="sub_in_addr_91"/></StgValue>
</operation>

<operation id="1128" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="11">
<![CDATA[
:279  %sub_in_load_91 = load i32* %sub_in_addr_91, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_91"/></StgValue>
</operation>

<operation id="1129" st_id="93" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_8_1_42 = mul nsw i32 %sub_in_load_85, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_1_42"/></StgValue>
</operation>

<operation id="1130" st_id="93" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:505  %tmp_8_1_43 = mul nsw i32 %sub_in_load_87, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_1_43"/></StgValue>
</operation>

<operation id="1131" st_id="93" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  %tmp_8_1_44 = mul nsw i32 %sub_in_load_89, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_1_44"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1132" st_id="94" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_8_0_42 = mul nsw i32 %sub_in_load_87, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_0_42"/></StgValue>
</operation>

<operation id="1133" st_id="94" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_8_0_43 = mul nsw i32 %sub_in_load_89, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_0_43"/></StgValue>
</operation>

<operation id="1134" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="11">
<![CDATA[
:279  %sub_in_load_91 = load i32* %sub_in_addr_91, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_91"/></StgValue>
</operation>

<operation id="1135" st_id="94" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_8_0_44 = mul nsw i32 %sub_in_load_91, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_0_44"/></StgValue>
</operation>

<operation id="1136" st_id="94" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="11">
<![CDATA[
:281  %sub_in_load_92 = load i32* %sub_in_addr_92, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_92"/></StgValue>
</operation>

<operation id="1137" st_id="94" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %tmp_8_1_42 = mul nsw i32 %sub_in_load_85, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_1_42"/></StgValue>
</operation>

<operation id="1138" st_id="94" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:505  %tmp_8_1_43 = mul nsw i32 %sub_in_load_87, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_1_43"/></StgValue>
</operation>

<operation id="1139" st_id="94" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  %tmp_8_1_44 = mul nsw i32 %sub_in_load_89, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_1_44"/></StgValue>
</operation>

<operation id="1140" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:564  %tmp107 = add i32 %tmp_8_1_41, %tmp_8_1_42

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1141" st_id="95" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_8_0_42 = mul nsw i32 %sub_in_load_87, %sub_in_load_86

]]></node>
<StgValue><ssdm name="tmp_8_0_42"/></StgValue>
</operation>

<operation id="1142" st_id="95" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_8_0_43 = mul nsw i32 %sub_in_load_89, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_0_43"/></StgValue>
</operation>

<operation id="1143" st_id="95" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_8_0_44 = mul nsw i32 %sub_in_load_91, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_0_44"/></StgValue>
</operation>

<operation id="1144" st_id="95" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="11">
<![CDATA[
:281  %sub_in_load_92 = load i32* %sub_in_addr_92, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_92"/></StgValue>
</operation>

<operation id="1145" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:282  %tmp_6_0_45 = add i11 %i, 18

]]></node>
<StgValue><ssdm name="tmp_6_0_45"/></StgValue>
</operation>

<operation id="1146" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="64" op_0_bw="11">
<![CDATA[
:283  %tmp_7_0_45 = zext i11 %tmp_6_0_45 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_45"/></StgValue>
</operation>

<operation id="1147" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %sub_in_addr_93 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_45

]]></node>
<StgValue><ssdm name="sub_in_addr_93"/></StgValue>
</operation>

<operation id="1148" st_id="95" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="11">
<![CDATA[
:285  %sub_in_load_93 = load i32* %sub_in_addr_93, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_93"/></StgValue>
</operation>

<operation id="1149" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:429  %tmp45 = add i32 %tmp_8_0_41, %tmp_8_0_42

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1150" st_id="95" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:505  %tmp_8_1_43 = mul nsw i32 %sub_in_load_87, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_1_43"/></StgValue>
</operation>

<operation id="1151" st_id="95" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  %tmp_8_1_44 = mul nsw i32 %sub_in_load_89, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_1_44"/></StgValue>
</operation>

<operation id="1152" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:507  %tmp_8_1_45 = mul nsw i32 %sub_in_load_91, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_1_45"/></StgValue>
</operation>

<operation id="1153" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:565  %tmp105 = add i32 %tmp107, %tmp106

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1154" st_id="96" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_8_0_43 = mul nsw i32 %sub_in_load_89, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_0_43"/></StgValue>
</operation>

<operation id="1155" st_id="96" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_8_0_44 = mul nsw i32 %sub_in_load_91, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_0_44"/></StgValue>
</operation>

<operation id="1156" st_id="96" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="11">
<![CDATA[
:285  %sub_in_load_93 = load i32* %sub_in_addr_93, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_93"/></StgValue>
</operation>

<operation id="1157" st_id="96" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_8_0_45 = mul nsw i32 %sub_in_load_93, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_0_45"/></StgValue>
</operation>

<operation id="1158" st_id="96" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="11">
<![CDATA[
:287  %sub_in_load_94 = load i32* %sub_in_addr_94, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_94"/></StgValue>
</operation>

<operation id="1159" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:430  %tmp43 = add i32 %tmp45, %tmp44

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1160" st_id="96" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:505  %tmp_8_1_43 = mul nsw i32 %sub_in_load_87, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_1_43"/></StgValue>
</operation>

<operation id="1161" st_id="96" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  %tmp_8_1_44 = mul nsw i32 %sub_in_load_89, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_1_44"/></StgValue>
</operation>

<operation id="1162" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:507  %tmp_8_1_45 = mul nsw i32 %sub_in_load_91, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_1_45"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1163" st_id="97" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_8_0_43 = mul nsw i32 %sub_in_load_89, %sub_in_load_88

]]></node>
<StgValue><ssdm name="tmp_8_0_43"/></StgValue>
</operation>

<operation id="1164" st_id="97" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_8_0_44 = mul nsw i32 %sub_in_load_91, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_0_44"/></StgValue>
</operation>

<operation id="1165" st_id="97" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_8_0_45 = mul nsw i32 %sub_in_load_93, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_0_45"/></StgValue>
</operation>

<operation id="1166" st_id="97" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="11">
<![CDATA[
:287  %sub_in_load_94 = load i32* %sub_in_addr_94, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_94"/></StgValue>
</operation>

<operation id="1167" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:288  %tmp_6_0_46 = add i11 %i, 17

]]></node>
<StgValue><ssdm name="tmp_6_0_46"/></StgValue>
</operation>

<operation id="1168" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="64" op_0_bw="11">
<![CDATA[
:289  %tmp_7_0_46 = zext i11 %tmp_6_0_46 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_46"/></StgValue>
</operation>

<operation id="1169" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %sub_in_addr_95 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_46

]]></node>
<StgValue><ssdm name="sub_in_addr_95"/></StgValue>
</operation>

<operation id="1170" st_id="97" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="11">
<![CDATA[
:291  %sub_in_load_95 = load i32* %sub_in_addr_95, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_95"/></StgValue>
</operation>

<operation id="1171" st_id="97" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  %tmp_8_1_44 = mul nsw i32 %sub_in_load_89, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_1_44"/></StgValue>
</operation>

<operation id="1172" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:507  %tmp_8_1_45 = mul nsw i32 %sub_in_load_91, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_1_45"/></StgValue>
</operation>

<operation id="1173" st_id="97" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %tmp_8_1_46 = mul nsw i32 %sub_in_load_93, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_1_46"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1174" st_id="98" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_8_0_44 = mul nsw i32 %sub_in_load_91, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_0_44"/></StgValue>
</operation>

<operation id="1175" st_id="98" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_8_0_45 = mul nsw i32 %sub_in_load_93, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_0_45"/></StgValue>
</operation>

<operation id="1176" st_id="98" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="11">
<![CDATA[
:291  %sub_in_load_95 = load i32* %sub_in_addr_95, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_95"/></StgValue>
</operation>

<operation id="1177" st_id="98" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_8_0_46 = mul nsw i32 %sub_in_load_95, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_0_46"/></StgValue>
</operation>

<operation id="1178" st_id="98" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="11">
<![CDATA[
:293  %sub_in_load_96 = load i32* %sub_in_addr_96, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_96"/></StgValue>
</operation>

<operation id="1179" st_id="98" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  %tmp_8_1_44 = mul nsw i32 %sub_in_load_89, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_1_44"/></StgValue>
</operation>

<operation id="1180" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:507  %tmp_8_1_45 = mul nsw i32 %sub_in_load_91, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_1_45"/></StgValue>
</operation>

<operation id="1181" st_id="98" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %tmp_8_1_46 = mul nsw i32 %sub_in_load_93, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_1_46"/></StgValue>
</operation>

<operation id="1182" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:566  %tmp109 = add i32 %tmp_8_1_43, %tmp_8_1_44

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1183" st_id="99" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_8_0_44 = mul nsw i32 %sub_in_load_91, %sub_in_load_90

]]></node>
<StgValue><ssdm name="tmp_8_0_44"/></StgValue>
</operation>

<operation id="1184" st_id="99" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_8_0_45 = mul nsw i32 %sub_in_load_93, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_0_45"/></StgValue>
</operation>

<operation id="1185" st_id="99" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_8_0_46 = mul nsw i32 %sub_in_load_95, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_0_46"/></StgValue>
</operation>

<operation id="1186" st_id="99" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="11">
<![CDATA[
:293  %sub_in_load_96 = load i32* %sub_in_addr_96, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_96"/></StgValue>
</operation>

<operation id="1187" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:294  %tmp_6_0_47 = add i11 %i, 16

]]></node>
<StgValue><ssdm name="tmp_6_0_47"/></StgValue>
</operation>

<operation id="1188" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="11">
<![CDATA[
:295  %tmp_7_0_47 = zext i11 %tmp_6_0_47 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_47"/></StgValue>
</operation>

<operation id="1189" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %sub_in_addr_97 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_47

]]></node>
<StgValue><ssdm name="sub_in_addr_97"/></StgValue>
</operation>

<operation id="1190" st_id="99" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="11">
<![CDATA[
:297  %sub_in_load_97 = load i32* %sub_in_addr_97, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_97"/></StgValue>
</operation>

<operation id="1191" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp47 = add i32 %tmp_8_0_43, %tmp_8_0_44

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1192" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:507  %tmp_8_1_45 = mul nsw i32 %sub_in_load_91, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_1_45"/></StgValue>
</operation>

<operation id="1193" st_id="99" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %tmp_8_1_46 = mul nsw i32 %sub_in_load_93, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_1_46"/></StgValue>
</operation>

<operation id="1194" st_id="99" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_8_1_47 = mul nsw i32 %sub_in_load_95, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_1_47"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1195" st_id="100" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_8_0_45 = mul nsw i32 %sub_in_load_93, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_0_45"/></StgValue>
</operation>

<operation id="1196" st_id="100" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_8_0_46 = mul nsw i32 %sub_in_load_95, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_0_46"/></StgValue>
</operation>

<operation id="1197" st_id="100" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="11">
<![CDATA[
:297  %sub_in_load_97 = load i32* %sub_in_addr_97, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_97"/></StgValue>
</operation>

<operation id="1198" st_id="100" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_8_0_47 = mul nsw i32 %sub_in_load_97, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_0_47"/></StgValue>
</operation>

<operation id="1199" st_id="100" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="11">
<![CDATA[
:299  %sub_in_load_98 = load i32* %sub_in_addr_98, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_98"/></StgValue>
</operation>

<operation id="1200" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:507  %tmp_8_1_45 = mul nsw i32 %sub_in_load_91, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_1_45"/></StgValue>
</operation>

<operation id="1201" st_id="100" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %tmp_8_1_46 = mul nsw i32 %sub_in_load_93, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_1_46"/></StgValue>
</operation>

<operation id="1202" st_id="100" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_8_1_47 = mul nsw i32 %sub_in_load_95, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_1_47"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1203" st_id="101" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_8_0_45 = mul nsw i32 %sub_in_load_93, %sub_in_load_92

]]></node>
<StgValue><ssdm name="tmp_8_0_45"/></StgValue>
</operation>

<operation id="1204" st_id="101" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_8_0_46 = mul nsw i32 %sub_in_load_95, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_0_46"/></StgValue>
</operation>

<operation id="1205" st_id="101" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_8_0_47 = mul nsw i32 %sub_in_load_97, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_0_47"/></StgValue>
</operation>

<operation id="1206" st_id="101" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="11">
<![CDATA[
:299  %sub_in_load_98 = load i32* %sub_in_addr_98, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_98"/></StgValue>
</operation>

<operation id="1207" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:300  %tmp_6_0_48 = add i11 %i, 15

]]></node>
<StgValue><ssdm name="tmp_6_0_48"/></StgValue>
</operation>

<operation id="1208" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="64" op_0_bw="11">
<![CDATA[
:301  %tmp_7_0_48 = zext i11 %tmp_6_0_48 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_48"/></StgValue>
</operation>

<operation id="1209" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %sub_in_addr_99 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_48

]]></node>
<StgValue><ssdm name="sub_in_addr_99"/></StgValue>
</operation>

<operation id="1210" st_id="101" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="11">
<![CDATA[
:303  %sub_in_load_99 = load i32* %sub_in_addr_99, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_99"/></StgValue>
</operation>

<operation id="1211" st_id="101" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %tmp_8_1_46 = mul nsw i32 %sub_in_load_93, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_1_46"/></StgValue>
</operation>

<operation id="1212" st_id="101" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_8_1_47 = mul nsw i32 %sub_in_load_95, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_1_47"/></StgValue>
</operation>

<operation id="1213" st_id="101" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %tmp_8_1_48 = mul nsw i32 %sub_in_load_97, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_1_48"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1214" st_id="102" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_8_0_46 = mul nsw i32 %sub_in_load_95, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_0_46"/></StgValue>
</operation>

<operation id="1215" st_id="102" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_8_0_47 = mul nsw i32 %sub_in_load_97, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_0_47"/></StgValue>
</operation>

<operation id="1216" st_id="102" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="11">
<![CDATA[
:303  %sub_in_load_99 = load i32* %sub_in_addr_99, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_99"/></StgValue>
</operation>

<operation id="1217" st_id="102" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_8_0_48 = mul nsw i32 %sub_in_load_99, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_0_48"/></StgValue>
</operation>

<operation id="1218" st_id="102" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="11">
<![CDATA[
:305  %sub_in_load_100 = load i32* %sub_in_addr_100, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_100"/></StgValue>
</operation>

<operation id="1219" st_id="102" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %tmp_8_1_46 = mul nsw i32 %sub_in_load_93, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_1_46"/></StgValue>
</operation>

<operation id="1220" st_id="102" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_8_1_47 = mul nsw i32 %sub_in_load_95, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_1_47"/></StgValue>
</operation>

<operation id="1221" st_id="102" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %tmp_8_1_48 = mul nsw i32 %sub_in_load_97, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_1_48"/></StgValue>
</operation>

<operation id="1222" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:567  %tmp110 = add i32 %tmp_8_1_45, %tmp_8_1_46

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1223" st_id="103" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_8_0_46 = mul nsw i32 %sub_in_load_95, %sub_in_load_94

]]></node>
<StgValue><ssdm name="tmp_8_0_46"/></StgValue>
</operation>

<operation id="1224" st_id="103" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_8_0_47 = mul nsw i32 %sub_in_load_97, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_0_47"/></StgValue>
</operation>

<operation id="1225" st_id="103" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_8_0_48 = mul nsw i32 %sub_in_load_99, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_0_48"/></StgValue>
</operation>

<operation id="1226" st_id="103" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="11">
<![CDATA[
:305  %sub_in_load_100 = load i32* %sub_in_addr_100, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_100"/></StgValue>
</operation>

<operation id="1227" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:306  %tmp_6_0_49 = add i11 %i, 14

]]></node>
<StgValue><ssdm name="tmp_6_0_49"/></StgValue>
</operation>

<operation id="1228" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="64" op_0_bw="11">
<![CDATA[
:307  %tmp_7_0_49 = zext i11 %tmp_6_0_49 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_49"/></StgValue>
</operation>

<operation id="1229" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %sub_in_addr_101 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_49

]]></node>
<StgValue><ssdm name="sub_in_addr_101"/></StgValue>
</operation>

<operation id="1230" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="11">
<![CDATA[
:309  %sub_in_load_101 = load i32* %sub_in_addr_101, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_101"/></StgValue>
</operation>

<operation id="1231" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:432  %tmp48 = add i32 %tmp_8_0_45, %tmp_8_0_46

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1232" st_id="103" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_8_1_47 = mul nsw i32 %sub_in_load_95, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_1_47"/></StgValue>
</operation>

<operation id="1233" st_id="103" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %tmp_8_1_48 = mul nsw i32 %sub_in_load_97, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_1_48"/></StgValue>
</operation>

<operation id="1234" st_id="103" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:511  %tmp_8_1_49 = mul nsw i32 %sub_in_load_99, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_1_49"/></StgValue>
</operation>

<operation id="1235" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:568  %tmp108 = add i32 %tmp110, %tmp109

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="1236" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp104 = add i32 %tmp108, %tmp105

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="1237" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  %tmp96 = add i32 %tmp104, %tmp97

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1238" st_id="104" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_8_0_47 = mul nsw i32 %sub_in_load_97, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_0_47"/></StgValue>
</operation>

<operation id="1239" st_id="104" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_8_0_48 = mul nsw i32 %sub_in_load_99, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_0_48"/></StgValue>
</operation>

<operation id="1240" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="11">
<![CDATA[
:309  %sub_in_load_101 = load i32* %sub_in_addr_101, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_101"/></StgValue>
</operation>

<operation id="1241" st_id="104" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_8_0_49 = mul nsw i32 %sub_in_load_101, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_0_49"/></StgValue>
</operation>

<operation id="1242" st_id="104" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="11">
<![CDATA[
:311  %sub_in_load_102 = load i32* %sub_in_addr_102, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_102"/></StgValue>
</operation>

<operation id="1243" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433  %tmp46 = add i32 %tmp48, %tmp47

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1244" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  %tmp42 = add i32 %tmp46, %tmp43

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1245" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:435  %tmp34 = add i32 %tmp42, %tmp35

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1246" st_id="104" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_8_1_47 = mul nsw i32 %sub_in_load_95, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_1_47"/></StgValue>
</operation>

<operation id="1247" st_id="104" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %tmp_8_1_48 = mul nsw i32 %sub_in_load_97, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_1_48"/></StgValue>
</operation>

<operation id="1248" st_id="104" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:511  %tmp_8_1_49 = mul nsw i32 %sub_in_load_99, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_1_49"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1249" st_id="105" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_8_0_47 = mul nsw i32 %sub_in_load_97, %sub_in_load_96

]]></node>
<StgValue><ssdm name="tmp_8_0_47"/></StgValue>
</operation>

<operation id="1250" st_id="105" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_8_0_48 = mul nsw i32 %sub_in_load_99, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_0_48"/></StgValue>
</operation>

<operation id="1251" st_id="105" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_8_0_49 = mul nsw i32 %sub_in_load_101, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_0_49"/></StgValue>
</operation>

<operation id="1252" st_id="105" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="11">
<![CDATA[
:311  %sub_in_load_102 = load i32* %sub_in_addr_102, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_102"/></StgValue>
</operation>

<operation id="1253" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:312  %tmp_6_0_50 = add i11 %i, 13

]]></node>
<StgValue><ssdm name="tmp_6_0_50"/></StgValue>
</operation>

<operation id="1254" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="64" op_0_bw="11">
<![CDATA[
:313  %tmp_7_0_50 = zext i11 %tmp_6_0_50 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_50"/></StgValue>
</operation>

<operation id="1255" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %sub_in_addr_103 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_50

]]></node>
<StgValue><ssdm name="sub_in_addr_103"/></StgValue>
</operation>

<operation id="1256" st_id="105" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="11">
<![CDATA[
:315  %sub_in_load_103 = load i32* %sub_in_addr_103, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_103"/></StgValue>
</operation>

<operation id="1257" st_id="105" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %tmp_8_1_48 = mul nsw i32 %sub_in_load_97, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_1_48"/></StgValue>
</operation>

<operation id="1258" st_id="105" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:511  %tmp_8_1_49 = mul nsw i32 %sub_in_load_99, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_1_49"/></StgValue>
</operation>

<operation id="1259" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %tmp_8_1_50 = mul nsw i32 %sub_in_load_101, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_1_50"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1260" st_id="106" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_8_0_48 = mul nsw i32 %sub_in_load_99, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_0_48"/></StgValue>
</operation>

<operation id="1261" st_id="106" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_8_0_49 = mul nsw i32 %sub_in_load_101, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_0_49"/></StgValue>
</operation>

<operation id="1262" st_id="106" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="11">
<![CDATA[
:315  %sub_in_load_103 = load i32* %sub_in_addr_103, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_103"/></StgValue>
</operation>

<operation id="1263" st_id="106" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_8_0_50 = mul nsw i32 %sub_in_load_103, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_0_50"/></StgValue>
</operation>

<operation id="1264" st_id="106" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="11">
<![CDATA[
:317  %sub_in_load_104 = load i32* %sub_in_addr_104, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_104"/></StgValue>
</operation>

<operation id="1265" st_id="106" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  %tmp_8_1_48 = mul nsw i32 %sub_in_load_97, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_1_48"/></StgValue>
</operation>

<operation id="1266" st_id="106" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:511  %tmp_8_1_49 = mul nsw i32 %sub_in_load_99, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_1_49"/></StgValue>
</operation>

<operation id="1267" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %tmp_8_1_50 = mul nsw i32 %sub_in_load_101, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_1_50"/></StgValue>
</operation>

<operation id="1268" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:571  %tmp114 = add i32 %tmp_8_1_47, %tmp_8_1_48

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1269" st_id="107" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_8_0_48 = mul nsw i32 %sub_in_load_99, %sub_in_load_98

]]></node>
<StgValue><ssdm name="tmp_8_0_48"/></StgValue>
</operation>

<operation id="1270" st_id="107" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_8_0_49 = mul nsw i32 %sub_in_load_101, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_0_49"/></StgValue>
</operation>

<operation id="1271" st_id="107" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_8_0_50 = mul nsw i32 %sub_in_load_103, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_0_50"/></StgValue>
</operation>

<operation id="1272" st_id="107" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="11">
<![CDATA[
:317  %sub_in_load_104 = load i32* %sub_in_addr_104, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_104"/></StgValue>
</operation>

<operation id="1273" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:318  %tmp_6_0_51 = add i11 %i, 12

]]></node>
<StgValue><ssdm name="tmp_6_0_51"/></StgValue>
</operation>

<operation id="1274" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="64" op_0_bw="11">
<![CDATA[
:319  %tmp_7_0_51 = zext i11 %tmp_6_0_51 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_51"/></StgValue>
</operation>

<operation id="1275" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %sub_in_addr_105 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_51

]]></node>
<StgValue><ssdm name="sub_in_addr_105"/></StgValue>
</operation>

<operation id="1276" st_id="107" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="11">
<![CDATA[
:321  %sub_in_load_105 = load i32* %sub_in_addr_105, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_105"/></StgValue>
</operation>

<operation id="1277" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  %tmp52 = add i32 %tmp_8_0_47, %tmp_8_0_48

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1278" st_id="107" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:511  %tmp_8_1_49 = mul nsw i32 %sub_in_load_99, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_1_49"/></StgValue>
</operation>

<operation id="1279" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %tmp_8_1_50 = mul nsw i32 %sub_in_load_101, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_1_50"/></StgValue>
</operation>

<operation id="1280" st_id="107" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_8_1_51 = mul nsw i32 %sub_in_load_103, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_1_51"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1281" st_id="108" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_8_0_49 = mul nsw i32 %sub_in_load_101, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_0_49"/></StgValue>
</operation>

<operation id="1282" st_id="108" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_8_0_50 = mul nsw i32 %sub_in_load_103, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_0_50"/></StgValue>
</operation>

<operation id="1283" st_id="108" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="11">
<![CDATA[
:321  %sub_in_load_105 = load i32* %sub_in_addr_105, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_105"/></StgValue>
</operation>

<operation id="1284" st_id="108" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_8_0_51 = mul nsw i32 %sub_in_load_105, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_0_51"/></StgValue>
</operation>

<operation id="1285" st_id="108" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="11">
<![CDATA[
:323  %sub_in_load_106 = load i32* %sub_in_addr_106, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_106"/></StgValue>
</operation>

<operation id="1286" st_id="108" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:511  %tmp_8_1_49 = mul nsw i32 %sub_in_load_99, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_1_49"/></StgValue>
</operation>

<operation id="1287" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %tmp_8_1_50 = mul nsw i32 %sub_in_load_101, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_1_50"/></StgValue>
</operation>

<operation id="1288" st_id="108" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_8_1_51 = mul nsw i32 %sub_in_load_103, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_1_51"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1289" st_id="109" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_8_0_49 = mul nsw i32 %sub_in_load_101, %sub_in_load_100

]]></node>
<StgValue><ssdm name="tmp_8_0_49"/></StgValue>
</operation>

<operation id="1290" st_id="109" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_8_0_50 = mul nsw i32 %sub_in_load_103, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_0_50"/></StgValue>
</operation>

<operation id="1291" st_id="109" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_8_0_51 = mul nsw i32 %sub_in_load_105, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_0_51"/></StgValue>
</operation>

<operation id="1292" st_id="109" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="11">
<![CDATA[
:323  %sub_in_load_106 = load i32* %sub_in_addr_106, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_106"/></StgValue>
</operation>

<operation id="1293" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:324  %tmp_6_0_52 = add i11 %i, 11

]]></node>
<StgValue><ssdm name="tmp_6_0_52"/></StgValue>
</operation>

<operation id="1294" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="64" op_0_bw="11">
<![CDATA[
:325  %tmp_7_0_52 = zext i11 %tmp_6_0_52 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_52"/></StgValue>
</operation>

<operation id="1295" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %sub_in_addr_107 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_52

]]></node>
<StgValue><ssdm name="sub_in_addr_107"/></StgValue>
</operation>

<operation id="1296" st_id="109" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="11">
<![CDATA[
:327  %sub_in_load_107 = load i32* %sub_in_addr_107, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_107"/></StgValue>
</operation>

<operation id="1297" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %tmp_8_1_50 = mul nsw i32 %sub_in_load_101, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_1_50"/></StgValue>
</operation>

<operation id="1298" st_id="109" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_8_1_51 = mul nsw i32 %sub_in_load_103, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_1_51"/></StgValue>
</operation>

<operation id="1299" st_id="109" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_8_1_52 = mul nsw i32 %sub_in_load_105, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_1_52"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1300" st_id="110" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_8_0_50 = mul nsw i32 %sub_in_load_103, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_0_50"/></StgValue>
</operation>

<operation id="1301" st_id="110" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_8_0_51 = mul nsw i32 %sub_in_load_105, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_0_51"/></StgValue>
</operation>

<operation id="1302" st_id="110" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="11">
<![CDATA[
:327  %sub_in_load_107 = load i32* %sub_in_addr_107, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_107"/></StgValue>
</operation>

<operation id="1303" st_id="110" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_8_0_52 = mul nsw i32 %sub_in_load_107, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_0_52"/></StgValue>
</operation>

<operation id="1304" st_id="110" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="11">
<![CDATA[
:329  %sub_in_load_108 = load i32* %sub_in_addr_108, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_108"/></StgValue>
</operation>

<operation id="1305" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  %tmp_8_1_50 = mul nsw i32 %sub_in_load_101, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_1_50"/></StgValue>
</operation>

<operation id="1306" st_id="110" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_8_1_51 = mul nsw i32 %sub_in_load_103, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_1_51"/></StgValue>
</operation>

<operation id="1307" st_id="110" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_8_1_52 = mul nsw i32 %sub_in_load_105, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_1_52"/></StgValue>
</operation>

<operation id="1308" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %tmp115 = add i32 %tmp_8_1_49, %tmp_8_1_50

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1309" st_id="111" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_8_0_50 = mul nsw i32 %sub_in_load_103, %sub_in_load_102

]]></node>
<StgValue><ssdm name="tmp_8_0_50"/></StgValue>
</operation>

<operation id="1310" st_id="111" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_8_0_51 = mul nsw i32 %sub_in_load_105, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_0_51"/></StgValue>
</operation>

<operation id="1311" st_id="111" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_8_0_52 = mul nsw i32 %sub_in_load_107, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_0_52"/></StgValue>
</operation>

<operation id="1312" st_id="111" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="11">
<![CDATA[
:329  %sub_in_load_108 = load i32* %sub_in_addr_108, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_108"/></StgValue>
</operation>

<operation id="1313" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:330  %tmp_6_0_53 = add i11 %i, 10

]]></node>
<StgValue><ssdm name="tmp_6_0_53"/></StgValue>
</operation>

<operation id="1314" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="64" op_0_bw="11">
<![CDATA[
:331  %tmp_7_0_53 = zext i11 %tmp_6_0_53 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_53"/></StgValue>
</operation>

<operation id="1315" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332  %sub_in_addr_109 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_53

]]></node>
<StgValue><ssdm name="sub_in_addr_109"/></StgValue>
</operation>

<operation id="1316" st_id="111" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="11">
<![CDATA[
:333  %sub_in_load_109 = load i32* %sub_in_addr_109, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_109"/></StgValue>
</operation>

<operation id="1317" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp53 = add i32 %tmp_8_0_49, %tmp_8_0_50

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1318" st_id="111" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_8_1_51 = mul nsw i32 %sub_in_load_103, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_1_51"/></StgValue>
</operation>

<operation id="1319" st_id="111" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_8_1_52 = mul nsw i32 %sub_in_load_105, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_1_52"/></StgValue>
</operation>

<operation id="1320" st_id="111" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_8_1_53 = mul nsw i32 %sub_in_load_107, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_1_53"/></StgValue>
</operation>

<operation id="1321" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:573  %tmp113 = add i32 %tmp115, %tmp114

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1322" st_id="112" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_8_0_51 = mul nsw i32 %sub_in_load_105, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_0_51"/></StgValue>
</operation>

<operation id="1323" st_id="112" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_8_0_52 = mul nsw i32 %sub_in_load_107, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_0_52"/></StgValue>
</operation>

<operation id="1324" st_id="112" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="11">
<![CDATA[
:333  %sub_in_load_109 = load i32* %sub_in_addr_109, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_109"/></StgValue>
</operation>

<operation id="1325" st_id="112" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_8_0_53 = mul nsw i32 %sub_in_load_109, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_0_53"/></StgValue>
</operation>

<operation id="1326" st_id="112" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="11">
<![CDATA[
:335  %sub_in_load_110 = load i32* %sub_in_addr_110, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_110"/></StgValue>
</operation>

<operation id="1327" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:438  %tmp51 = add i32 %tmp53, %tmp52

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1328" st_id="112" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:513  %tmp_8_1_51 = mul nsw i32 %sub_in_load_103, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_1_51"/></StgValue>
</operation>

<operation id="1329" st_id="112" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_8_1_52 = mul nsw i32 %sub_in_load_105, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_1_52"/></StgValue>
</operation>

<operation id="1330" st_id="112" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_8_1_53 = mul nsw i32 %sub_in_load_107, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_1_53"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1331" st_id="113" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_8_0_51 = mul nsw i32 %sub_in_load_105, %sub_in_load_104

]]></node>
<StgValue><ssdm name="tmp_8_0_51"/></StgValue>
</operation>

<operation id="1332" st_id="113" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_8_0_52 = mul nsw i32 %sub_in_load_107, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_0_52"/></StgValue>
</operation>

<operation id="1333" st_id="113" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_8_0_53 = mul nsw i32 %sub_in_load_109, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_0_53"/></StgValue>
</operation>

<operation id="1334" st_id="113" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="11">
<![CDATA[
:335  %sub_in_load_110 = load i32* %sub_in_addr_110, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_110"/></StgValue>
</operation>

<operation id="1335" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:336  %tmp_6_0_54 = add i11 %i, 9

]]></node>
<StgValue><ssdm name="tmp_6_0_54"/></StgValue>
</operation>

<operation id="1336" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="11">
<![CDATA[
:337  %tmp_7_0_54 = zext i11 %tmp_6_0_54 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_54"/></StgValue>
</operation>

<operation id="1337" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %sub_in_addr_111 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_54

]]></node>
<StgValue><ssdm name="sub_in_addr_111"/></StgValue>
</operation>

<operation id="1338" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="11">
<![CDATA[
:339  %sub_in_load_111 = load i32* %sub_in_addr_111, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_111"/></StgValue>
</operation>

<operation id="1339" st_id="113" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_8_1_52 = mul nsw i32 %sub_in_load_105, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_1_52"/></StgValue>
</operation>

<operation id="1340" st_id="113" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_8_1_53 = mul nsw i32 %sub_in_load_107, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_1_53"/></StgValue>
</operation>

<operation id="1341" st_id="113" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:516  %tmp_8_1_54 = mul nsw i32 %sub_in_load_109, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_1_54"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1342" st_id="114" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_8_0_52 = mul nsw i32 %sub_in_load_107, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_0_52"/></StgValue>
</operation>

<operation id="1343" st_id="114" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_8_0_53 = mul nsw i32 %sub_in_load_109, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_0_53"/></StgValue>
</operation>

<operation id="1344" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="11">
<![CDATA[
:339  %sub_in_load_111 = load i32* %sub_in_addr_111, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_111"/></StgValue>
</operation>

<operation id="1345" st_id="114" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_8_0_54 = mul nsw i32 %sub_in_load_111, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_0_54"/></StgValue>
</operation>

<operation id="1346" st_id="114" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="11">
<![CDATA[
:341  %sub_in_load_112 = load i32* %sub_in_addr_112, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_112"/></StgValue>
</operation>

<operation id="1347" st_id="114" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %tmp_8_1_52 = mul nsw i32 %sub_in_load_105, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_1_52"/></StgValue>
</operation>

<operation id="1348" st_id="114" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_8_1_53 = mul nsw i32 %sub_in_load_107, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_1_53"/></StgValue>
</operation>

<operation id="1349" st_id="114" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:516  %tmp_8_1_54 = mul nsw i32 %sub_in_load_109, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_1_54"/></StgValue>
</operation>

<operation id="1350" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:574  %tmp117 = add i32 %tmp_8_1_51, %tmp_8_1_52

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1351" st_id="115" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_8_0_52 = mul nsw i32 %sub_in_load_107, %sub_in_load_106

]]></node>
<StgValue><ssdm name="tmp_8_0_52"/></StgValue>
</operation>

<operation id="1352" st_id="115" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_8_0_53 = mul nsw i32 %sub_in_load_109, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_0_53"/></StgValue>
</operation>

<operation id="1353" st_id="115" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_8_0_54 = mul nsw i32 %sub_in_load_111, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_0_54"/></StgValue>
</operation>

<operation id="1354" st_id="115" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="11">
<![CDATA[
:341  %sub_in_load_112 = load i32* %sub_in_addr_112, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_112"/></StgValue>
</operation>

<operation id="1355" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:342  %tmp_6_0_55 = add i11 %i, 8

]]></node>
<StgValue><ssdm name="tmp_6_0_55"/></StgValue>
</operation>

<operation id="1356" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="64" op_0_bw="11">
<![CDATA[
:343  %tmp_7_0_55 = zext i11 %tmp_6_0_55 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_55"/></StgValue>
</operation>

<operation id="1357" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344  %sub_in_addr_113 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_55

]]></node>
<StgValue><ssdm name="sub_in_addr_113"/></StgValue>
</operation>

<operation id="1358" st_id="115" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="11">
<![CDATA[
:345  %sub_in_load_113 = load i32* %sub_in_addr_113, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_113"/></StgValue>
</operation>

<operation id="1359" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:439  %tmp55 = add i32 %tmp_8_0_51, %tmp_8_0_52

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1360" st_id="115" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_8_1_53 = mul nsw i32 %sub_in_load_107, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_1_53"/></StgValue>
</operation>

<operation id="1361" st_id="115" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:516  %tmp_8_1_54 = mul nsw i32 %sub_in_load_109, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_1_54"/></StgValue>
</operation>

<operation id="1362" st_id="115" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:517  %tmp_8_1_55 = mul nsw i32 %sub_in_load_111, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_1_55"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1363" st_id="116" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_8_0_53 = mul nsw i32 %sub_in_load_109, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_0_53"/></StgValue>
</operation>

<operation id="1364" st_id="116" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_8_0_54 = mul nsw i32 %sub_in_load_111, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_0_54"/></StgValue>
</operation>

<operation id="1365" st_id="116" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="11">
<![CDATA[
:345  %sub_in_load_113 = load i32* %sub_in_addr_113, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_113"/></StgValue>
</operation>

<operation id="1366" st_id="116" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_8_0_55 = mul nsw i32 %sub_in_load_113, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_0_55"/></StgValue>
</operation>

<operation id="1367" st_id="116" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="11">
<![CDATA[
:347  %sub_in_load_114 = load i32* %sub_in_addr_114, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_114"/></StgValue>
</operation>

<operation id="1368" st_id="116" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_8_1_53 = mul nsw i32 %sub_in_load_107, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_1_53"/></StgValue>
</operation>

<operation id="1369" st_id="116" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:516  %tmp_8_1_54 = mul nsw i32 %sub_in_load_109, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_1_54"/></StgValue>
</operation>

<operation id="1370" st_id="116" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:517  %tmp_8_1_55 = mul nsw i32 %sub_in_load_111, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_1_55"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1371" st_id="117" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_8_0_53 = mul nsw i32 %sub_in_load_109, %sub_in_load_108

]]></node>
<StgValue><ssdm name="tmp_8_0_53"/></StgValue>
</operation>

<operation id="1372" st_id="117" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_8_0_54 = mul nsw i32 %sub_in_load_111, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_0_54"/></StgValue>
</operation>

<operation id="1373" st_id="117" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_8_0_55 = mul nsw i32 %sub_in_load_113, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_0_55"/></StgValue>
</operation>

<operation id="1374" st_id="117" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="11">
<![CDATA[
:347  %sub_in_load_114 = load i32* %sub_in_addr_114, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_114"/></StgValue>
</operation>

<operation id="1375" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:348  %tmp_6_0_56 = add i11 %i, 7

]]></node>
<StgValue><ssdm name="tmp_6_0_56"/></StgValue>
</operation>

<operation id="1376" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="64" op_0_bw="11">
<![CDATA[
:349  %tmp_7_0_56 = zext i11 %tmp_6_0_56 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_56"/></StgValue>
</operation>

<operation id="1377" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %sub_in_addr_115 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_56

]]></node>
<StgValue><ssdm name="sub_in_addr_115"/></StgValue>
</operation>

<operation id="1378" st_id="117" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="11">
<![CDATA[
:351  %sub_in_load_115 = load i32* %sub_in_addr_115, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_115"/></StgValue>
</operation>

<operation id="1379" st_id="117" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:516  %tmp_8_1_54 = mul nsw i32 %sub_in_load_109, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_1_54"/></StgValue>
</operation>

<operation id="1380" st_id="117" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:517  %tmp_8_1_55 = mul nsw i32 %sub_in_load_111, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_1_55"/></StgValue>
</operation>

<operation id="1381" st_id="117" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:518  %tmp_8_1_56 = mul nsw i32 %sub_in_load_113, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_1_56"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1382" st_id="118" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_8_0_54 = mul nsw i32 %sub_in_load_111, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_0_54"/></StgValue>
</operation>

<operation id="1383" st_id="118" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_8_0_55 = mul nsw i32 %sub_in_load_113, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_0_55"/></StgValue>
</operation>

<operation id="1384" st_id="118" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="11">
<![CDATA[
:351  %sub_in_load_115 = load i32* %sub_in_addr_115, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_115"/></StgValue>
</operation>

<operation id="1385" st_id="118" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_8_0_56 = mul nsw i32 %sub_in_load_115, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_0_56"/></StgValue>
</operation>

<operation id="1386" st_id="118" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="11">
<![CDATA[
:353  %sub_in_load_116 = load i32* %sub_in_addr_116, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_116"/></StgValue>
</operation>

<operation id="1387" st_id="118" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:516  %tmp_8_1_54 = mul nsw i32 %sub_in_load_109, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_1_54"/></StgValue>
</operation>

<operation id="1388" st_id="118" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:517  %tmp_8_1_55 = mul nsw i32 %sub_in_load_111, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_1_55"/></StgValue>
</operation>

<operation id="1389" st_id="118" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:518  %tmp_8_1_56 = mul nsw i32 %sub_in_load_113, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_1_56"/></StgValue>
</operation>

<operation id="1390" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp118 = add i32 %tmp_8_1_53, %tmp_8_1_54

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1391" st_id="119" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_8_0_54 = mul nsw i32 %sub_in_load_111, %sub_in_load_110

]]></node>
<StgValue><ssdm name="tmp_8_0_54"/></StgValue>
</operation>

<operation id="1392" st_id="119" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_8_0_55 = mul nsw i32 %sub_in_load_113, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_0_55"/></StgValue>
</operation>

<operation id="1393" st_id="119" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_8_0_56 = mul nsw i32 %sub_in_load_115, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_0_56"/></StgValue>
</operation>

<operation id="1394" st_id="119" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="11">
<![CDATA[
:353  %sub_in_load_116 = load i32* %sub_in_addr_116, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_116"/></StgValue>
</operation>

<operation id="1395" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:354  %tmp_6_0_57 = add i11 %i, 6

]]></node>
<StgValue><ssdm name="tmp_6_0_57"/></StgValue>
</operation>

<operation id="1396" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="64" op_0_bw="11">
<![CDATA[
:355  %tmp_7_0_57 = zext i11 %tmp_6_0_57 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_57"/></StgValue>
</operation>

<operation id="1397" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356  %sub_in_addr_117 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_57

]]></node>
<StgValue><ssdm name="sub_in_addr_117"/></StgValue>
</operation>

<operation id="1398" st_id="119" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="11">
<![CDATA[
:357  %sub_in_load_117 = load i32* %sub_in_addr_117, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_117"/></StgValue>
</operation>

<operation id="1399" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:440  %tmp56 = add i32 %tmp_8_0_53, %tmp_8_0_54

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1400" st_id="119" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:517  %tmp_8_1_55 = mul nsw i32 %sub_in_load_111, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_1_55"/></StgValue>
</operation>

<operation id="1401" st_id="119" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:518  %tmp_8_1_56 = mul nsw i32 %sub_in_load_113, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_1_56"/></StgValue>
</operation>

<operation id="1402" st_id="119" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:519  %tmp_8_1_57 = mul nsw i32 %sub_in_load_115, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_1_57"/></StgValue>
</operation>

<operation id="1403" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:576  %tmp116 = add i32 %tmp118, %tmp117

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="1404" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:577  %tmp112 = add i32 %tmp116, %tmp113

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1405" st_id="120" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_8_0_55 = mul nsw i32 %sub_in_load_113, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_0_55"/></StgValue>
</operation>

<operation id="1406" st_id="120" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_8_0_56 = mul nsw i32 %sub_in_load_115, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_0_56"/></StgValue>
</operation>

<operation id="1407" st_id="120" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="11">
<![CDATA[
:357  %sub_in_load_117 = load i32* %sub_in_addr_117, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_117"/></StgValue>
</operation>

<operation id="1408" st_id="120" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_8_0_57 = mul nsw i32 %sub_in_load_117, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_0_57"/></StgValue>
</operation>

<operation id="1409" st_id="120" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="11">
<![CDATA[
:359  %sub_in_load_118 = load i32* %sub_in_addr_118, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_118"/></StgValue>
</operation>

<operation id="1410" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:441  %tmp54 = add i32 %tmp56, %tmp55

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1411" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:442  %tmp50 = add i32 %tmp54, %tmp51

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1412" st_id="120" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:517  %tmp_8_1_55 = mul nsw i32 %sub_in_load_111, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_1_55"/></StgValue>
</operation>

<operation id="1413" st_id="120" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:518  %tmp_8_1_56 = mul nsw i32 %sub_in_load_113, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_1_56"/></StgValue>
</operation>

<operation id="1414" st_id="120" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:519  %tmp_8_1_57 = mul nsw i32 %sub_in_load_115, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_1_57"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1415" st_id="121" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_8_0_55 = mul nsw i32 %sub_in_load_113, %sub_in_load_112

]]></node>
<StgValue><ssdm name="tmp_8_0_55"/></StgValue>
</operation>

<operation id="1416" st_id="121" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_8_0_56 = mul nsw i32 %sub_in_load_115, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_0_56"/></StgValue>
</operation>

<operation id="1417" st_id="121" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_8_0_57 = mul nsw i32 %sub_in_load_117, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_0_57"/></StgValue>
</operation>

<operation id="1418" st_id="121" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="11">
<![CDATA[
:359  %sub_in_load_118 = load i32* %sub_in_addr_118, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_118"/></StgValue>
</operation>

<operation id="1419" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:360  %tmp_6_0_58 = add i11 %i, 5

]]></node>
<StgValue><ssdm name="tmp_6_0_58"/></StgValue>
</operation>

<operation id="1420" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="64" op_0_bw="11">
<![CDATA[
:361  %tmp_7_0_58 = zext i11 %tmp_6_0_58 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_58"/></StgValue>
</operation>

<operation id="1421" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362  %sub_in_addr_119 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_58

]]></node>
<StgValue><ssdm name="sub_in_addr_119"/></StgValue>
</operation>

<operation id="1422" st_id="121" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="11">
<![CDATA[
:363  %sub_in_load_119 = load i32* %sub_in_addr_119, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_119"/></StgValue>
</operation>

<operation id="1423" st_id="121" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:518  %tmp_8_1_56 = mul nsw i32 %sub_in_load_113, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_1_56"/></StgValue>
</operation>

<operation id="1424" st_id="121" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:519  %tmp_8_1_57 = mul nsw i32 %sub_in_load_115, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_1_57"/></StgValue>
</operation>

<operation id="1425" st_id="121" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_8_1_58 = mul nsw i32 %sub_in_load_117, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_1_58"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1426" st_id="122" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_8_0_56 = mul nsw i32 %sub_in_load_115, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_0_56"/></StgValue>
</operation>

<operation id="1427" st_id="122" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_8_0_57 = mul nsw i32 %sub_in_load_117, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_0_57"/></StgValue>
</operation>

<operation id="1428" st_id="122" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="11">
<![CDATA[
:363  %sub_in_load_119 = load i32* %sub_in_addr_119, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_119"/></StgValue>
</operation>

<operation id="1429" st_id="122" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_8_0_58 = mul nsw i32 %sub_in_load_119, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_0_58"/></StgValue>
</operation>

<operation id="1430" st_id="122" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="11">
<![CDATA[
:365  %sub_in_load_120 = load i32* %sub_in_addr_120, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_120"/></StgValue>
</operation>

<operation id="1431" st_id="122" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:518  %tmp_8_1_56 = mul nsw i32 %sub_in_load_113, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_1_56"/></StgValue>
</operation>

<operation id="1432" st_id="122" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:519  %tmp_8_1_57 = mul nsw i32 %sub_in_load_115, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_1_57"/></StgValue>
</operation>

<operation id="1433" st_id="122" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_8_1_58 = mul nsw i32 %sub_in_load_117, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_1_58"/></StgValue>
</operation>

<operation id="1434" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:578  %tmp121 = add i32 %tmp_8_1_55, %tmp_8_1_56

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1435" st_id="123" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_8_0_56 = mul nsw i32 %sub_in_load_115, %sub_in_load_114

]]></node>
<StgValue><ssdm name="tmp_8_0_56"/></StgValue>
</operation>

<operation id="1436" st_id="123" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_8_0_57 = mul nsw i32 %sub_in_load_117, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_0_57"/></StgValue>
</operation>

<operation id="1437" st_id="123" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_8_0_58 = mul nsw i32 %sub_in_load_119, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_0_58"/></StgValue>
</operation>

<operation id="1438" st_id="123" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="11">
<![CDATA[
:365  %sub_in_load_120 = load i32* %sub_in_addr_120, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_120"/></StgValue>
</operation>

<operation id="1439" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:366  %tmp_6_0_59 = add i11 %i, 4

]]></node>
<StgValue><ssdm name="tmp_6_0_59"/></StgValue>
</operation>

<operation id="1440" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="64" op_0_bw="11">
<![CDATA[
:367  %tmp_7_0_59 = zext i11 %tmp_6_0_59 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_59"/></StgValue>
</operation>

<operation id="1441" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368  %sub_in_addr_121 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_59

]]></node>
<StgValue><ssdm name="sub_in_addr_121"/></StgValue>
</operation>

<operation id="1442" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="11">
<![CDATA[
:369  %sub_in_load_121 = load i32* %sub_in_addr_121, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_121"/></StgValue>
</operation>

<operation id="1443" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp59 = add i32 %tmp_8_0_55, %tmp_8_0_56

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1444" st_id="123" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:519  %tmp_8_1_57 = mul nsw i32 %sub_in_load_115, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_1_57"/></StgValue>
</operation>

<operation id="1445" st_id="123" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_8_1_58 = mul nsw i32 %sub_in_load_117, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_1_58"/></StgValue>
</operation>

<operation id="1446" st_id="123" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_8_1_59 = mul nsw i32 %sub_in_load_119, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_1_59"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1447" st_id="124" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_8_0_57 = mul nsw i32 %sub_in_load_117, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_0_57"/></StgValue>
</operation>

<operation id="1448" st_id="124" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_8_0_58 = mul nsw i32 %sub_in_load_119, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_0_58"/></StgValue>
</operation>

<operation id="1449" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="11">
<![CDATA[
:369  %sub_in_load_121 = load i32* %sub_in_addr_121, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_121"/></StgValue>
</operation>

<operation id="1450" st_id="124" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_8_0_59 = mul nsw i32 %sub_in_load_121, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_0_59"/></StgValue>
</operation>

<operation id="1451" st_id="124" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="11">
<![CDATA[
:371  %sub_in_load_122 = load i32* %sub_in_addr_122, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_122"/></StgValue>
</operation>

<operation id="1452" st_id="124" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:519  %tmp_8_1_57 = mul nsw i32 %sub_in_load_115, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_1_57"/></StgValue>
</operation>

<operation id="1453" st_id="124" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_8_1_58 = mul nsw i32 %sub_in_load_117, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_1_58"/></StgValue>
</operation>

<operation id="1454" st_id="124" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_8_1_59 = mul nsw i32 %sub_in_load_119, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_1_59"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1455" st_id="125" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_8_0_57 = mul nsw i32 %sub_in_load_117, %sub_in_load_116

]]></node>
<StgValue><ssdm name="tmp_8_0_57"/></StgValue>
</operation>

<operation id="1456" st_id="125" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_8_0_58 = mul nsw i32 %sub_in_load_119, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_0_58"/></StgValue>
</operation>

<operation id="1457" st_id="125" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_8_0_59 = mul nsw i32 %sub_in_load_121, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_0_59"/></StgValue>
</operation>

<operation id="1458" st_id="125" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="11">
<![CDATA[
:371  %sub_in_load_122 = load i32* %sub_in_addr_122, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_122"/></StgValue>
</operation>

<operation id="1459" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:372  %tmp_6_0_60 = add i11 %i, 3

]]></node>
<StgValue><ssdm name="tmp_6_0_60"/></StgValue>
</operation>

<operation id="1460" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="64" op_0_bw="11">
<![CDATA[
:373  %tmp_7_0_60 = zext i11 %tmp_6_0_60 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_60"/></StgValue>
</operation>

<operation id="1461" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374  %sub_in_addr_123 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_60

]]></node>
<StgValue><ssdm name="sub_in_addr_123"/></StgValue>
</operation>

<operation id="1462" st_id="125" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="11">
<![CDATA[
:375  %sub_in_load_123 = load i32* %sub_in_addr_123, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_123"/></StgValue>
</operation>

<operation id="1463" st_id="125" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_8_1_58 = mul nsw i32 %sub_in_load_117, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_1_58"/></StgValue>
</operation>

<operation id="1464" st_id="125" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_8_1_59 = mul nsw i32 %sub_in_load_119, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_1_59"/></StgValue>
</operation>

<operation id="1465" st_id="125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:522  %tmp_8_1_60 = mul nsw i32 %sub_in_load_121, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_1_60"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1466" st_id="126" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_8_0_58 = mul nsw i32 %sub_in_load_119, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_0_58"/></StgValue>
</operation>

<operation id="1467" st_id="126" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_8_0_59 = mul nsw i32 %sub_in_load_121, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_0_59"/></StgValue>
</operation>

<operation id="1468" st_id="126" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="11">
<![CDATA[
:375  %sub_in_load_123 = load i32* %sub_in_addr_123, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_123"/></StgValue>
</operation>

<operation id="1469" st_id="126" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_8_0_60 = mul nsw i32 %sub_in_load_123, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_0_60"/></StgValue>
</operation>

<operation id="1470" st_id="126" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="11">
<![CDATA[
:377  %sub_in_load_124 = load i32* %sub_in_addr_124, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_124"/></StgValue>
</operation>

<operation id="1471" st_id="126" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  %tmp_8_1_58 = mul nsw i32 %sub_in_load_117, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_1_58"/></StgValue>
</operation>

<operation id="1472" st_id="126" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_8_1_59 = mul nsw i32 %sub_in_load_119, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_1_59"/></StgValue>
</operation>

<operation id="1473" st_id="126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:522  %tmp_8_1_60 = mul nsw i32 %sub_in_load_121, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_1_60"/></StgValue>
</operation>

<operation id="1474" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:579  %tmp122 = add i32 %tmp_8_1_57, %tmp_8_1_58

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1475" st_id="127" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_8_0_58 = mul nsw i32 %sub_in_load_119, %sub_in_load_118

]]></node>
<StgValue><ssdm name="tmp_8_0_58"/></StgValue>
</operation>

<operation id="1476" st_id="127" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_8_0_59 = mul nsw i32 %sub_in_load_121, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_0_59"/></StgValue>
</operation>

<operation id="1477" st_id="127" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_8_0_60 = mul nsw i32 %sub_in_load_123, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_0_60"/></StgValue>
</operation>

<operation id="1478" st_id="127" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="11">
<![CDATA[
:377  %sub_in_load_124 = load i32* %sub_in_addr_124, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_124"/></StgValue>
</operation>

<operation id="1479" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:378  %tmp_6_0_61 = add i11 %i, 2

]]></node>
<StgValue><ssdm name="tmp_6_0_61"/></StgValue>
</operation>

<operation id="1480" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="64" op_0_bw="11">
<![CDATA[
:379  %tmp_7_0_61 = zext i11 %tmp_6_0_61 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_61"/></StgValue>
</operation>

<operation id="1481" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:380  %sub_in_addr_125 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_61

]]></node>
<StgValue><ssdm name="sub_in_addr_125"/></StgValue>
</operation>

<operation id="1482" st_id="127" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="11">
<![CDATA[
:381  %sub_in_load_125 = load i32* %sub_in_addr_125, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_125"/></StgValue>
</operation>

<operation id="1483" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:444  %tmp60 = add i32 %tmp_8_0_57, %tmp_8_0_58

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1484" st_id="127" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_8_1_59 = mul nsw i32 %sub_in_load_119, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_1_59"/></StgValue>
</operation>

<operation id="1485" st_id="127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:522  %tmp_8_1_60 = mul nsw i32 %sub_in_load_121, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_1_60"/></StgValue>
</operation>

<operation id="1486" st_id="127" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %tmp_8_1_61 = mul nsw i32 %sub_in_load_123, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_1_61"/></StgValue>
</operation>

<operation id="1487" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:580  %tmp120 = add i32 %tmp122, %tmp121

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1488" st_id="128" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_8_0_59 = mul nsw i32 %sub_in_load_121, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_0_59"/></StgValue>
</operation>

<operation id="1489" st_id="128" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_8_0_60 = mul nsw i32 %sub_in_load_123, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_0_60"/></StgValue>
</operation>

<operation id="1490" st_id="128" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="11">
<![CDATA[
:381  %sub_in_load_125 = load i32* %sub_in_addr_125, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_125"/></StgValue>
</operation>

<operation id="1491" st_id="128" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_8_0_61 = mul nsw i32 %sub_in_load_125, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_0_61"/></StgValue>
</operation>

<operation id="1492" st_id="128" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="11">
<![CDATA[
:383  %sub_in_load_126 = load i32* %sub_in_addr_126, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_126"/></StgValue>
</operation>

<operation id="1493" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:445  %tmp58 = add i32 %tmp60, %tmp59

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1494" st_id="128" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_8_1_59 = mul nsw i32 %sub_in_load_119, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_1_59"/></StgValue>
</operation>

<operation id="1495" st_id="128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:522  %tmp_8_1_60 = mul nsw i32 %sub_in_load_121, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_1_60"/></StgValue>
</operation>

<operation id="1496" st_id="128" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %tmp_8_1_61 = mul nsw i32 %sub_in_load_123, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_1_61"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1497" st_id="129" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_8_0_59 = mul nsw i32 %sub_in_load_121, %sub_in_load_120

]]></node>
<StgValue><ssdm name="tmp_8_0_59"/></StgValue>
</operation>

<operation id="1498" st_id="129" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_8_0_60 = mul nsw i32 %sub_in_load_123, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_0_60"/></StgValue>
</operation>

<operation id="1499" st_id="129" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_8_0_61 = mul nsw i32 %sub_in_load_125, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_0_61"/></StgValue>
</operation>

<operation id="1500" st_id="129" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="11">
<![CDATA[
:383  %sub_in_load_126 = load i32* %sub_in_addr_126, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_126"/></StgValue>
</operation>

<operation id="1501" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:384  %tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %i, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1502" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:385  %tmp_6_0_62 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_4, i1 true)

]]></node>
<StgValue><ssdm name="tmp_6_0_62"/></StgValue>
</operation>

<operation id="1503" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="64" op_0_bw="10">
<![CDATA[
:386  %tmp_7_0_62 = zext i10 %tmp_6_0_62 to i64

]]></node>
<StgValue><ssdm name="tmp_7_0_62"/></StgValue>
</operation>

<operation id="1504" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:387  %sub_in_addr_127 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_0_62

]]></node>
<StgValue><ssdm name="sub_in_addr_127"/></StgValue>
</operation>

<operation id="1505" st_id="129" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="11">
<![CDATA[
:388  %sub_in_load_127 = load i32* %sub_in_addr_127, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_127"/></StgValue>
</operation>

<operation id="1506" st_id="129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:522  %tmp_8_1_60 = mul nsw i32 %sub_in_load_121, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_1_60"/></StgValue>
</operation>

<operation id="1507" st_id="129" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %tmp_8_1_61 = mul nsw i32 %sub_in_load_123, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_1_61"/></StgValue>
</operation>

<operation id="1508" st_id="129" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_8_1_62 = mul nsw i32 %sub_in_load_125, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_1_62"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1509" st_id="130" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_8_0_60 = mul nsw i32 %sub_in_load_123, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_0_60"/></StgValue>
</operation>

<operation id="1510" st_id="130" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_8_0_61 = mul nsw i32 %sub_in_load_125, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_0_61"/></StgValue>
</operation>

<operation id="1511" st_id="130" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="11">
<![CDATA[
:388  %sub_in_load_127 = load i32* %sub_in_addr_127, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_127"/></StgValue>
</operation>

<operation id="1512" st_id="130" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %tmp_8_0_62 = mul nsw i32 %sub_in_load_127, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_0_62"/></StgValue>
</operation>

<operation id="1513" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:457  %tmp_s = add i11 %i, 65

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1514" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="64" op_0_bw="11">
<![CDATA[
:458  %tmp_7_1 = zext i11 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="1515" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:459  %sub_in_addr_128 = getelementptr [1152 x i32]* %sub_in, i64 0, i64 %tmp_7_1

]]></node>
<StgValue><ssdm name="sub_in_addr_128"/></StgValue>
</operation>

<operation id="1516" st_id="130" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="11">
<![CDATA[
:460  %sub_in_load_128 = load i32* %sub_in_addr_128, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_128"/></StgValue>
</operation>

<operation id="1517" st_id="130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:522  %tmp_8_1_60 = mul nsw i32 %sub_in_load_121, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_1_60"/></StgValue>
</operation>

<operation id="1518" st_id="130" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %tmp_8_1_61 = mul nsw i32 %sub_in_load_123, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_1_61"/></StgValue>
</operation>

<operation id="1519" st_id="130" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_8_1_62 = mul nsw i32 %sub_in_load_125, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_1_62"/></StgValue>
</operation>

<operation id="1520" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp124 = add i32 %tmp_8_1_59, %tmp_8_1_60

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1521" st_id="131" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_8_0_60 = mul nsw i32 %sub_in_load_123, %sub_in_load_122

]]></node>
<StgValue><ssdm name="tmp_8_0_60"/></StgValue>
</operation>

<operation id="1522" st_id="131" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_8_0_61 = mul nsw i32 %sub_in_load_125, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_0_61"/></StgValue>
</operation>

<operation id="1523" st_id="131" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %tmp_8_0_62 = mul nsw i32 %sub_in_load_127, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_0_62"/></StgValue>
</operation>

<operation id="1524" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  %tmp62 = add i32 %tmp_8_0_59, %tmp_8_0_60

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="1525" st_id="131" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="11">
<![CDATA[
:460  %sub_in_load_128 = load i32* %sub_in_addr_128, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_128"/></StgValue>
</operation>

<operation id="1526" st_id="131" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_8_1 = mul nsw i32 %sub_in_load_128, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1527" st_id="131" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %tmp_8_1_61 = mul nsw i32 %sub_in_load_123, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_1_61"/></StgValue>
</operation>

<operation id="1528" st_id="131" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_8_1_62 = mul nsw i32 %sub_in_load_125, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_1_62"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1529" st_id="132" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_8_0_61 = mul nsw i32 %sub_in_load_125, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_0_61"/></StgValue>
</operation>

<operation id="1530" st_id="132" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %tmp_8_0_62 = mul nsw i32 %sub_in_load_127, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_0_62"/></StgValue>
</operation>

<operation id="1531" st_id="132" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_8_1 = mul nsw i32 %sub_in_load_128, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1532" st_id="132" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:523  %tmp_8_1_61 = mul nsw i32 %sub_in_load_123, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_1_61"/></StgValue>
</operation>

<operation id="1533" st_id="132" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_8_1_62 = mul nsw i32 %sub_in_load_125, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_1_62"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1534" st_id="133" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_8_0_61 = mul nsw i32 %sub_in_load_125, %sub_in_load_124

]]></node>
<StgValue><ssdm name="tmp_8_0_61"/></StgValue>
</operation>

<operation id="1535" st_id="133" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %tmp_8_0_62 = mul nsw i32 %sub_in_load_127, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_0_62"/></StgValue>
</operation>

<operation id="1536" st_id="133" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_8_1 = mul nsw i32 %sub_in_load_128, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1537" st_id="133" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_8_1_62 = mul nsw i32 %sub_in_load_125, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_1_62"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1538" st_id="134" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %tmp_8_0_62 = mul nsw i32 %sub_in_load_127, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_0_62"/></StgValue>
</operation>

<operation id="1539" st_id="134" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_8_1 = mul nsw i32 %sub_in_load_128, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1540" st_id="134" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  %tmp_8_1_62 = mul nsw i32 %sub_in_load_125, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_1_62"/></StgValue>
</operation>

<operation id="1541" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:582  %tmp125 = add i32 %tmp_8_1_61, %tmp_8_1_62

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1542" st_id="135" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:389  %tmp_8_0_62 = mul nsw i32 %sub_in_load_127, %sub_in_load_126

]]></node>
<StgValue><ssdm name="tmp_8_0_62"/></StgValue>
</operation>

<operation id="1543" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %tmp63 = add i32 %tmp_8_0_61, %tmp_8_0_62

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1544" st_id="135" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_8_1 = mul nsw i32 %sub_in_load_128, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1545" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %tmp123 = add i32 %tmp125, %tmp124

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="1546" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:584  %tmp119 = add i32 %tmp123, %tmp120

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="1547" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:585  %tmp111 = add i32 %tmp119, %tmp112

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1548" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:448  %tmp61 = add i32 %tmp63, %tmp62

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1549" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp57 = add i32 %tmp61, %tmp58

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1550" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:450  %tmp49 = add i32 %tmp57, %tmp50

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1551" st_id="136" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_8_1 = mul nsw i32 %sub_in_load_128, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="1552" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:525  %tmp68 = add i32 %tmp_8_1_1, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1553" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:586  %tmp95 = add i32 %tmp111, %tmp96

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1554" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:451  %tmp33 = add i32 %tmp49, %tmp34

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1555" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:452  %tmp_1_0_s = add nsw i32 %tmp33, %tmp2

]]></node>
<StgValue><ssdm name="tmp_1_0_s"/></StgValue>
</operation>

<operation id="1556" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="64" op_0_bw="11">
<![CDATA[
:453  %tmp_3 = zext i11 %i to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1557" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:454  %sub_out_addr = getelementptr [1024 x i32]* %sub_out, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="sub_out_addr"/></StgValue>
</operation>

<operation id="1558" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:455  store i32 %tmp_1_0_s, i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp67 = add i32 %tmp69, %tmp68

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="1560" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:531  %tmp66 = add i32 %tmp70, %tmp67

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1561" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp65 = add i32 %tmp73, %tmp66

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1562" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1563" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1565" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:456  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1568" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:555  %tmp64 = add i32 %tmp80, %tmp65

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1569" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_1_1_s = add nsw i32 %tmp95, %tmp64

]]></node>
<StgValue><ssdm name="tmp_1_1_s"/></StgValue>
</operation>

<operation id="1570" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:588  %sub_out_addr_1 = getelementptr [1024 x i32]* %sub_out, i64 0, i64 %tmp_7_0_62

]]></node>
<StgValue><ssdm name="sub_out_addr_1"/></StgValue>
</operation>

<operation id="1571" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:589  store i32 %tmp_1_1_s, i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1572" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="0">
<![CDATA[
:590  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1573" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
