# RISC-V SoC Tapeout Program (VSD)

Welcome to my learning repository for the **RISC-V Reference SoC Tapeout Program** by VSD.

This repo is a simple week-by-week record of my progress, notes, and tasks.  
The goal is to move step by step from **RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout** using open-source tools.

---

## ğŸ“… Weekly Progress

- **Week 0** â†’ Environment setup & tools installation
- **Week 1** â†’ RTL design basics (coming soon)
- **Week 2** â†’ Logic synthesis and verification (upcoming)
- More weeks will follow...

---

## Program Overview

- **Learning Path**: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout  
- **Tools**: Yosys, Icarus Verilog, GTKWave, Magic VLSI, OpenLane  
- **Collaboration**: Part of India's RISC-V tapeout initiative  
- **Impact**: Learning by doing, with real-world semiconductor flows  

---

## Acknowledgment

Thanks to **Kunal Ghosh** and the **VSD team** for running this program and giving us the chance to learn and contribute.

---

ğŸ‘¨â€ğŸ’» Participant: [TheVoltageVikingRam](https://github.com/Z9CK)
