# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 6.4e-05 2048 0.32 7500 346624 64.6374 39.4232 5289.05 1163.68 6557.07 6557.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 6.4e-05 2048 0.32 7500 346752 65.0314 39.365 6382.24 1166.51 7653.43 7653.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 6.4e-05 2048 0.32 7500 346880 64.5596 39.2745 6637.24 1165.77 7907.1 7907.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 6.4e-05 2048 0.32 7500 346368 64.7324 39.2881 6195.11 1164.4 7463.81 7464.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 6.4e-05 2048 0.32 7500 346400 65.096 39.3644 6249.88 1165.56 7520.18 7520.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 6.4e-05 2048 0.32 7500 345856 64.7167 39.2172 6400.2 1164.01 7668.43 7668.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 6.4e-05 2048 0.32 7500 345600 65.0464 39.3185 6430.96 1164.56 7700.16 7700.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 6.4e-05 2048 0.32 7500 346112 64.774 39.3286 6225 1165.38 7494.75 7494.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 6.4e-05 2048 0.32 7500 345600 64.9604 39.3744 6309.64 1166.9 7581.14 7581.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 6.4e-05 2048 0.32 7500 345600 65.2468 39.4898 6766.73 1168.42 8040.16 8040.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 6.4e-05 2048 0.32 7500 344064 64.938 39.2818 7791.35 1168 9063.86 9064.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 6.4e-05 2048 0.32 7500 346880 64.6778 39.2158 5434.45 1165.27 6703.9 6704.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 6.4e-05 2048 0.32 7500 346880 64.8377 39.237 5493.26 1165.32 6762.93 6763.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 6.4e-05 2048 0.32 7500 346752 64.8472 39.2786 5444.67 1165.46 6714.53 6714.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 6.4e-05 2048 0.32 7500 346752 64.9483 39.3833 5589.87 1164.46 6858.93 6859.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 6.4e-05 2048 0.32 7500 346624 64.6019 39.1452 5439.76 1164.53 6708.31 6708.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 6.4e-05 2048 0.32 7500 346752 64.9633 39.3379 6477.56 1166.52 7748.65 7748.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 6.4e-05 2048 0.32 7500 346880 64.5915 39.2255 6333.68 1164.62 7602.38 7602.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 6.4e-05 2048 0.32 7500 346368 64.6377 39.2549 6734.39 1164.62 8003.19 8003.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 6.4e-05 2048 0.32 7500 346400 65.047 39.4643 6664.77 1165.83 7935.39 7935.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 6.4e-05 2048 0.32 7500 345856 64.6877 39.2508 6716.62 1164.08 7984.91 7985.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 6.4e-05 2048 0.32 7500 345600 65.0368 39.3913 6598.05 1165.62 7868.39 7868.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 6.4e-05 2048 0.32 7500 346112 64.7554 39.3674 6326.53 1166.35 7597.28 7597.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 6.4e-05 2048 0.32 7500 345600 64.8947 39.3933 7376.43 1168.21 8649.21 8649.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 6.4e-05 2048 0.32 7500 345600 65.2409 39.4747 7431.07 1168.73 8704.81 8705.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 6.4e-05 2048 0.32 7500 344064 64.9263 39.2484 6717.02 1167.16 7988.64 7988.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 6.4e-05 2048 0.32 7500 346624 64.6815 39.2363 5131.79 1165.63 6401.61 6401.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 6.4e-05 2048 0.32 7500 346560 64.9171 39.3226 5772.96 1166.19 7043.67 7043.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 6.4e-05 2048 0.32 7500 346752 64.8616 39.3707 5385.07 1166.25 6655.84 6656.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 6.4e-05 2048 0.32 7500 346304 65.0608 39.3183 5442.9 1165.78 6713.35 6713.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 6.4e-05 2048 0.32 7500 346112 64.7629 39.3219 5226.14 1165.08 6495.58 6495.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 6.4e-05 2048 0.32 7500 346752 64.9445 39.3792 6785.92 1165.4 8055.93 8056.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 6.4e-05 2048 0.32 7500 345600 64.5439 39.1584 4706.28 1162.69 5972.96 5973.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 6.4e-05 2048 0.32 7500 346240 64.79 39.3121 6551.04 1167.12 7822.54 7822.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 6.4e-05 2048 0.32 7500 345600 64.9304 39.4415 4568.1 1169.25 5842 5842.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 6.4e-05 2048 0.32 7500 346368 64.6915 39.2532 6168.9 1164.22 7437.34 7437.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 6.4e-05 2048 0.32 7500 345600 64.9325 39.4252 4391.75 1167.9 5664.28 5664.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 6.4e-05 2048 0.32 7500 346400 65.0793 39.3543 6408.67 1165.83 7679.21 7679.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 6.4e-05 2048 0.32 7500 345600 65.2308 39.4732 4491.61 1169.62 5766.21 5766.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 6.4e-05 2048 0.32 7500 345856 64.6741 39.3049 8113.7 1163.91 9381.88 9382.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 6.4e-05 2048 0.32 7500 344064 64.7328 39.2271 5286.75 1164.62 6555.61 6555.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 6.4e-05 2048 0.32 7500 345600 65.0059 39.3032 7773.43 1165.76 9043.78 9044.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 6.4e-05 2048 0.32 7500 345600 64.8327 39.4498 5269.6 1165.47 6539.62 6539.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 6.4e-05 2048 0.32 7500 346112 64.7208 39.2644 7575.49 1166.38 8846.14 8846.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 6.4e-05 2048 0.32 7500 344064 64.9462 39.3572 5054.94 1166.08 6325.59 6325.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 6.4e-05 2048 0.32 7500 345600 64.9078 39.6891 6651.19 1168.06 7924.12 7924.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 6.4e-05 2048 0.32 7500 344064 65.3077 39.5011 4635.75 1172.51 5913.34 5913.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 6.4e-05 2048 0.32 7500 345600 65.222 39.4246 6883.61 1168.7 8157.23 8157.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 6.4e-05 2048 0.32 7500 342400 64.7756 39.1529 4954.52 1161.17 6219.89 6220.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 6.4e-05 2048 0.32 7512 346880 64.643 39.2806 5079.34 1164.55 6348.1 6348.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 6.4e-05 2048 0.32 7512 346880 65.0654 39.2942 5386.13 1164.09 6654.86 6655.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 6.4e-05 2048 0.32 7512 346752 64.8407 39.3152 5296.91 1165.48 6566.82 6567.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 6.4e-05 2048 0.32 7512 346368 64.6745 39.2195 3414.5 1165.27 4683.93 4684.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 6.4e-05 2048 0.32 7512 346304 65.031 39.4015 6100.23 1164.97 7369.92 7370.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 6.4e-05 2048 0.32 7512 345856 64.6444 39.2565 3859.76 1165.01 5128.95 5129.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 6.4e-05 2048 0.32 7512 346624 64.7138 39.1858 5641.23 1164.76 6910.15 6910.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 6.4e-05 2048 0.32 7512 346112 64.6716 39.3139 3617.9 1165.37 4887.53 4887.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 6.4e-05 2048 0.32 7512 346752 65.0432 39.492 6529.97 1166.52 7801.31 7801.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 6.4e-05 2048 0.32 7512 345600 64.654 39.3591 4554.39 1163.79 5822.46 5822.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 6.4e-05 2048 0.32 7512 346880 64.71 39.2708 6222.75 1164.15 7491.16 7491.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 6.4e-05 2048 0.32 7512 346880 64.5951 39.2652 4444.47 1165.99 5714.6 5714.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 6.4e-05 2048 0.32 7512 346368 64.621 39.2172 7899.43 1164.23 9167.77 9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 6.4e-05 2048 0.32 7512 345600 64.9049 39.369 5081.6 1167.66 6353.8 6354.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 6.4e-05 2048 0.32 7512 346400 65.003 39.4808 7769.26 1166.4 9040.42 9040.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 6.4e-05 2048 0.32 7512 345600 65.2138 39.4192 5255.39 1169.37 6529.66 6529.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 6.4e-05 2048 0.32 7512 345856 64.6441 39.3179 7626.03 1165.04 8895.3 8895.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 6.4e-05 2048 0.32 7512 344064 64.7352 39.3493 5006.39 1165.48 6276.24 6276.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 6.4e-05 2048 0.32 7512 345600 65.0312 39.3995 7376.84 1165.84 8647.39 8647.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 6.4e-05 2048 0.32 7512 345600 64.8027 39.4408 4752.91 1166.4 6023.82 6024.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 6.4e-05 2048 0.32 7512 346112 64.716 39.2758 7060.12 1165.55 8329.95 8330.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 6.4e-05 2048 0.32 7512 344064 64.9321 39.4126 4736 1166.22 6006.84 6007.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 6.4e-05 2048 0.32 7500 346880 64.5318 39.3651 5747.46 1164.16 7015.8 7016.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 6.4e-05 2048 0.32 7500 346880 64.857 39.3272 5167.4 1165.32 6437.18 6437.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 6.4e-05 2048 0.32 7500 346880 64.5713 39.2619 3335.18 1165.3 4604.58 4604.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 6.4e-05 2048 0.32 7500 346752 64.8404 39.2648 5496.03 1165.27 6765.68 6765.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 6.4e-05 2048 0.32 7500 346368 64.6743 39.2251 3547.41 1166 4817.59 4817.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 6.4e-05 2048 0.32 7500 346304 64.9726 39.2691 5872.89 1166.27 7143.68 7143.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 6.4e-05 2048 0.32 7500 345856 64.6796 39.1924 3706.26 1163.6 4974.01 4974.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 6.4e-05 2048 0.32 7500 346624 64.4885 39.1638 5908.96 1163.68 7176.57 7176.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 6.4e-05 2048 0.32 7500 346112 64.7413 39.4036 3749.35 1165.36 5019.14 5019.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 6.4e-05 2048 0.32 7500 346752 64.974 39.3388 6515.59 1165.22 7785.4 7785.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 6.4e-05 2048 0.32 7500 345600 64.5496 39.3566 4661.93 1162.7 5928.81 5929.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 6.4e-05 2048 0.32 7500 346880 64.5345 39.2316 6335.99 1165.53 7605.56 7605.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 6.4e-05 2048 0.32 7500 346880 64.5897 39.3481 4447.43 1166.12 5717.76 5717.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 6.4e-05 2048 0.32 7500 346368 64.6612 39.2248 7669.58 1164.6 8938.34 8938.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 6.4e-05 2048 0.32 7500 345600 64.8799 39.364 5156.63 1167.1 6428.25 6428.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 6.4e-05 2048 0.32 7500 346400 65.0178 39.36 7679.75 1166.69 8951.09 8951.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 6.4e-05 2048 0.32 7500 345600 65.1931 39.4221 5128.53 1169.49 6402.91 6403.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 6.4e-05 2048 0.32 7500 345856 64.6656 39.2908 7436.71 1164.76 8705.7 8705.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 6.4e-05 2048 0.32 7500 344064 64.7183 39.25 4846.45 1164.5 6115.19 6115.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 6.4e-05 2048 0.32 7500 345600 65.0266 39.3401 7192.42 1164.84 8461.9 8462.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 6.4e-05 2048 0.32 7500 345600 64.824 39.4023 4777.44 1165.28 6047.22 6047.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 6.4e-05 2048 0.32 7500 346112 64.7324 39.2272 6878.02 1165.29 8147.53 8147.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 6.4e-05 2048 0.32 7500 344064 64.902 39.3404 4844.63 1166.21 6115.36 6115.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 6.4e-05 2048 0.32 7520 346880 64.6618 39.214 5049.03 1164.21 6317.4 6317.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 6.4e-05 2048 0.32 7520 346624 64.6461 39.2581 3247.25 1163.85 4515.27 4515.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 6.4e-05 2048 0.32 7520 346880 64.987 39.3102 5161.24 1164.16 6429.99 6430.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 6.4e-05 2048 0.32 7520 346880 64.8201 39.397 3326.52 1165.6 4596.61 4596.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 6.4e-05 2048 0.32 7520 347136 64.6759 39.3519 5594.7 1165.35 6864.37 6864.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 6.4e-05 2048 0.32 7520 346368 64.5857 39.3194 3571.78 1164.32 4840.27 4840.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 6.4e-05 2048 0.32 7520 346752 64.9102 39.284 5498.2 1163.63 6766.3 6766.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 6.4e-05 2048 0.32 7520 345856 64.6825 39.2216 3503.08 1165.08 4772.35 4772.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 6.4e-05 2048 0.32 7520 345408 64.9927 39.3841 2867.39 1166.39 4138.43 4138.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 6.4e-05 2048 0.32 7520 346624 64.6466 39.1882 5342.97 1163.65 6610.73 6610.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 6.4e-05 2048 0.32 7520 346112 64.7076 39.3456 3422.18 1165.19 4691.7 4691.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 6.4e-05 2048 0.32 7520 345600 64.7654 39.3364 2859.92 1168.06 4132.37 4132.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 6.4e-05 2048 0.32 7520 346752 65.0114 39.428 7928.82 1165.41 9198.95 9199.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 6.4e-05 2048 0.32 7520 345600 64.6452 39.2968 5012.23 1162.88 6279.32 6279.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 6.4e-05 2048 0.32 7520 343872 64.8822 39.258 4125.05 1164.53 5394 5394.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 6.4e-05 2048 0.32 7520 346880 64.7156 39.3564 7410.41 1165.3 8680.06 8680.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 6.4e-05 2048 0.32 7520 346880 64.4692 39.1924 4982.9 1164.71 6251.54 6251.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 6.4e-05 2048 0.32 7520 345600 64.6034 39.2309 4158.52 1165.45 5428.07 5428.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 6.4e-05 2048 0.32 7520 346368 64.5831 39.2686 7018.9 1164.69 8287.72 8287.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 6.4e-05 2048 0.32 7520 345600 64.7852 39.322 4569.44 1167.94 5841.76 5841.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 6.4e-05 2048 0.32 7520 345600 64.5523 39.328 3951.1 1164.59 5219.84 5220.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 6.4e-05 2048 0.32 7520 346400 65.1018 39.3685 6890.95 1166.78 8162.48 8162.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 6.4e-05 2048 0.32 7520 345600 65.1957 39.4728 4806.42 1169.46 6080.82 6081.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 6.4e-05 2048 0.32 7520 343200 65.3094 39.4396 3953.73 1167.98 5226.73 5226.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 6.4e-05 2048 0.32 7520 345856 64.6515 39.3598 6741.2 1164.75 8010.23 8010.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 6.4e-05 2048 0.32 7520 344064 64.7669 39.3957 4683.92 1164.26 5952.61 5952.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 6.4e-05 2048 0.32 7520 344064 65.1028 39.4752 3836.22 1169.64 5110.72 5110.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 6.4e-05 2048 0.32 7520 345600 64.9179 39.5359 6581.93 1164.66 7851.32 7851.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 6.4e-05 2048 0.32 7520 345600 64.6383 39.2557 4703.72 1165.46 5973.35 5973.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 6.4e-05 2048 0.32 7520 342720 65.3786 39.456 3863.66 1169.61 5138.39 5138.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 6.4e-05 2048 0.32 7520 346112 64.7085 39.4063 6621.18 1166.35 7891.92 7892.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 6.4e-05 2048 0.32 7520 344064 64.9134 39.3796 4461.89 1167.02 5733.48 5733.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 6.4e-05 2048 0.32 7520 344064 65.3137 39.5135 4038.05 1172.01 5315.17 5315.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 6.4e-05 2048 0.32 7520 346368 64.7569 39.28 5124.36 1166.67 6395.35 6395.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 6.4e-05 2048 0.32 7520 346112 64.7068 39.3628 3292.69 1166.01 4563.05 4563.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 6.4e-05 2048 0.32 7520 346240 65.0713 39.5295 5802.21 1177.37 7084.48 7084.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 6.4e-05 2048 0.32 7520 346240 64.8549 39.3954 3699.09 1166 4969.62 4969.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 6.4e-05 2048 0.32 7520 345600 64.9477 39.3735 3019.44 1164.71 4288.74 4288.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 6.4e-05 2048 0.32 7520 346368 64.8498 39.3314 5376 1166.24 6646.68 6646.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 6.4e-05 2048 0.32 7520 345600 64.8116 39.3283 3500.3 1166.76 4771.47 4771.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 6.4e-05 2048 0.32 7520 344448 64.9157 39.3727 2866.18 1166.9 4137.64 4137.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 6.4e-05 2048 0.32 7520 346304 64.9855 39.3975 7686.41 1165.01 8956.08 8956.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 6.4e-05 2048 0.32 7520 345856 64.6292 39.3124 4824.23 1164.1 6092.54 6092.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 6.4e-05 2048 0.32 7520 345408 64.976 39.4233 3909.69 1165.59 5179.95 5180.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 6.4e-05 2048 0.32 7520 346112 64.673 39.2438 7061.88 1166.01 8332.1 8332.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 6.4e-05 2048 0.32 7520 346112 64.7257 39.4156 4327.39 1166.36 5598.17 5598.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 6.4e-05 2048 0.32 7520 345600 64.7877 39.4141 3562.56 1167.26 4834.29 4834.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 6.4e-05 2048 0.32 7520 346176 65.1124 39.3667 7342.02 1167.92 8614.7 8614.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 6.4e-05 2048 0.32 7520 344448 64.922 39.2828 4732.8 1165.79 6003.07 6003.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 6.4e-05 2048 0.32 7520 343872 64.8641 39.3005 4170.07 1165.61 5440.13 5440.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 6.4e-05 2048 0.32 7520 343296 65.2628 39.5459 3710.23 1170.77 4986.08 4986.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 6.4e-05 2048 0.32 7520 346240 64.8462 39.6059 6861.18 1167.87 8133.79 8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 6.4e-05 2048 0.32 7520 345600 64.8588 39.3656 4675.96 1168.46 5948.92 5949.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 6.4e-05 2048 0.32 7520 345600 64.618 39.2458 3915.49 1165.1 5184.72 5184.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 6.4e-05 2048 0.32 7520 343040 65.0334 39.3296 3835.2 1170.19 5110.03 5110.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 6.4e-05 2048 0.32 7520 345600 64.8102 39.3563 6481.75 1167.55 7753.74 7753.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 6.4e-05 2048 0.32 7520 345600 64.7609 39.3232 4629.4 1167.85 5901.6 5901.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 6.4e-05 2048 0.32 7520 343296 65.6003 39.4388 3781.89 1169.68 5056.9 5057.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 6.4e-05 2048 0.32 7520 344064 65.2896 39.4758 3548.22 1173.35 4826.6 4826.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 6.4e-05 2048 0.32 7520 346400 65.1372 39.3466 6731.81 1165.97 8002.54 8002.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 6.4e-05 2048 0.32 7520 345600 65.1882 39.4116 4565.03 1169.5 5839.41 5839.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 6.4e-05 2048 0.32 7520 343200 65.3024 39.3972 3949.82 1168 5222.78 5222.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 6.4e-05 2048 0.32 7520 342400 64.7343 39.1263 3594.32 1160.86 4859.31 4859.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 6.4e-05 2048 0.32 7536 346880 64.6246 39.3893 5529.76 1165.15 6799.2 6799.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 6.4e-05 2048 0.32 7536 346624 64.5733 39.2187 3552.35 1163.84 4820.25 4820.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 6.4e-05 2048 0.32 7536 346368 64.5578 39.2114 2941.93 1164.27 4210.25 4210.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 6.4e-05 2048 0.32 7536 346880 64.8957 39.5021 5370.97 1164.06 6639.71 6639.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 6.4e-05 2048 0.32 7536 346880 64.5378 39.3032 3512.56 1165.41 4782.07 4782.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 6.4e-05 2048 0.32 7536 345600 64.9204 39.5378 2858.03 1165.51 4128.27 4128.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 6.4e-05 2048 0.32 7536 346752 64.7679 39.3049 7486.14 1166.28 8756.78 8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 6.4e-05 2048 0.32 7536 346368 64.5681 39.3895 4700.27 1164.41 5968.92 5969.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 6.4e-05 2048 0.32 7536 345600 64.6321 39.2757 3777.47 1163.59 5045.23 5045.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 6.4e-05 2048 0.32 7536 345600 64.7544 39.4122 3196.53 1167.3 4468.28 4468.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 6.4e-05 2048 0.32 7536 346304 64.9251 39.3111 6911.07 1164.98 8180.56 8180.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 6.4e-05 2048 0.32 7536 345856 64.5481 39.331 4361.55 1164.76 5630.45 5630.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 6.4e-05 2048 0.32 7536 345408 65.0093 39.3868 3573.09 1165.5 4843.26 4843.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 6.4e-05 2048 0.32 7536 344064 64.5867 39.362 3203.22 1164.22 4471.67 4471.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 6.4e-05 2048 0.32 7536 346624 64.5617 39.1985 6526.33 1164.49 7794.86 7795.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 6.4e-05 2048 0.32 7536 346112 64.5899 39.2228 4115.91 1165.56 5385.55 5385.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 6.4e-05 2048 0.32 7536 345600 64.7575 39.4984 3375.26 1167.92 4647.72 4647.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 6.4e-05 2048 0.32 7536 344064 64.7436 39.2824 2978.53 1166.07 4248.9 4249.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 6.4e-05 2048 0.32 7536 346752 64.9536 39.3783 6590.53 1165.33 7860.46 7860.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 6.4e-05 2048 0.32 7536 345600 64.6391 39.2913 4552.52 1162.71 5819.44 5819.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 6.4e-05 2048 0.32 7536 343872 64.9104 39.5134 3836.56 1164.67 5105.91 5106.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 6.4e-05 2048 0.32 7536 345600 64.3609 39.1584 3875.74 1163.5 5143.03 5143.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 6.4e-05 2048 0.32 7536 346880 64.5197 39.2715 6522.92 1165.41 7792.41 7792.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 6.4e-05 2048 0.32 7536 346880 64.4587 39.1953 4674.26 1164.87 5943.06 5943.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 6.4e-05 2048 0.32 7536 345600 64.626 39.391 3834.32 1165.29 5103.9 5104.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 6.4e-05 2048 0.32 7536 345600 64.3315 39.2217 3574.58 1162.44 4840.84 4841.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 6.4e-05 2048 0.32 7500 346112 64.7674 39.4688 5724.37 1167.31 6996.2 6996.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 6.4e-05 2048 0.32 7500 345600 64.7987 39.281 3660.32 1167.52 4932.19 4932.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 6.4e-05 2048 0.32 7500 345600 64.8127 39.4661 3004.92 1166.53 4276.01 4276.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 6.4e-05 2048 0.32 7500 346240 65.0759 39.3663 5381.81 1166.9 6653.43 6653.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 6.4e-05 2048 0.32 7500 346240 64.8077 39.365 3451.55 1167.11 4723.11 4723.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 6.4e-05 2048 0.32 7500 345600 65.0289 39.3575 2872.69 1164.83 4142.17 4142.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 6.4e-05 2048 0.32 7500 345600 64.937 39.4385 2465.45 1169.24 3739.33 3739.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 6.4e-05 2048 0.32 7500 346368 64.8538 39.3315 7353.36 1166.49 8624.33 8624.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 6.4e-05 2048 0.32 7500 345600 64.7824 39.3236 4551.22 1166.27 5821.87 5822.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 6.4e-05 2048 0.32 7500 344448 64.8961 39.2888 3698.29 1165.8 4968.55 4968.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 6.4e-05 2048 0.32 7500 345600 64.9177 39.3148 3157.27 1167.09 4428.87 4429.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 6.4e-05 2048 0.32 7500 345856 65.103 39.5704 6747.11 1165.93 8018 8018.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 6.4e-05 2048 0.32 7500 344960 64.9319 39.5701 4265.3 1167.16 5537.23 5537.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 6.4e-05 2048 0.32 7500 345408 65.0146 39.5076 3495.18 1166.51 4766.48 4766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 6.4e-05 2048 0.32 7500 344064 64.7109 39.2426 3134.65 1164.71 4403.58 4403.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 6.4e-05 2048 0.32 7500 345600 64.8324 39.315 6497.44 1167.38 7769.24 7769.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 6.4e-05 2048 0.32 7500 345088 64.9211 39.4225 4212.17 1169.23 5486.02 5486.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 6.4e-05 2048 0.32 7500 345600 64.8962 39.3943 3455.55 1168.07 4728.18 4728.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 6.4e-05 2048 0.32 7500 344064 64.92 39.3733 3012.96 1167.03 4284.55 4284.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 6.4e-05 2048 0.32 7500 346176 65.0921 39.4068 6822.5 1167.14 8094.41 8094.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 6.4e-05 2048 0.32 7500 344448 64.9029 39.4276 4843.36 1165.98 6113.94 6114.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 6.4e-05 2048 0.32 7500 343872 65.1833 39.4623 3986.03 1164.83 5255.79 5256.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 6.4e-05 2048 0.32 7500 343296 65.2578 39.4936 3761.41 1169.68 5036.11 5036.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 6.4e-05 2048 0.32 7500 342720 65.3434 39.492 3444.5 1170.02 4719.63 4719.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 6.4e-05 2048 0.32 7500 346240 64.7958 39.446 6646.09 1166.16 7916.76 7917.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 6.4e-05 2048 0.32 7500 345600 64.9103 39.5191 4546.47 1169.24 5820.42 5820.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 6.4e-05 2048 0.32 7500 345600 64.8141 39.4818 3867.41 1166.26 5138.24 5138.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 6.4e-05 2048 0.32 7500 343040 65.2714 39.3852 3546.1 1168.94 4819.97 4820.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 6.4e-05 2048 0.32 7500 342400 64.7771 39.2004 3404.94 1161 4670.19 4670.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 6.4e-05 2048 0.32 7500 346368 64.6914 39.3441 5315.18 1166.64 6586.15 6586.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 6.4e-05 2048 0.32 7500 346112 64.7145 39.2165 3474.49 1165 4743.7 4743.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 6.4e-05 2048 0.32 7500 345600 64.8224 39.3683 2810 1167.5 4090.51 4090.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 6.4e-05 2048 0.32 7500 346112 64.7587 39.2415 2434.41 1166.42 3705.11 3705.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 6.4e-05 2048 0.32 7500 346240 64.9785 39.3222 7339.82 1166.89 8611.29 8611.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 6.4e-05 2048 0.32 7500 346240 64.7805 39.5292 4555.44 1167.12 5827.15 5827.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 6.4e-05 2048 0.32 7500 345600 65.012 39.274 3704.73 1165.76 4975.06 4975.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 6.4e-05 2048 0.32 7500 345600 64.9525 39.3463 3138.81 1169.15 4412.52 4412.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 6.4e-05 2048 0.32 7500 346368 64.8544 39.322 6758.2 1166.45 8029.09 8029.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 6.4e-05 2048 0.32 7500 345600 64.8093 39.3059 4220.82 1166.72 5491.94 5492.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 6.4e-05 2048 0.32 7500 344448 64.875 39.3013 3451.34 1165.97 4721.76 4721.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 6.4e-05 2048 0.32 7500 345600 64.8918 39.3534 3122.01 1167.12 4393.66 4393.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 6.4e-05 2048 0.32 7500 345600 64.8084 39.4419 2704.36 1165.28 3974.16 3974.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 6.4e-05 2048 0.32 7500 345856 65.0737 39.419 6425.06 1166.04 7695.88 7696.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 6.4e-05 2048 0.32 7500 344960 64.9235 39.4167 4061.01 1167.31 5332.93 5333.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 6.4e-05 2048 0.32 7500 345408 65.0473 39.3615 3414.01 1165.41 4684.1 4684.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 6.4e-05 2048 0.32 7500 344064 64.7219 39.2117 2985.75 1165.61 4255.56 4255.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 6.4e-05 2048 0.32 7500 344960 65.1636 39.4009 2641.92 1168.37 3915.12 3915.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 6.4e-05 2048 0.32 7500 346112 64.66 39.2219 5889.69 1165.21 7159.06 7159.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 6.4e-05 2048 0.32 7500 346112 64.7606 39.4047 3923.05 1165.34 5192.83 5193.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 6.4e-05 2048 0.32 7500 345600 64.9192 39.6227 3236.46 1168.09 4509.37 4509.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 6.4e-05 2048 0.32 7500 344064 64.9129 39.3095 2873.95 1166.06 4144.5 4144.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 6.4e-05 2048 0.32 7500 343040 65.2851 39.3681 2637.17 1169.16 3911.26 3911.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 6.4e-05 2048 0.32 7552 346112 64.6263 39.2736 5277.13 1167.32 6548.63 6548.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 6.4e-05 2048 0.32 7552 345600 64.7547 39.2584 3379.66 1166.45 4650.4 4650.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 6.4e-05 2048 0.32 7552 345600 64.683 39.4067 2788.38 1166.9 4059.63 4059.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 6.4e-05 2048 0.32 7552 345088 64.8858 39.3105 2404.9 1168.66 3678.04 3678.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 6.4e-05 2048 0.32 7552 346240 64.8719 39.328 7121.88 1165.79 8392.16 8392.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 6.4e-05 2048 0.32 7552 346240 64.6735 39.4162 4337.19 1166.99 5608.54 5608.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 6.4e-05 2048 0.32 7552 345600 64.7287 39.3176 3577.05 1164.56 4845.93 4846.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 6.4e-05 2048 0.32 7552 345600 64.7057 39.4474 3068.71 1169.15 4342.28 4342.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 6.4e-05 2048 0.32 7552 345600 65.0341 39.3732 2803.44 1169.7 4078.26 4078.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 6.4e-05 2048 0.32 7552 346368 64.6985 39.2989 6571.64 1167.15 7843.07 7843.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 6.4e-05 2048 0.32 7552 345600 64.6835 39.2511 4105.21 1166.73 5376.16 5376.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 6.4e-05 2048 0.32 7552 344448 64.8058 39.2955 3352.31 1165.88 4622.58 4622.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 6.4e-05 2048 0.32 7552 345600 64.7578 39.3605 2985.31 1168.09 4257.79 4258.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 6.4e-05 2048 0.32 7552 345600 64.5979 39.302 2625.66 1166.23 3896.07 3896.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 6.4e-05 2048 0.32 7552 345856 64.9379 39.401 6153.67 1166.86 7425.16 7425.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 6.4e-05 2048 0.32 7552 344960 64.8173 39.3066 3897.61 1167.41 5169.42 5169.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 6.4e-05 2048 0.32 7552 345408 64.8255 39.277 3291.92 1165.42 4561.73 4561.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 6.4e-05 2048 0.32 7552 344064 64.6102 39.1824 2883.35 1164.52 4151.95 4152.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 6.4e-05 2048 0.32 7552 344960 65.0055 39.838 2561.62 1167.21 3833.95 3834.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 6.4e-05 2048 0.32 7552 345600 64.7281 39.2362 5888.21 1167.07 7159.52 7159.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 6.4e-05 2048 0.32 7552 345088 64.9227 39.4436 3832.43 1167.83 5104.9 5105.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 6.4e-05 2048 0.32 7552 345600 64.7654 39.3264 3164.48 1167.08 4435.93 4436.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 6.4e-05 2048 0.32 7552 344064 64.7576 39.2472 2816.11 1167.19 4087.58 4087.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 6.4e-05 2048 0.32 7552 343040 65.0288 39.5494 2586.53 1180.37 3871.74 3871.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 6.4e-05 2048 0.32 7552 344064 65.3786 39.6299 2388.71 1172.41 3666.4 3666.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 6.4e-05 2048 0.32 7552 345984 64.8116 39.4583 5257.37 1166.88 6528.8 6529.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 6.4e-05 2048 0.32 7552 345856 64.6286 39.4051 5913.22 1166.69 7184.22 7184.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 6.4e-05 2048 0.32 7552 345600 64.7403 39.2381 3819.62 1166.4 5090.27 5090.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 6.4e-05 2048 0.32 7552 345600 64.6481 39.2684 3105.41 1166.57 4376.16 4376.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 6.4e-05 2048 0.32 7552 345088 64.8816 39.3544 2773.75 1169.21 4047.46 4047.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 6.4e-05 2048 0.32 7552 345600 64.7133 39.3125 2548.34 1168.28 3820.92 3821.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 6.4e-05 2048 0.32 7552 345600 64.7858 39.4505 2355.49 1168.2 3628.2 3628.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 6.4e-05 2048 0.32 7552 344064 64.6135 39.1982 2202.59 1165.32 3472 3472.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 6.4e-05 2048 0.32 7552 344064 64.7748 39.2419 2098.41 1166.24 3368.93 3369.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 6.4e-05 2048 0.32 7500 344064 64.7278 39.5302 2014.33 1164.23 3283.1 3283.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 6.4e-05 2048 0.32 7552 344064 64.6046 39.2869 1983.89 1164.51 3252.56 3252.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 6.4e-05 2048 0.32 7500 344960 65.2101 39.4189 2030.97 1167.38 3303.26 3303.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 6.4e-05 2048 0.32 7536 344960 65.1894 39.3617 2027.95 1167.22 3299.99 3300.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 6.4e-05 2048 0.32 7520 346112 64.6886 39.4647 2332.54 1166.49 3603.44 3603.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 6.4e-05 2048 0.32 7520 341760 64.9168 39.3124 3504.42 1166.6 4775.53 4775.75
