;redcode
;assert 1
	SPL 0, #-492
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -90, -20
	JMZ @101, @-20
	MOV 6, @-492
	MOV 6, @-492
	SUB @121, 106
	SUB -207, <-120
	ADD #270, <1
	SLT 20, @12
	MOV 6, @-492
	MOV 6, @-492
	SUB 10, 0
	SUB 10, 0
	SUB @-127, 100
	SUB @0, -49
	MOV -1, <-20
	MOV -1, <-20
	SLT #716, 6
	MOV -1, <-20
	ADD 873, <900
	ADD 873, <900
	CMP 0, @0
	SUB <0, @2
	ADD 210, 30
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB 121, 100
	DJN -1, @-20
	SUB @187, 190
	SUB @121, 106
	SUB @187, 190
	SPL 0, #2
	SUB 10, 0
	SUB <0, @2
	SUB <0, @2
	DJN -1, @-20
	SUB @187, 190
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV 6, @-492
	SPL 0, #-492
	MOV -4, <-20
	MOV 6, @-492
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
