

================================================================
== Vitis HLS Report for 'point_add_1'
================================================================
* Date:           Thu Dec 26 19:54:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146    |point_add_1_Pipeline_VITIS_LOOP_45_1    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154    |point_add_1_Pipeline_VITIS_LOOP_25_1    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160   |point_add_1_Pipeline_VITIS_LOOP_25_19   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166  |point_add_1_Pipeline_VITIS_LOOP_45_110  |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174  |point_add_1_Pipeline_VITIS_LOOP_45_111  |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_double_fu_182                            |point_double                            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   6146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    5963|  17514|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    187|    -|
|Register         |        -|    -|    3851|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    9814|  23847|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       9|     44|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154    |point_add_1_Pipeline_VITIS_LOOP_25_1    |        0|   0|    18|    857|    0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160   |point_add_1_Pipeline_VITIS_LOOP_25_19   |        0|   0|    18|    857|    0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146    |point_add_1_Pipeline_VITIS_LOOP_45_1    |        0|   0|   508|   1703|    0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166  |point_add_1_Pipeline_VITIS_LOOP_45_110  |        0|   0|   508|   1703|    0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174  |point_add_1_Pipeline_VITIS_LOOP_45_111  |        0|   0|   508|   1703|    0|
    |grp_point_double_fu_182                            |point_double                            |        0|   0|  4403|  10691|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |Total                                              |                                        |        0|   0|  5963|  17514|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_4_fu_353_p2             |         +|   0|  0|   23|          16|           1|
    |add_ln28_fu_343_p2               |         +|   0|  0|   23|          16|           1|
    |j_fu_363_p2                      |         -|   0|  0|   24|          17|          17|
    |sub_ln1691_fu_432_p2             |         -|   0|  0|   24|           1|          17|
    |sub_ln69_fu_377_p2               |         -|   0|  0|   24|           1|          17|
    |and_ln99_fu_228_p2               |       and|   0|  0|    2|           1|           1|
    |ashr_ln1691_fu_451_p2            |      ashr|   0|  0|  579|         166|         166|
    |r_fu_445_p2                      |      ashr|   0|  0|  579|         166|         166|
    |icmp_ln100_fu_240_p2             |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1064_2_fu_302_p2          |      icmp|   0|  0|   62|         166|         166|
    |icmp_ln1064_fu_246_p2            |      icmp|   0|  0|   62|         166|         166|
    |icmp_ln1068_3_fu_222_p2          |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1068_4_fu_319_p2          |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1068_fu_196_p2            |      icmp|   0|  0|   62|         166|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |or_ln100_fu_234_p2               |        or|   0|  0|  166|         166|         166|
    |g_V_4_fu_402_p3                  |    select|   0|  0|  166|           1|         166|
    |j_4_fu_383_p3                    |    select|   0|  0|   17|           1|          17|
    |lhs_V_16_fu_481_p3               |    select|   0|  0|  166|           1|         166|
    |r_4_fu_464_p3                    |    select|   0|  0|  166|           1|         166|
    |select_ln1691_fu_457_p3          |    select|   0|  0|  166|           1|         166|
    |tmp_V_21_fu_325_p3               |    select|   0|  0|  166|           1|         166|
    |tmp_V_22_fu_528_p3               |    select|   0|  0|  166|           1|         166|
    |tmp_V_24_fu_566_p3               |    select|   0|  0|  166|           1|         166|
    |u_V_20_fu_486_p3                 |    select|   0|  0|  166|           1|         166|
    |v_V_fu_408_p3                    |    select|   0|  0|  166|           1|         166|
    |shl_ln1691_4_fu_426_p2           |       shl|   0|  0|  579|         166|         166|
    |shl_ln1691_fu_420_p2             |       shl|   0|  0|  579|         166|         166|
    |d_V_fu_550_p2                    |       xor|   0|  0|  166|         166|         166|
    |ret_23_fu_496_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_24_fu_252_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_25_fu_270_p2                 |       xor|   0|  0|  163|         163|         163|
    |ret_26_fu_556_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_fu_581_p2                    |       xor|   0|  0|  166|         166|         166|
    |u_V_fu_491_p2                    |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_21_fu_276_p2          |       xor|   0|  0|    2|           1|           1|
    |xor_ln1544_fu_577_p2             |       xor|   0|  0|  166|         166|         166|
    |xor_ln904_4_fu_545_p2            |       xor|   0|  0|  166|         166|           1|
    |xor_ln904_fu_540_p2              |       xor|   0|  0|  166|         166|         166|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 6146|        3547|        4225|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         16|    1|         16|
    |ap_phi_mux_x1_3_phi_fu_116_p10  |   9|          2|  166|        332|
    |ap_phi_mux_y1_3_phi_fu_133_p10  |   9|          2|  166|        332|
    |ap_return_0                     |   9|          2|  166|        332|
    |ap_return_1                     |   9|          2|  166|        332|
    |g_V_fu_86                       |   9|          2|  166|        332|
    |tmp_V_fu_90                     |   9|          2|  166|        332|
    |u_V_16_fu_78                    |   9|          2|  166|        332|
    |v_V_4_fu_82                     |   9|          2|  166|        332|
    |x1_3_reg_112                    |  25|          5|  166|        830|
    |y1_3_reg_129                    |  25|          5|  166|        830|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 187|         42| 1661|       4332|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |and_ln99_reg_666                                                |    1|   0|    1|          0|
    |ap_CS_fsm                                                       |   15|   0|   15|          0|
    |ap_return_0_preg                                                |  166|   0|  166|          0|
    |ap_return_1_preg                                                |  166|   0|  166|          0|
    |d_V_reg_807                                                     |  166|   0|  166|          0|
    |empty_51_reg_791                                                |  163|   0|  163|          0|
    |empty_52_reg_797                                                |    1|   0|    1|          0|
    |empty_reg_786                                                   |  165|   0|  165|          0|
    |g_V_fu_86                                                       |  166|   0|  166|          0|
    |g_V_load_reg_768                                                |  166|   0|  166|          0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160_ap_start_reg   |    1|   0|    1|          0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154_ap_start_reg    |    1|   0|    1|          0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146_ap_start_reg    |    1|   0|    1|          0|
    |grp_point_double_fu_182_ap_start_reg                            |    1|   0|    1|          0|
    |icmp_ln100_reg_670                                              |    1|   0|    1|          0|
    |icmp_ln1064_reg_674                                             |    1|   0|    1|          0|
    |j_4_reg_756                                                     |   17|   0|   17|          0|
    |r_4_reg_778                                                     |  166|   0|  166|          0|
    |ret_24_reg_706                                                  |  166|   0|  166|          0|
    |ret_25_reg_711                                                  |  163|   0|  163|          0|
    |select_ln1691_reg_773                                           |  166|   0|  166|          0|
    |tmp_23_reg_748                                                  |    1|   0|    1|          0|
    |tmp_24_reg_762                                                  |    1|   0|    1|          0|
    |tmp_V_21_reg_738                                                |  166|   0|  166|          0|
    |tmp_V_22_reg_802                                                |  166|   0|  166|          0|
    |tmp_V_24_reg_818                                                |  166|   0|  166|          0|
    |tmp_V_fu_90                                                     |  166|   0|  166|          0|
    |trunc_ln1068_4_reg_730                                          |  165|   0|  165|          0|
    |trunc_ln1068_reg_651                                            |  163|   0|  163|          0|
    |trunc_ln1544_8_reg_813                                          |  165|   0|  165|          0|
    |u_V_16_fu_78                                                    |  166|   0|  166|          0|
    |v_V_4_fu_82                                                     |  166|   0|  166|          0|
    |v_V_4_load_reg_743                                              |  166|   0|  166|          0|
    |x1_3_reg_112                                                    |  166|   0|  166|          0|
    |xor_ln1544_21_reg_716                                           |    1|   0|    1|          0|
    |y1_3_reg_129                                                    |  166|   0|  166|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           | 3851|   0| 3851|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   point_add.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   point_add.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   point_add.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   point_add.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   point_add.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   point_add.1|  return value|
|ap_return_0  |  out|  166|  ap_ctrl_hs|   point_add.1|  return value|
|ap_return_1  |  out|  166|  ap_ctrl_hs|   point_add.1|  return value|
|p_read       |   in|  166|     ap_none|        p_read|        scalar|
|p_read1      |   in|  166|     ap_none|       p_read1|        scalar|
|p_read2      |   in|  332|     ap_none|       p_read2|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 13 2 14 
2 --> 3 8 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 
14 --> 15 
15 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_4 = read i332 @_ssdm_op_Read.ap_auto.i332, i332 %p_read2"   --->   Operation 16 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_5 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_read1"   --->   Operation 17 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_6 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_read"   --->   Operation 18 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V_30_loc = alloca i64 1"   --->   Operation 19 'alloca' 'lhs_V_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V_25_loc = alloca i64 1"   --->   Operation 20 'alloca' 'lhs_V_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c_V_9_loc = alloca i64 1"   --->   Operation 21 'alloca' 'c_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_27_loc = alloca i64 1"   --->   Operation 22 'alloca' 'i_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 23 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1068 = trunc i166 %p_read_5"   --->   Operation 24 'trunc' 'trunc_ln1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V = trunc i332 %p_read_4"   --->   Operation 25 'trunc' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.82ns)   --->   "%icmp_ln1068 = icmp_ne  i166 %rhs_V, i166 0"   --->   Operation 26 'icmp' 'icmp_ln1068' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rhs_V_8 = partselect i166 @_ssdm_op_PartSelect.i166.i332.i32.i32, i332 %p_read_4, i32 166, i32 331"   --->   Operation 27 'partselect' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1068_3 = partselect i163 @_ssdm_op_PartSelect.i163.i332.i32.i32, i332 %p_read_4, i32 166, i32 328"   --->   Operation 28 'partselect' 'trunc_ln1068_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.82ns)   --->   "%icmp_ln1068_3 = icmp_ne  i166 %rhs_V_8, i166 0"   --->   Operation 29 'icmp' 'icmp_ln1068_3' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%and_ln99 = and i1 %icmp_ln1068, i1 %icmp_ln1068_3" [gf2_arithmetic.cpp:99]   --->   Operation 30 'and' 'and_ln99' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.94ns)   --->   "%br_ln99 = br i1 %and_ln99, void %._crit_edge, void" [gf2_arithmetic.cpp:99]   --->   Operation 31 'br' 'br_ln99' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln100)   --->   "%or_ln100 = or i166 %p_read_5, i166 %p_read_6" [gf2_arithmetic.cpp:100]   --->   Operation 32 'or' 'or_ln100' <Predicate = (and_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (3.82ns) (out node of the LUT)   --->   "%icmp_ln100 = icmp_eq  i166 %or_ln100, i166 0" [gf2_arithmetic.cpp:100]   --->   Operation 33 'icmp' 'icmp_ln100' <Predicate = (and_ln99)> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void, void %._crit_edge" [gf2_arithmetic.cpp:100]   --->   Operation 34 'br' 'br_ln100' <Predicate = (and_ln99)> <Delay = 1.94>
ST_1 : Operation 35 [1/1] (3.82ns)   --->   "%icmp_ln1064 = icmp_eq  i166 %rhs_V, i166 %p_read_6"   --->   Operation 35 'icmp' 'icmp_ln1064' <Predicate = (and_ln99 & !icmp_ln100)> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln1064, void, void" [gf2_arithmetic.cpp:106]   --->   Operation 36 'br' 'br_ln106' <Predicate = (and_ln99 & !icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%u_V_16 = alloca i32 1"   --->   Operation 37 'alloca' 'u_V_16' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v_V_4 = alloca i32 1"   --->   Operation 38 'alloca' 'v_V_4' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%g_V = alloca i32 1"   --->   Operation 39 'alloca' 'g_V' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32 1"   --->   Operation 40 'alloca' 'tmp_V' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.03ns)   --->   "%ret_24 = xor i166 %rhs_V, i166 %p_read_6"   --->   Operation 41 'xor' 'ret_24' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1544 = trunc i166 %p_read_5"   --->   Operation 42 'trunc' 'trunc_ln1544' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i332.i32, i332 %p_read_4, i32 166"   --->   Operation 43 'bitselect' 'tmp' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.03ns)   --->   "%ret_25 = xor i163 %trunc_ln1068_3, i163 %trunc_ln1068"   --->   Operation 44 'xor' 'ret_25' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns)   --->   "%xor_ln1544_21 = xor i1 %tmp, i1 %trunc_ln1544"   --->   Operation 45 'xor' 'xor_ln1544_21' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 1, i166 %tmp_V" [gf2_arithmetic.cpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 0, i166 %g_V" [gf2_arithmetic.cpp:64]   --->   Operation 47 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_4" [gf2_arithmetic.cpp:64]   --->   Operation 48 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %ret_24, i166 %u_V_16" [gf2_arithmetic.cpp:64]   --->   Operation 49 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln64 = br void" [gf2_arithmetic.cpp:64]   --->   Operation 50 'br' 'br_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.82ns)   --->   "%icmp_ln1064_2 = icmp_eq  i166 %rhs_V_8, i166 %p_read_5"   --->   Operation 51 'icmp' 'icmp_ln1064_2' <Predicate = (and_ln99 & !icmp_ln100 & icmp_ln1064)> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.94ns)   --->   "%br_ln107 = br i1 %icmp_ln1064_2, void %._crit_edge, void" [gf2_arithmetic.cpp:107]   --->   Operation 52 'br' 'br_ln107' <Predicate = (and_ln99 & !icmp_ln100 & icmp_ln1064)> <Delay = 1.94>

State 2 <SV = 1> <Delay = 5.41>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%u_V_18 = load i166 %u_V_16"   --->   Operation 53 'load' 'u_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%c_V = load i166 %tmp_V"   --->   Operation 54 'load' 'c_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1068_4 = trunc i166 %c_V"   --->   Operation 55 'trunc' 'trunc_ln1068_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.82ns)   --->   "%icmp_ln1068_4 = icmp_eq  i166 %u_V_18, i166 1"   --->   Operation 56 'icmp' 'icmp_ln1068_4' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln1068_4, void %codeRepl, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit" [gf2_arithmetic.cpp:64]   --->   Operation 57 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.27ns)   --->   "%tmp_V_21 = select i1 %xor_ln1544_21, i166 %c_V, i166 0" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:119]   --->   Operation 58 'select' 'tmp_V_21' <Predicate = (icmp_ln1068_4)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (1.58ns)   --->   "%call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_1, i166 %tmp_V_21, i165 %trunc_ln1068_4, i163 %ret_25, i166 %c_V_9_loc" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:119]   --->   Operation 59 'call' 'call_ln39' <Predicate = (icmp_ln1068_4)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%v_V_4_load = load i166 %v_V_4"   --->   Operation 60 'load' 'v_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_1, i166 %u_V_18, i16 %i_loc"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_19, i166 %v_V_4_load, i16 %i_27_loc"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 63 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_1, i166 %u_V_18, i16 %i_loc"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_19, i166 %v_V_4_load, i16 %i_27_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%i_loc_load = load i16 %i_loc"   --->   Operation 65 'load' 'i_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%i_27_loc_load = load i16 %i_27_loc"   --->   Operation 66 'load' 'i_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.07ns)   --->   "%add_ln28 = add i16 %i_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 67 'add' 'add_ln28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %add_ln28" [gf2_arithmetic.cpp:28]   --->   Operation 68 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.07ns)   --->   "%add_ln28_4 = add i16 %i_27_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 69 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i16 %add_ln28_4" [gf2_arithmetic.cpp:65]   --->   Operation 70 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.07ns)   --->   "%j = sub i17 %zext_ln28, i17 %zext_ln65" [gf2_arithmetic.cpp:65]   --->   Operation 71 'sub' 'j' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16" [gf2_arithmetic.cpp:66]   --->   Operation 72 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.10ns)   --->   "%sub_ln69 = sub i17 0, i17 %j" [gf2_arithmetic.cpp:69]   --->   Operation 73 'sub' 'sub_ln69' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.78ns)   --->   "%j_4 = select i1 %tmp_23, i17 %sub_ln69, i17 %j" [gf2_arithmetic.cpp:66]   --->   Operation 74 'select' 'j_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_4, i32 16"   --->   Operation 75 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%g_V_load = load i166 %g_V" [gf2_arithmetic.cpp:66]   --->   Operation 76 'load' 'g_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.27ns)   --->   "%g_V_4 = select i1 %tmp_23, i166 %c_V, i166 %g_V_load" [gf2_arithmetic.cpp:66]   --->   Operation 77 'select' 'g_V_4' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.27ns)   --->   "%v_V = select i1 %tmp_23, i166 %u_V_18, i166 %v_V_4_load" [gf2_arithmetic.cpp:66]   --->   Operation 78 'select' 'v_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1691 = sext i17 %j_4"   --->   Operation 79 'sext' 'sext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i32 %sext_ln1691"   --->   Operation 80 'zext' 'zext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691"   --->   Operation 81 'shl' 'shl_ln1691' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_4)   --->   "%shl_ln1691_4 = shl i166 %g_V_4, i166 %zext_ln1691"   --->   Operation 82 'shl' 'shl_ln1691_4' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (2.10ns)   --->   "%sub_ln1691 = sub i17 0, i17 %j_4"   --->   Operation 83 'sub' 'sub_ln1691' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1691_4 = sext i17 %sub_ln1691"   --->   Operation 84 'sext' 'sext_ln1691_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1691_4 = zext i32 %sext_ln1691_4"   --->   Operation 85 'zext' 'zext_ln1691_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%r = ashr i166 %v_V, i166 %zext_ln1691_4"   --->   Operation 86 'ashr' 'r' <Predicate = (tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node r_4)   --->   "%ashr_ln1691 = ashr i166 %g_V_4, i166 %zext_ln1691_4"   --->   Operation 87 'ashr' 'ashr_ln1691' <Predicate = (tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (4.90ns) (out node of the LUT)   --->   "%select_ln1691 = select i1 %tmp_24, i166 %r, i166 %shl_ln1691"   --->   Operation 88 'select' 'select_ln1691' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (4.90ns) (out node of the LUT)   --->   "%r_4 = select i1 %tmp_24, i166 %ashr_ln1691, i166 %shl_ln1691_4"   --->   Operation 89 'select' 'r_4' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %g_V_4, i166 %g_V" [gf2_arithmetic.cpp:64]   --->   Operation 90 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %v_V, i166 %v_V_4" [gf2_arithmetic.cpp:64]   --->   Operation 91 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.86>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [gf2_arithmetic.cpp:23]   --->   Operation 92 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node ret_23)   --->   "%lhs_V_16 = select i1 %tmp_23, i166 %g_V_load, i166 %c_V" [gf2_arithmetic.cpp:66]   --->   Operation 93 'select' 'lhs_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node u_V)   --->   "%u_V_20 = select i1 %tmp_23, i166 %v_V_4_load, i166 %u_V_18" [gf2_arithmetic.cpp:66]   --->   Operation 94 'select' 'u_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (1.27ns) (out node of the LUT)   --->   "%u_V = xor i166 %select_ln1691, i166 %u_V_20"   --->   Operation 95 'xor' 'u_V' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.27ns) (out node of the LUT)   --->   "%ret_23 = xor i166 %r_4, i166 %lhs_V_16"   --->   Operation 96 'xor' 'ret_23' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %ret_23, i166 %tmp_V" [gf2_arithmetic.cpp:64]   --->   Operation 97 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %u_V, i166 %u_V_16" [gf2_arithmetic.cpp:64]   --->   Operation 98 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln64 = br void" [gf2_arithmetic.cpp:64]   --->   Operation 99 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.55>
ST_8 : Operation 100 [1/2] (1.55ns)   --->   "%call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_1, i166 %tmp_V_21, i165 %trunc_ln1068_4, i163 %ret_25, i166 %c_V_9_loc" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:119]   --->   Operation 100 'call' 'call_ln39' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 2.86>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%c_V_9_loc_load = load i166 %c_V_9_loc"   --->   Operation 101 'load' 'c_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty = trunc i166 %c_V_9_loc_load"   --->   Operation 102 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%empty_51 = trunc i166 %c_V_9_loc_load"   --->   Operation 103 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_52 = trunc i166 %c_V_9_loc_load"   --->   Operation 104 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.27ns)   --->   "%tmp_V_22 = select i1 %empty_52, i166 %c_V_9_loc_load, i166 0" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:121]   --->   Operation 105 'select' 'tmp_V_22' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [2/2] (1.58ns)   --->   "%call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_110, i166 %tmp_V_22, i165 %empty, i163 %empty_51, i166 %lhs_V_25_loc" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:121]   --->   Operation 106 'call' 'call_ln39' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 1.55>
ST_10 : Operation 107 [1/2] (1.55ns)   --->   "%call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_110, i166 %tmp_V_22, i165 %empty, i163 %empty_51, i166 %lhs_V_25_loc" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:121]   --->   Operation 107 'call' 'call_ln39' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 4.94>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_25_loc_load = load i166 %lhs_V_25_loc"   --->   Operation 108 'load' 'lhs_V_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node d_V)   --->   "%xor_ln904 = xor i166 %lhs_V_25_loc_load, i166 %ret_24"   --->   Operation 109 'xor' 'xor_ln904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node d_V)   --->   "%xor_ln904_4 = xor i166 %c_V_9_loc_load, i166 1"   --->   Operation 110 'xor' 'xor_ln904_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (1.03ns) (out node of the LUT)   --->   "%d_V = xor i166 %xor_ln904_4, i166 %xor_ln904"   --->   Operation 111 'xor' 'd_V' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.03ns)   --->   "%ret_26 = xor i166 %d_V, i166 %p_read_6"   --->   Operation 112 'xor' 'ret_26' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1544_8 = trunc i166 %ret_26"   --->   Operation 113 'trunc' 'trunc_ln1544_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.27ns)   --->   "%tmp_V_24 = select i1 %empty_52, i166 %ret_26, i166 0" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:127]   --->   Operation 114 'select' 'tmp_V_24' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 115 [2/2] (1.58ns)   --->   "%call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_111, i166 %tmp_V_24, i165 %trunc_ln1544_8, i163 %empty_51, i166 %lhs_V_30_loc" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:127]   --->   Operation 115 'call' 'call_ln39' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 1.55>
ST_12 : Operation 116 [1/2] (1.55ns)   --->   "%call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_111, i166 %tmp_V_24, i165 %trunc_ln1544_8, i163 %empty_51, i166 %lhs_V_30_loc" [gf2_arithmetic.cpp:39->gf2_arithmetic.cpp:127]   --->   Operation 116 'call' 'call_ln39' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 2.98>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%lhs_V_30_loc_load = load i166 %lhs_V_30_loc"   --->   Operation 117 'load' 'lhs_V_30_loc_load' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%xor_ln1544 = xor i166 %d_V, i166 %p_read_5"   --->   Operation 118 'xor' 'xor_ln1544' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (1.03ns) (out node of the LUT)   --->   "%ret = xor i166 %xor_ln1544, i166 %lhs_V_30_loc_load"   --->   Operation 119 'xor' 'ret' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (1.94ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 120 'br' 'br_ln0' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.94>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%x1_3 = phi i166 %d_V, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 %x1_ret, void, i166 %p_read_6, void, i166 %rhs_V, void, i166 0, void"   --->   Operation 121 'phi' 'x1_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%y1_3 = phi i166 %ret, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 %y1_ret, void, i166 %p_read_5, void, i166 %rhs_V_8, void, i166 0, void"   --->   Operation 122 'phi' 'y1_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%mrv = insertvalue i332 <undef>, i166 %x1_3" [gf2_arithmetic.cpp:134]   --->   Operation 123 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i332 %mrv, i166 %y1_3" [gf2_arithmetic.cpp:134]   --->   Operation 124 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln134 = ret i332 %mrv_1" [gf2_arithmetic.cpp:134]   --->   Operation 125 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.41>
ST_14 : Operation 126 [2/2] (5.41ns)   --->   "%call_ret1 = call i332 @point_double, i166 %p_read_6, i163 %trunc_ln1068" [gf2_arithmetic.cpp:108]   --->   Operation 126 'call' 'call_ret1' <Predicate = true> <Delay = 5.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 1.94>
ST_15 : Operation 127 [1/2] (0.00ns)   --->   "%call_ret1 = call i332 @point_double, i166 %p_read_6, i163 %trunc_ln1068" [gf2_arithmetic.cpp:108]   --->   Operation 127 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%x1_ret = extractvalue i332 %call_ret1" [gf2_arithmetic.cpp:108]   --->   Operation 128 'extractvalue' 'x1_ret' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%y1_ret = extractvalue i332 %call_ret1" [gf2_arithmetic.cpp:108]   --->   Operation 129 'extractvalue' 'y1_ret' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.94ns)   --->   "%br_ln109 = br void %._crit_edge" [gf2_arithmetic.cpp:109]   --->   Operation 130 'br' 'br_ln109' <Predicate = true> <Delay = 1.94>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_4          (read        ) [ 0000000000000000]
p_read_5          (read        ) [ 0111111111111111]
p_read_6          (read        ) [ 0111111111111111]
lhs_V_30_loc      (alloca      ) [ 0011111111111111]
lhs_V_25_loc      (alloca      ) [ 0011111111110000]
c_V_9_loc         (alloca      ) [ 0011111111000000]
i_27_loc          (alloca      ) [ 0011111100000000]
i_loc             (alloca      ) [ 0011111100000000]
trunc_ln1068      (trunc       ) [ 0000000000000011]
rhs_V             (trunc       ) [ 0111111111111111]
icmp_ln1068       (icmp        ) [ 0000000000000000]
rhs_V_8           (partselect  ) [ 0111111111111111]
trunc_ln1068_3    (partselect  ) [ 0000000000000000]
icmp_ln1068_3     (icmp        ) [ 0000000000000000]
and_ln99          (and         ) [ 0111111111111111]
br_ln99           (br          ) [ 0111111111111111]
or_ln100          (or          ) [ 0000000000000000]
icmp_ln100        (icmp        ) [ 0111111111111111]
br_ln100          (br          ) [ 0111111111111111]
icmp_ln1064       (icmp        ) [ 0111111111111111]
br_ln106          (br          ) [ 0000000000000000]
u_V_16            (alloca      ) [ 0111111100000000]
v_V_4             (alloca      ) [ 0111111100000000]
g_V               (alloca      ) [ 0111111100000000]
tmp_V             (alloca      ) [ 0111111100000000]
ret_24            (xor         ) [ 0011111111110000]
trunc_ln1544      (trunc       ) [ 0000000000000000]
tmp               (bitselect   ) [ 0000000000000000]
ret_25            (xor         ) [ 0011111110000000]
xor_ln1544_21     (xor         ) [ 0011111100000000]
store_ln64        (store       ) [ 0000000000000000]
store_ln64        (store       ) [ 0000000000000000]
store_ln64        (store       ) [ 0000000000000000]
store_ln64        (store       ) [ 0000000000000000]
br_ln64           (br          ) [ 0000000000000000]
icmp_ln1064_2     (icmp        ) [ 0100000000000000]
br_ln107          (br          ) [ 0111111111111111]
u_V_18            (load        ) [ 0001111100000000]
c_V               (load        ) [ 0001111100000000]
trunc_ln1068_4    (trunc       ) [ 0000000010000000]
icmp_ln1068_4     (icmp        ) [ 0011111100000000]
br_ln64           (br          ) [ 0000000000000000]
tmp_V_21          (select      ) [ 0000000010000000]
v_V_4_load        (load        ) [ 0000111100000000]
call_ln0          (call        ) [ 0000000000000000]
call_ln0          (call        ) [ 0000000000000000]
i_loc_load        (load        ) [ 0000000000000000]
i_27_loc_load     (load        ) [ 0000000000000000]
add_ln28          (add         ) [ 0000000000000000]
zext_ln28         (zext        ) [ 0000000000000000]
add_ln28_4        (add         ) [ 0000000000000000]
zext_ln65         (zext        ) [ 0000000000000000]
j                 (sub         ) [ 0000000000000000]
tmp_23            (bitselect   ) [ 0000001100000000]
sub_ln69          (sub         ) [ 0000000000000000]
j_4               (select      ) [ 0000001000000000]
tmp_24            (bitselect   ) [ 0000001000000000]
g_V_load          (load        ) [ 0000000100000000]
g_V_4             (select      ) [ 0000000000000000]
v_V               (select      ) [ 0000000000000000]
sext_ln1691       (sext        ) [ 0000000000000000]
zext_ln1691       (zext        ) [ 0000000000000000]
shl_ln1691        (shl         ) [ 0000000000000000]
shl_ln1691_4      (shl         ) [ 0000000000000000]
sub_ln1691        (sub         ) [ 0000000000000000]
sext_ln1691_4     (sext        ) [ 0000000000000000]
zext_ln1691_4     (zext        ) [ 0000000000000000]
r                 (ashr        ) [ 0000000000000000]
ashr_ln1691       (ashr        ) [ 0000000000000000]
select_ln1691     (select      ) [ 0000000100000000]
r_4               (select      ) [ 0000000100000000]
store_ln64        (store       ) [ 0000000000000000]
store_ln64        (store       ) [ 0000000000000000]
specloopname_ln23 (specloopname) [ 0000000000000000]
lhs_V_16          (select      ) [ 0000000000000000]
u_V_20            (select      ) [ 0000000000000000]
u_V               (xor         ) [ 0000000000000000]
ret_23            (xor         ) [ 0000000000000000]
store_ln64        (store       ) [ 0000000000000000]
store_ln64        (store       ) [ 0000000000000000]
br_ln64           (br          ) [ 0000000000000000]
call_ln39         (call        ) [ 0000000000000000]
c_V_9_loc_load    (load        ) [ 0000000000110000]
empty             (trunc       ) [ 0000000000100000]
empty_51          (trunc       ) [ 0000000000111000]
empty_52          (trunc       ) [ 0000000000110000]
tmp_V_22          (select      ) [ 0000000000100000]
call_ln39         (call        ) [ 0000000000000000]
lhs_V_25_loc_load (load        ) [ 0000000000000000]
xor_ln904         (xor         ) [ 0000000000000000]
xor_ln904_4       (xor         ) [ 0000000000000000]
d_V               (xor         ) [ 0100000000001101]
ret_26            (xor         ) [ 0000000000000000]
trunc_ln1544_8    (trunc       ) [ 0000000000001000]
tmp_V_24          (select      ) [ 0000000000001000]
call_ln39         (call        ) [ 0000000000000000]
lhs_V_30_loc_load (load        ) [ 0000000000000000]
xor_ln1544        (xor         ) [ 0000000000000000]
ret               (xor         ) [ 0000000000000000]
br_ln0            (br          ) [ 0000000000000000]
x1_3              (phi         ) [ 0000000000000100]
y1_3              (phi         ) [ 0000000000000100]
mrv               (insertvalue ) [ 0000000000000000]
mrv_1             (insertvalue ) [ 0000000000000000]
ret_ln134         (ret         ) [ 0000000000000000]
call_ret1         (call        ) [ 0000000000000000]
x1_ret            (extractvalue) [ 0100000000000101]
y1_ret            (extractvalue) [ 0100000000000101]
br_ln109          (br          ) [ 0100000000000101]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i332"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i166.i332.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i163.i332.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i332.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.1_Pipeline_VITIS_LOOP_45_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.1_Pipeline_VITIS_LOOP_25_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.1_Pipeline_VITIS_LOOP_25_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.1_Pipeline_VITIS_LOOP_45_110"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.1_Pipeline_VITIS_LOOP_45_111"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_double"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="lhs_V_30_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_30_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="lhs_V_25_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_25_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c_V_9_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_V_9_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_27_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_27_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="u_V_16_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_V_16/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v_V_4_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_V_4/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="g_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_4_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="332" slack="0"/>
<pin id="96" dir="0" index="1" bw="332" slack="0"/>
<pin id="97" dir="1" index="2" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_5_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="166" slack="0"/>
<pin id="102" dir="0" index="1" bw="166" slack="0"/>
<pin id="103" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_6_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="166" slack="0"/>
<pin id="108" dir="0" index="1" bw="166" slack="0"/>
<pin id="109" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="x1_3_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="166" slack="7"/>
<pin id="114" dir="1" index="1" bw="166" slack="7"/>
</pin_list>
<bind>
<opset="x1_3 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="x1_3_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="166" slack="2"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="166" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="4" bw="166" slack="7"/>
<pin id="122" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="166" slack="7"/>
<pin id="124" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="8" bw="1" slack="7"/>
<pin id="126" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="10" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1_3/13 "/>
</bind>
</comp>

<comp id="129" class="1005" name="y1_3_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="166" slack="7"/>
<pin id="131" dir="1" index="1" bw="166" slack="7"/>
</pin_list>
<bind>
<opset="y1_3 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="y1_3_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="166" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="166" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="4" bw="166" slack="7"/>
<pin id="139" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="166" slack="7"/>
<pin id="141" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="8" bw="1" slack="7"/>
<pin id="143" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="10" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y1_3/13 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="166" slack="0"/>
<pin id="149" dir="0" index="2" bw="165" slack="0"/>
<pin id="150" dir="0" index="3" bw="163" slack="1"/>
<pin id="151" dir="0" index="4" bw="166" slack="1"/>
<pin id="152" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="16" slack="2"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="166" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="2"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="166" slack="0"/>
<pin id="169" dir="0" index="2" bw="165" slack="0"/>
<pin id="170" dir="0" index="3" bw="163" slack="0"/>
<pin id="171" dir="0" index="4" bw="166" slack="3"/>
<pin id="172" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="166" slack="0"/>
<pin id="177" dir="0" index="2" bw="165" slack="0"/>
<pin id="178" dir="0" index="3" bw="163" slack="2"/>
<pin id="179" dir="0" index="4" bw="166" slack="5"/>
<pin id="180" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_point_double_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="332" slack="0"/>
<pin id="184" dir="0" index="1" bw="166" slack="5"/>
<pin id="185" dir="0" index="2" bw="163" slack="5"/>
<pin id="186" dir="1" index="3" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/14 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln1068_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="166" slack="0"/>
<pin id="190" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1068/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="rhs_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="332" slack="0"/>
<pin id="194" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln1068_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="166" slack="0"/>
<pin id="198" dir="0" index="1" bw="166" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="rhs_V_8_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="166" slack="0"/>
<pin id="204" dir="0" index="1" bw="332" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="0" index="3" bw="10" slack="0"/>
<pin id="207" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_V_8/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln1068_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="163" slack="0"/>
<pin id="214" dir="0" index="1" bw="332" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="0" index="3" bw="10" slack="0"/>
<pin id="217" dir="1" index="4" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1068_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln1068_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="166" slack="0"/>
<pin id="224" dir="0" index="1" bw="166" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln99_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln100_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="166" slack="0"/>
<pin id="236" dir="0" index="1" bw="166" slack="0"/>
<pin id="237" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln100_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="166" slack="0"/>
<pin id="242" dir="0" index="1" bw="166" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln1064_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="166" slack="0"/>
<pin id="248" dir="0" index="1" bw="166" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="ret_24_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="166" slack="0"/>
<pin id="254" dir="0" index="1" bw="166" slack="0"/>
<pin id="255" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_24/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln1544_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="166" slack="0"/>
<pin id="260" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1544/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="332" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ret_25_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="163" slack="0"/>
<pin id="272" dir="0" index="1" bw="163" slack="0"/>
<pin id="273" dir="1" index="2" bw="163" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_25/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln1544_21_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544_21/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln64_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="166" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln64_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="166" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln64_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="165" slack="0"/>
<pin id="294" dir="0" index="1" bw="166" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln64_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="166" slack="0"/>
<pin id="299" dir="0" index="1" bw="166" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln1064_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="166" slack="0"/>
<pin id="304" dir="0" index="1" bw="166" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="u_V_18_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="166" slack="1"/>
<pin id="310" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_V_18/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="c_V_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="166" slack="1"/>
<pin id="313" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln1068_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="166" slack="0"/>
<pin id="316" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1068_4/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln1068_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="166" slack="0"/>
<pin id="321" dir="0" index="1" bw="166" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_V_21_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="166" slack="0"/>
<pin id="328" dir="0" index="2" bw="166" slack="0"/>
<pin id="329" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_21/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="v_V_4_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="166" slack="2"/>
<pin id="335" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_4_load/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_loc_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="4"/>
<pin id="339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_loc_load/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_27_loc_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="4"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27_loc_load/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln28_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln28_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln28_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln65_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="j_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_23_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="17" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln69_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="17" slack="0"/>
<pin id="380" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="17" slack="0"/>
<pin id="386" dir="0" index="2" bw="17" slack="0"/>
<pin id="387" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="17" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="g_V_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="166" slack="5"/>
<pin id="401" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_V_load/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="g_V_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="166" slack="0"/>
<pin id="406" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_V_4/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="v_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_V/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln1691_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="17" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln1691_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="17" slack="0"/>
<pin id="418" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shl_ln1691_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="166" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="shl_ln1691_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="166" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691_4/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_ln1691_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="17" slack="1"/>
<pin id="435" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1691/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln1691_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="17" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691_4/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln1691_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="17" slack="0"/>
<pin id="443" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_4/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="166" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="ashr_ln1691_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="166" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1691/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln1691_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="166" slack="0"/>
<pin id="460" dir="0" index="2" bw="166" slack="0"/>
<pin id="461" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1691/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="r_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="166" slack="0"/>
<pin id="467" dir="0" index="2" bw="166" slack="0"/>
<pin id="468" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_4/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln64_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="166" slack="0"/>
<pin id="473" dir="0" index="1" bw="166" slack="5"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln64_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="166" slack="0"/>
<pin id="478" dir="0" index="1" bw="166" slack="5"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="lhs_V_16_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="0" index="1" bw="166" slack="1"/>
<pin id="484" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_16/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="u_V_20_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="2"/>
<pin id="488" dir="0" index="1" bw="166" slack="4"/>
<pin id="489" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_V_20/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="u_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="166" slack="1"/>
<pin id="493" dir="0" index="1" bw="166" slack="0"/>
<pin id="494" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="u_V/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="ret_23_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="166" slack="1"/>
<pin id="498" dir="0" index="1" bw="166" slack="0"/>
<pin id="499" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_23/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln64_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="166" slack="0"/>
<pin id="503" dir="0" index="1" bw="166" slack="6"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln64_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="166" slack="0"/>
<pin id="508" dir="0" index="1" bw="166" slack="6"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="c_V_9_loc_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="166" slack="3"/>
<pin id="513" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_9_loc_load/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="empty_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="166" slack="0"/>
<pin id="516" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_51_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="166" slack="0"/>
<pin id="521" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="empty_52_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="166" slack="0"/>
<pin id="526" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_52/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_V_22_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="166" slack="0"/>
<pin id="531" dir="0" index="2" bw="166" slack="0"/>
<pin id="532" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_22/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="lhs_V_25_loc_load_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="166" slack="5"/>
<pin id="539" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_25_loc_load/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln904_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="166" slack="0"/>
<pin id="542" dir="0" index="1" bw="166" slack="5"/>
<pin id="543" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln904/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln904_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="166" slack="2147483647"/>
<pin id="547" dir="0" index="1" bw="166" slack="0"/>
<pin id="548" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln904_4/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="d_V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="166" slack="0"/>
<pin id="552" dir="0" index="1" bw="166" slack="0"/>
<pin id="553" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d_V/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="ret_26_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="166" slack="0"/>
<pin id="558" dir="0" index="1" bw="166" slack="5"/>
<pin id="559" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_26/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln1544_8_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="166" slack="0"/>
<pin id="563" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1544_8/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_V_24_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="2"/>
<pin id="568" dir="0" index="1" bw="166" slack="0"/>
<pin id="569" dir="0" index="2" bw="166" slack="0"/>
<pin id="570" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_24/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="lhs_V_30_loc_load_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="166" slack="7"/>
<pin id="576" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_30_loc_load/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln1544_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="166" slack="2"/>
<pin id="579" dir="0" index="1" bw="166" slack="7"/>
<pin id="580" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="ret_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="166" slack="0"/>
<pin id="583" dir="0" index="1" bw="166" slack="0"/>
<pin id="584" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret/13 "/>
</bind>
</comp>

<comp id="588" class="1004" name="mrv_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="332" slack="0"/>
<pin id="590" dir="0" index="1" bw="166" slack="0"/>
<pin id="591" dir="1" index="2" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mrv_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="332" slack="0"/>
<pin id="596" dir="0" index="1" bw="166" slack="0"/>
<pin id="597" dir="1" index="2" bw="332" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="x1_ret_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="332" slack="0"/>
<pin id="602" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x1_ret/15 "/>
</bind>
</comp>

<comp id="604" class="1004" name="y1_ret_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="332" slack="0"/>
<pin id="606" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y1_ret/15 "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_read_5_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="166" slack="7"/>
<pin id="610" dir="1" index="1" bw="166" slack="7"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="614" class="1005" name="p_read_6_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="166" slack="5"/>
<pin id="616" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="621" class="1005" name="lhs_V_30_loc_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="166" slack="5"/>
<pin id="623" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opset="lhs_V_30_loc "/>
</bind>
</comp>

<comp id="627" class="1005" name="lhs_V_25_loc_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="166" slack="3"/>
<pin id="629" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opset="lhs_V_25_loc "/>
</bind>
</comp>

<comp id="633" class="1005" name="c_V_9_loc_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="166" slack="1"/>
<pin id="635" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="c_V_9_loc "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_27_loc_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="2"/>
<pin id="641" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_27_loc "/>
</bind>
</comp>

<comp id="645" class="1005" name="i_loc_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="2"/>
<pin id="647" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_loc "/>
</bind>
</comp>

<comp id="651" class="1005" name="trunc_ln1068_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="163" slack="5"/>
<pin id="653" dir="1" index="1" bw="163" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln1068 "/>
</bind>
</comp>

<comp id="656" class="1005" name="rhs_V_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="166" slack="7"/>
<pin id="658" dir="1" index="1" bw="166" slack="7"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="661" class="1005" name="rhs_V_8_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="166" slack="7"/>
<pin id="663" dir="1" index="1" bw="166" slack="7"/>
</pin_list>
<bind>
<opset="rhs_V_8 "/>
</bind>
</comp>

<comp id="666" class="1005" name="and_ln99_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="7"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln99 "/>
</bind>
</comp>

<comp id="670" class="1005" name="icmp_ln100_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="7"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="674" class="1005" name="icmp_ln1064_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="7"/>
<pin id="676" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="678" class="1005" name="u_V_16_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="166" slack="0"/>
<pin id="680" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="u_V_16 "/>
</bind>
</comp>

<comp id="685" class="1005" name="v_V_4_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="166" slack="0"/>
<pin id="687" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="v_V_4 "/>
</bind>
</comp>

<comp id="692" class="1005" name="g_V_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="166" slack="0"/>
<pin id="694" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_V_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="166" slack="0"/>
<pin id="701" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="706" class="1005" name="ret_24_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="166" slack="5"/>
<pin id="708" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opset="ret_24 "/>
</bind>
</comp>

<comp id="711" class="1005" name="ret_25_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="163" slack="1"/>
<pin id="713" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="ret_25 "/>
</bind>
</comp>

<comp id="716" class="1005" name="xor_ln1544_21_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1544_21 "/>
</bind>
</comp>

<comp id="730" class="1005" name="trunc_ln1068_4_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="165" slack="1"/>
<pin id="732" dir="1" index="1" bw="165" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1068_4 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_V_21_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="166" slack="1"/>
<pin id="740" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_21 "/>
</bind>
</comp>

<comp id="743" class="1005" name="v_V_4_load_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="166" slack="4"/>
<pin id="745" dir="1" index="1" bw="166" slack="4"/>
</pin_list>
<bind>
<opset="v_V_4_load "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_23_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="756" class="1005" name="j_4_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="17" slack="1"/>
<pin id="758" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_24_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="768" class="1005" name="g_V_load_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="166" slack="1"/>
<pin id="770" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="g_V_load "/>
</bind>
</comp>

<comp id="773" class="1005" name="select_ln1691_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="166" slack="1"/>
<pin id="775" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1691 "/>
</bind>
</comp>

<comp id="778" class="1005" name="r_4_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="166" slack="1"/>
<pin id="780" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="786" class="1005" name="empty_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="165" slack="1"/>
<pin id="788" dir="1" index="1" bw="165" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="791" class="1005" name="empty_51_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="163" slack="1"/>
<pin id="793" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="797" class="1005" name="empty_52_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="2"/>
<pin id="799" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_52 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_V_22_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="166" slack="1"/>
<pin id="804" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_22 "/>
</bind>
</comp>

<comp id="807" class="1005" name="d_V_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="166" slack="2"/>
<pin id="809" dir="1" index="1" bw="166" slack="2"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="813" class="1005" name="trunc_ln1544_8_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="165" slack="1"/>
<pin id="815" dir="1" index="1" bw="165" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1544_8 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_V_24_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="166" slack="1"/>
<pin id="820" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_24 "/>
</bind>
</comp>

<comp id="823" class="1005" name="x1_ret_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="166" slack="1"/>
<pin id="825" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="x1_ret "/>
</bind>
</comp>

<comp id="828" class="1005" name="y1_ret_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="166" slack="1"/>
<pin id="830" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="y1_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="112" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="133" pin=8"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="100" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="94" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="94" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="94" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="226"><net_src comp="202" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="196" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="100" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="106" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="192" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="106" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="192" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="106" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="100" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="94" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="212" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="188" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="262" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="258" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="252" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="202" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="100" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="323"><net_src comp="308" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="311" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="340" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="349" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="363" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="369" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="363" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="40" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="383" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="408" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="402" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="416" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="44" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="408" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="402" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="441" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="420" pin="2"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="451" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="426" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="402" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="408" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="495"><net_src comp="486" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="481" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="491" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="522"><net_src comp="511" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="527"><net_src comp="511" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="511" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="12" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="536"><net_src comp="528" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="540" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="571"><net_src comp="556" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="12" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="585"><net_src comp="577" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="574" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="581" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="592"><net_src comp="54" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="116" pin="10"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="133" pin="10"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="182" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="182" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="100" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="617"><net_src comp="106" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="624"><net_src comp="58" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="630"><net_src comp="62" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="636"><net_src comp="66" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="642"><net_src comp="70" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="648"><net_src comp="74" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="654"><net_src comp="188" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="659"><net_src comp="192" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="664"><net_src comp="202" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="133" pin=6"/></net>

<net id="669"><net_src comp="228" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="240" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="246" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="78" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="688"><net_src comp="82" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="695"><net_src comp="86" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="702"><net_src comp="90" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="709"><net_src comp="252" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="714"><net_src comp="270" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="719"><net_src comp="276" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="733"><net_src comp="314" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="741"><net_src comp="325" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="746"><net_src comp="333" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="751"><net_src comp="369" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="759"><net_src comp="383" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="765"><net_src comp="391" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="771"><net_src comp="399" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="776"><net_src comp="457" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="781"><net_src comp="464" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="789"><net_src comp="514" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="794"><net_src comp="519" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="800"><net_src comp="524" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="805"><net_src comp="528" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="810"><net_src comp="550" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="816"><net_src comp="561" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="821"><net_src comp="566" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="826"><net_src comp="600" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="831"><net_src comp="604" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="133" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: point_add.1 : p_read | {1 }
	Port: point_add.1 : p_read1 | {1 }
	Port: point_add.1 : p_read2 | {1 }
  - Chain level:
	State 1
		icmp_ln1068 : 1
		icmp_ln1068_3 : 1
		and_ln99 : 2
		br_ln99 : 2
		br_ln100 : 1
		icmp_ln1064 : 1
		br_ln106 : 2
		ret_24 : 1
		ret_25 : 1
		xor_ln1544_21 : 1
		store_ln64 : 1
		store_ln64 : 1
		store_ln64 : 1
		store_ln64 : 1
		icmp_ln1064_2 : 1
		br_ln107 : 2
	State 2
		trunc_ln1068_4 : 1
		icmp_ln1068_4 : 1
		br_ln64 : 2
		tmp_V_21 : 1
		call_ln39 : 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		add_ln28 : 1
		zext_ln28 : 2
		add_ln28_4 : 1
		zext_ln65 : 2
		j : 3
		tmp_23 : 4
		sub_ln69 : 4
		j_4 : 5
		tmp_24 : 6
	State 6
		g_V_4 : 1
		zext_ln1691 : 1
		shl_ln1691 : 2
		shl_ln1691_4 : 2
		sext_ln1691_4 : 1
		zext_ln1691_4 : 2
		r : 3
		ashr_ln1691 : 3
		select_ln1691 : 4
		r_4 : 4
		store_ln64 : 2
		store_ln64 : 1
	State 7
		u_V : 1
		ret_23 : 1
		store_ln64 : 1
		store_ln64 : 1
	State 8
	State 9
		empty : 1
		empty_51 : 1
		empty_52 : 1
		tmp_V_22 : 2
		call_ln39 : 3
	State 10
	State 11
		xor_ln904 : 1
		d_V : 1
		ret_26 : 1
		trunc_ln1544_8 : 1
		tmp_V_24 : 1
		call_ln39 : 2
	State 12
	State 13
		x1_3 : 1
		mrv : 2
		mrv_1 : 3
		ret_ln134 : 4
	State 14
	State 15
		x1_ret : 1
		y1_ret : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |  grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146  |    0    |   668   |   1097  |
|          |  grp_point_add_1_Pipeline_VITIS_LOOP_25_1_fu_154  |    0    |    16   |   286   |
|   call   |  grp_point_add_1_Pipeline_VITIS_LOOP_25_19_fu_160 |    0    |    16   |   286   |
|          | grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166 |    0    |   668   |   1097  |
|          | grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174 |    0    |   668   |   1097  |
|          |              grp_point_double_fu_182              |  5.2412 |   4735  |   8201  |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                   ret_24_fu_252                   |    0    |    0    |   166   |
|          |                   ret_25_fu_270                   |    0    |    0    |   163   |
|          |                xor_ln1544_21_fu_276               |    0    |    0    |    2    |
|          |                     u_V_fu_491                    |    0    |    0    |   166   |
|          |                   ret_23_fu_496                   |    0    |    0    |   166   |
|    xor   |                  xor_ln904_fu_540                 |    0    |    0    |   166   |
|          |                 xor_ln904_4_fu_545                |    0    |    0    |   166   |
|          |                     d_V_fu_550                    |    0    |    0    |   166   |
|          |                   ret_26_fu_556                   |    0    |    0    |   166   |
|          |                 xor_ln1544_fu_577                 |    0    |    0    |   166   |
|          |                     ret_fu_581                    |    0    |    0    |   166   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  tmp_V_21_fu_325                  |    0    |    0    |   166   |
|          |                     j_4_fu_383                    |    0    |    0    |    17   |
|          |                    g_V_4_fu_402                   |    0    |    0    |   166   |
|          |                     v_V_fu_408                    |    0    |    0    |   166   |
|  select  |                select_ln1691_fu_457               |    0    |    0    |   166   |
|          |                     r_4_fu_464                    |    0    |    0    |   166   |
|          |                  lhs_V_16_fu_481                  |    0    |    0    |   166   |
|          |                   u_V_20_fu_486                   |    0    |    0    |   166   |
|          |                  tmp_V_22_fu_528                  |    0    |    0    |   166   |
|          |                  tmp_V_24_fu_566                  |    0    |    0    |   166   |
|----------|---------------------------------------------------|---------|---------|---------|
|    shl   |                 shl_ln1691_fu_420                 |    0    |    0    |   579   |
|          |                shl_ln1691_4_fu_426                |    0    |    0    |   579   |
|----------|---------------------------------------------------|---------|---------|---------|
|   ashr   |                      r_fu_445                     |    0    |    0    |   579   |
|          |                 ashr_ln1691_fu_451                |    0    |    0    |   579   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 icmp_ln1068_fu_196                |    0    |    0    |    62   |
|          |                icmp_ln1068_3_fu_222               |    0    |    0    |    62   |
|   icmp   |                 icmp_ln100_fu_240                 |    0    |    0    |    62   |
|          |                 icmp_ln1064_fu_246                |    0    |    0    |    62   |
|          |                icmp_ln1064_2_fu_302               |    0    |    0    |    62   |
|          |                icmp_ln1068_4_fu_319               |    0    |    0    |    62   |
|----------|---------------------------------------------------|---------|---------|---------|
|    or    |                  or_ln100_fu_234                  |    0    |    0    |   166   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                      j_fu_363                     |    0    |    0    |    23   |
|    sub   |                  sub_ln69_fu_377                  |    0    |    0    |    24   |
|          |                 sub_ln1691_fu_432                 |    0    |    0    |    24   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                  add_ln28_fu_343                  |    0    |    0    |    23   |
|          |                 add_ln28_4_fu_353                 |    0    |    0    |    23   |
|----------|---------------------------------------------------|---------|---------|---------|
|    and   |                  and_ln99_fu_228                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                p_read_4_read_fu_94                |    0    |    0    |    0    |
|   read   |                p_read_5_read_fu_100               |    0    |    0    |    0    |
|          |                p_read_6_read_fu_106               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                trunc_ln1068_fu_188                |    0    |    0    |    0    |
|          |                    rhs_V_fu_192                   |    0    |    0    |    0    |
|          |                trunc_ln1544_fu_258                |    0    |    0    |    0    |
|   trunc  |               trunc_ln1068_4_fu_314               |    0    |    0    |    0    |
|          |                    empty_fu_514                   |    0    |    0    |    0    |
|          |                  empty_51_fu_519                  |    0    |    0    |    0    |
|          |                  empty_52_fu_524                  |    0    |    0    |    0    |
|          |               trunc_ln1544_8_fu_561               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|partselect|                   rhs_V_8_fu_202                  |    0    |    0    |    0    |
|          |               trunc_ln1068_3_fu_212               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     tmp_fu_262                    |    0    |    0    |    0    |
| bitselect|                   tmp_23_fu_369                   |    0    |    0    |    0    |
|          |                   tmp_24_fu_391                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  zext_ln28_fu_349                 |    0    |    0    |    0    |
|   zext   |                  zext_ln65_fu_359                 |    0    |    0    |    0    |
|          |                 zext_ln1691_fu_416                |    0    |    0    |    0    |
|          |                zext_ln1691_4_fu_441               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   sext   |                 sext_ln1691_fu_413                |    0    |    0    |    0    |
|          |                sext_ln1691_4_fu_437               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|insertvalue|                     mrv_fu_588                    |    0    |    0    |    0    |
|          |                    mrv_1_fu_594                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|extractvalue|                   x1_ret_fu_600                   |    0    |    0    |    0    |
|          |                   y1_ret_fu_604                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  5.2412 |   6771  |  18207  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln99_reg_666   |    1   |
|   c_V_9_loc_reg_633  |   166  |
|      d_V_reg_807     |   166  |
|   empty_51_reg_791   |   163  |
|   empty_52_reg_797   |    1   |
|     empty_reg_786    |   165  |
|   g_V_load_reg_768   |   166  |
|      g_V_reg_692     |   166  |
|   i_27_loc_reg_639   |   16   |
|     i_loc_reg_645    |   16   |
|  icmp_ln100_reg_670  |    1   |
|  icmp_ln1064_reg_674 |    1   |
|      j_4_reg_756     |   17   |
| lhs_V_25_loc_reg_627 |   166  |
| lhs_V_30_loc_reg_621 |   166  |
|   p_read_5_reg_608   |   166  |
|   p_read_6_reg_614   |   166  |
|      r_4_reg_778     |   166  |
|    ret_24_reg_706    |   166  |
|    ret_25_reg_711    |   163  |
|    rhs_V_8_reg_661   |   166  |
|     rhs_V_reg_656    |   166  |
| select_ln1691_reg_773|   166  |
|    tmp_23_reg_748    |    1   |
|    tmp_24_reg_762    |    1   |
|   tmp_V_21_reg_738   |   166  |
|   tmp_V_22_reg_802   |   166  |
|   tmp_V_24_reg_818   |   166  |
|     tmp_V_reg_699    |   166  |
|trunc_ln1068_4_reg_730|   165  |
| trunc_ln1068_reg_651 |   163  |
|trunc_ln1544_8_reg_813|   165  |
|    u_V_16_reg_678    |   166  |
|  v_V_4_load_reg_743  |   166  |
|     v_V_4_reg_685    |   166  |
|     x1_3_reg_112     |   166  |
|    x1_ret_reg_823    |   166  |
| xor_ln1544_21_reg_716|    1   |
|     y1_3_reg_129     |   166  |
|    y1_ret_reg_828    |   166  |
+----------------------+--------+
|         Total        |  5024  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|  grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146  |  p1  |   2  |  166 |   332  ||    9    |
|  grp_point_add_1_Pipeline_VITIS_LOOP_45_1_fu_146  |  p2  |   2  |  165 |   330  ||    9    |
| grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166 |  p1  |   2  |  166 |   332  ||    9    |
| grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166 |  p2  |   2  |  165 |   330  ||    9    |
| grp_point_add_1_Pipeline_VITIS_LOOP_45_110_fu_166 |  p3  |   2  |  163 |   326  ||    9    |
| grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174 |  p1  |   2  |  166 |   332  ||    9    |
| grp_point_add_1_Pipeline_VITIS_LOOP_45_111_fu_174 |  p2  |   2  |  165 |   330  ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |  2312  ||  11.116 ||    63   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |  6771  |  18207 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   63   |
|  Register |    -   |  5024  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |  11795 |  18270 |
+-----------+--------+--------+--------+
