<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>akr.neutron</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>signal_detector</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>fifo_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>signal_detector_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a598f10c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>signal_detector_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a598f10c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>42d33723</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>enabled</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>signal_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>signal_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>number_words</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/signal_detector_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/signal_detector_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cec56abd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/signal_detector_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/signal_detector_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/signal_detector_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_42d33723</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>detects TTL signals</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="9" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">signal_detector_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>signal_detector_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:signal_detector:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-02-08T14:54:37Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b5a4e3_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab12ea0_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1346184f_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669fabc5_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32426a4f_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c92254_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c89b6b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119ab154_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acbaeb9_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cded95_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471ad0ec_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4652423e_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ec1232_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5484c34c_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0a1810_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2165b46a_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d945b9_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d4c4d5_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c85f8da_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c84bce5_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572a362_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2820f52d_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1479a3_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1487bde1_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11939442_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cbac56_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d73973d_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c15d6d9_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef47225_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c27c40_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57324373_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3ae7ea_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a271d_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77606318_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a11f31c_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69977494_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502637e_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503f8109_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b8e194_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e31206d_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a699acf_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d99d444_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dbbe6b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1ed020_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3889bf_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a718049_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18552b66_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3306de4_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b877b9b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41dd1290_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2e93b5_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c5df1e_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b369dd6_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5543aeb8_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6070ad_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c6f437_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d89c042_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674a199a_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d9fb4a_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22efb2e2_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2288af_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cf6a5_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcec698_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5583e3a6_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400e40cf_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5bee6b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad759c1_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6197a8e8_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa4b151_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc70bf7_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7484cb1b_ARCHIVE_LOCATION">/home/vm/projects/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214b8ef4_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abbae53_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb96668_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fcead2_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64733027_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd20f29_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2695f3e_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c3f0f8_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f10851_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3305c60_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718eebd2_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3bde04_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5d1539_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b865241_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3665a313_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272db171_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bc8f0d_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afe0644_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb2c70_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8fb38_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669bedf9_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3496d3b_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac67e6b_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f0f859_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50955bee_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c110d_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515ddcb2_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b9c32a_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399d6238_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2f0e3e_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a8495c_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5fd394_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654e2a19_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516ff18f_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edd3910_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d910fe_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b07d087_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a3feb7_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71710737_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/signal_detector_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="185c79f2"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6066108f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="66b955ee"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9a194edc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d584b408"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
