// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright(C) 2016 MediaTek Inc.
 */
/******************************************************************************
*[File]             sdio.c
*[Version]          v1.0
*[Revision Date]    2010-03-01
*[Author]
*[Description]
*    The program provides SDIO HIF driver
*[Copyright]
*    Copyright (C) 2010 MediaTek Incorporation. All Rights Reserved.
******************************************************************************/

/*******************************************************************************
 *                         C O M P I L E R   F L A G S
 *******************************************************************************
 */

/*******************************************************************************
 *                    E X T E R N A L   R E F E R E N C E S
 *******************************************************************************
 */

#include "gl_os.h"
#include "precomp.h"

#include <linux/mmc/card.h>
#include <linux/mmc/host.h>
#include <linux/mmc/sdio.h>
#include <linux/mmc/sdio_func.h> /* sdio_readl(), etc */
#include <linux/mmc/sdio_ids.h>

#include <linux/mm.h>
#ifndef CONFIG_X86
#include <asm/memory.h>
#endif

#include "reg.h"

/*******************************************************************************
 *                              C O N S T A N T S
 *******************************************************************************
 */

#define HIF_SDIO_ERR_TITLE_STR		       "[" CHIP_NAME \
	"] SDIO Access Error!"
#define HIF_SDIO_ERR_DESC_STR		       "**SDIO Access Error**\n"

#define HIF_SDIO_ACCESS_RETRY_LIMIT	       3
#define HIF_SDIO_INTERRUPT_RESPONSE_TIMEOUT    (15000)

/*******************************************************************************
 *                            P R O T O T Y P E S
 *******************************************************************************
 */

static int mtk_sdio_pm_suspend(struct device *pDev);
static int mtk_sdio_pm_resume(struct device *pDev);

const struct sdio_device_id mtk_sdio_ids[] = {
	{ SDIO_DEVICE(0x037a, 0x7608),
	  .driver_data = (kernel_ulong_t)&driver_data_mt7668 },
	{ /* end: all zeroes */ },
};

MODULE_DEVICE_TABLE(sdio, mtk_sdio_ids);

/*******************************************************************************
 *                             D A T A   T Y P E S
 *******************************************************************************
 */

/*******************************************************************************
 *                            P U B L I C   D A T A
 *******************************************************************************
 */

/*******************************************************************************
 *                           P R I V A T E   D A T A
 *******************************************************************************
 */

static probe_card pfWlanProbe;
static remove_card pfWlanRemove;

static const struct dev_pm_ops mtk_sdio_pm_ops = {
	.suspend = mtk_sdio_pm_suspend,
	.resume = mtk_sdio_pm_resume,
};

static struct sdio_driver mtk_sdio_driver = {/* Mediatek SDIO Driver */
	.name = "wlan",
	.id_table = mtk_sdio_ids,
	.probe = NULL,
	.remove = NULL,
	.drv = {
		.owner = THIS_MODULE,
		.pm = &mtk_sdio_pm_ops,
	}
};

/*******************************************************************************
 *                                 M A C R O S
 *******************************************************************************
 */

#define dev_to_sdio_func(d)    container_of(d, struct sdio_func, dev)

/*******************************************************************************
 *                   F U N C T I O N   D E C L A R A T I O N S
 *******************************************************************************
 */

/*******************************************************************************
 *                              F U N C T I O N S
 *******************************************************************************
 */

/*----------------------------------------------------------------------------*/
/*!
 * \brief This function is a SDIO interrupt callback function
 *
 * \param[in] func  pointer to SDIO handle
 *
 * \return void
 */
/*----------------------------------------------------------------------------*/
static void mtk_sdio_interrupt(struct sdio_func *func)
{
	P_GLUE_INFO_T prGlueInfo = NULL;

	int ret = 0;

	prGlueInfo = sdio_get_drvdata(func);
	/* ASSERT(prGlueInfo); */

	if (!prGlueInfo) {
		return;
	}

	if (prGlueInfo->ulFlag & GLUE_FLAG_HALT) {
		sdio_writeb(prGlueInfo->rHifInfo.func, WHLPCR_INT_EN_CLR,
			    MCR_WHLPCR, &ret);

		return;
	}

	sdio_writeb(prGlueInfo->rHifInfo.func, WHLPCR_INT_EN_CLR, MCR_WHLPCR,
		    &ret);

	kalSetIntEvent(prGlueInfo);
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief This function is a SDIO probe function
 *
 * \param[in] func   pointer to SDIO handle
 * \param[in] id     pointer to SDIO device id table
 *
 * \return void
 */
/*----------------------------------------------------------------------------*/
int mtk_sdio_probe(struct sdio_func *func, const struct sdio_device_id *id)
{
	int ret;

	dev_info(&func->dev, "Mediatek MT7668S Probe Start\n");

	ASSERT(func);
	ASSERT(id);

	sdio_claim_host(func);
	ret = sdio_enable_func(func);
	sdio_release_host(func);

	if (ret) {
		dev_err(&func->dev, "Mediatek MT7668S Probe FAIL [%d]\n", ret);
		return ret;
	}

	if (pfWlanProbe((void *)func, (void *)id->driver_data) !=
	    WLAN_STATUS_SUCCESS) {
		dev_err(&func->dev, "Mediatek MT7668S Probe FAIL\n");
		pfWlanRemove();
		return -1;
	}

	dev_info(&func->dev, "Mediatek MT7668S Probe Success\n");
	return WLAN_STATUS_SUCCESS;
}

void mtk_sdio_remove(struct sdio_func *func)
{
	ASSERT(func);

	pfWlanRemove();

	sdio_claim_host(func);
	sdio_disable_func(func);

	sdio_release_host(func);
}

static int mtk_sdio_pm_suspend(struct device *pDev)
{
	int ret = 0, wait = 0;
	int pm_caps, set_flag;
	const char *func_id;
	struct sdio_func *func;
	P_GLUE_INFO_T prGlueInfo = NULL;

	DBGLOG(HAL, STATE, "==>\n");

	func = dev_to_sdio_func(pDev);
	prGlueInfo = sdio_get_drvdata(func);

	DBGLOG(REQ, STATE, "Wow:%d, WowEnable:%d, state:%d\n",
	       prGlueInfo->prAdapter->rWifiVar.ucWow,
	       prGlueInfo->prAdapter->rWowCtrl.fgWowEnable,
	       kalGetMediaStateIndicated(prGlueInfo));

	/* 1) wifi cfg "Wow" is true, 2) wow is enable 3) WIfI connected =>
	 * execute WOW flow */
	if (prGlueInfo->prAdapter->rWifiVar.ucWow &&
	    prGlueInfo->prAdapter->rWowCtrl.fgWowEnable &&
	    (kalGetMediaStateIndicated(prGlueInfo) ==
	     PARAM_MEDIA_STATE_CONNECTED)) {
		DBGLOG(HAL, STATE, "enter WOW flow\n");
		kalWowProcess(prGlueInfo, true);
	}

	prGlueInfo->prAdapter->fgForceFwOwn = true;

	/* Wait for
	 *  1. The other unfinished ownership handshakes
	 *  2. FW own back
	 */
	wait = 0;
	while (1) {
		if (prGlueInfo->prAdapter->u4PwrCtrlBlockCnt == 0 &&
		    prGlueInfo->prAdapter->fgIsFwOwn == true) {
			DBGLOG(HAL, STATE, "************************\n");
			DBGLOG(HAL, STATE, "* Entered SDIO Supsend *\n");
			DBGLOG(HAL, STATE, "************************\n");
			DBGLOG(HAL, INFO, "wait = %d\n\n", wait);
			break;
		}

		ACQUIRE_POWER_CONTROL_FROM_PM(prGlueInfo->prAdapter);
		kalMsleep(5);
		RECLAIM_POWER_CONTROL_TO_PM(prGlueInfo->prAdapter, false);

		if (wait > 200) {
			DBGLOG(HAL, ERROR, "Timeout !!\n\n");
			return -EAGAIN;
		}
		wait++;
	}

	pm_caps = sdio_get_host_pm_caps(func);
	func_id = sdio_func_id(func);

	/* Ask kernel keeping SDIO bus power-on */
	set_flag = MMC_PM_KEEP_POWER;
	ret = sdio_set_host_pm_flags(func, set_flag);
	if (ret) {
		DBGLOG(HAL, ERROR, "set flag %d err %d\n", set_flag, ret);
		DBGLOG(HAL, ERROR, "%s: cannot remain alive(0x%X)\n", func_id,
		       pm_caps);
	}

	/* If wow enable, ask kernel accept SDIO IRQ in suspend mode */
	if (prGlueInfo->prAdapter->rWifiVar.ucWow &&
	    prGlueInfo->prAdapter->rWowCtrl.fgWowEnable) {
		set_flag = MMC_PM_WAKE_SDIO_IRQ;
		ret = sdio_set_host_pm_flags(func, set_flag);
		if (ret) {
			DBGLOG(HAL, ERROR, "set flag %d err %d\n", set_flag,
			       ret);
			DBGLOG(HAL, ERROR, "%s: cannot sdio wake-irq(0x%X)\n",
			       func_id, pm_caps);
		}
	}

	DBGLOG(HAL, STATE, "<==\n");
	return 0;
}

static int mtk_sdio_pm_resume(struct device *pDev)
{
	struct sdio_func *func;
	P_GLUE_INFO_T prGlueInfo = NULL;

	DBGLOG(HAL, STATE, "==>\n");

	func = dev_to_sdio_func(pDev);
	prGlueInfo = sdio_get_drvdata(func);

	DBGLOG(REQ, STATE, "Wow:%d, WowEnable:%d, state:%d\n",
	       prGlueInfo->prAdapter->rWifiVar.ucWow,
	       prGlueInfo->prAdapter->rWowCtrl.fgWowEnable,
	       kalGetMediaStateIndicated(prGlueInfo));

	prGlueInfo->prAdapter->fgForceFwOwn = false;

	if (prGlueInfo->prAdapter->rWifiVar.ucWow &&
	    prGlueInfo->prAdapter->rWowCtrl.fgWowEnable &&
	    (kalGetMediaStateIndicated(prGlueInfo) ==
	     PARAM_MEDIA_STATE_CONNECTED)) {
		DBGLOG(HAL, STATE, "leave WOW flow\n");
		kalWowProcess(prGlueInfo, false);
	}

	DBGLOG(HAL, STATE, "<==\n");
	return 0;
}

static int mtk_sdio_suspend(struct device *pDev, pm_message_t state)
{
	return mtk_sdio_pm_suspend(pDev);
}

int mtk_sdio_resume(struct device *pDev)
{
	return mtk_sdio_pm_resume(pDev);
}
#if (CFG_SDIO_ASYNC_IRQ_AUTO_ENABLE == 1)
int mtk_sdio_async_irq_enable(struct sdio_func *func)
{
#define SDIO_CCCR_IRQ_EXT    0x16
#define SDIO_IRQ_EXT_SAI     BIT(0)
#define SDIO_IRQ_EXT_EAI     BIT(1)
	unsigned char data = 0;
	unsigned int quirks_bak;
	int ret;

	/* Read CCCR 0x16 (interrupt extension)*/
	data = sdio_f0_readb(func, SDIO_CCCR_IRQ_EXT, &ret);
	if (ret) {
		DBGLOG(HAL, ERROR, "CCCR 0x%X read fail (%d).\n",
		       SDIO_CCCR_IRQ_EXT, ret);
		return false;
	}
	/* Check CCCR capability status */
	if (!(data & SDIO_IRQ_EXT_SAI)) {
		/* SAI = 0 */
		DBGLOG(HAL, ERROR, "No Async-IRQ capability.\n");
		return false;
	} else if (data & SDIO_IRQ_EXT_EAI) {
		/* EAI = 1 */
		DBGLOG(INIT, INFO, "Async-IRQ enabled already.\n");
		return true;
	}

	/* Set EAI bit */
	data |= SDIO_IRQ_EXT_EAI;

	/* Enable capability to write CCCR */
	quirks_bak = func->card->quirks;
	func->card->quirks |= MMC_QUIRK_LENIENT_FN0;
	/* Write CCCR into card */
	sdio_f0_writeb(func, data, SDIO_CCCR_IRQ_EXT, &ret);
	if (ret) {
		DBGLOG(HAL, ERROR, "CCCR 0x%X write fail (%d).\n",
		       SDIO_CCCR_IRQ_EXT, ret);
		return false;
	}
	func->card->quirks = quirks_bak;

	data = sdio_f0_readb(func, SDIO_CCCR_IRQ_EXT, &ret);
	if (ret || !(data & SDIO_IRQ_EXT_EAI)) {
		DBGLOG(HAL, ERROR, "CCCR 0x%X write fail (%d).\n",
		       SDIO_CCCR_IRQ_EXT, ret);
		return false;
	}
	return true;
}
#endif

/*----------------------------------------------------------------------------*/
/*!
 * \brief This function will register sdio bus to the os
 *
 * \param[in] pfProbe    Function pointer to detect card
 * \param[in] pfRemove   Function pointer to remove card
 *
 * \return The result of registering sdio bus
 */
/*----------------------------------------------------------------------------*/
WLAN_STATUS glRegisterBus(probe_card pfProbe, remove_card pfRemove)
{
	int ret = 0;

	ASSERT(pfProbe);
	ASSERT(pfRemove);

	pfWlanProbe = pfProbe;
	pfWlanRemove = pfRemove;

	mtk_sdio_driver.probe = mtk_sdio_probe;
	mtk_sdio_driver.remove = mtk_sdio_remove;

	mtk_sdio_driver.drv.suspend = mtk_sdio_suspend;
	mtk_sdio_driver.drv.resume = mtk_sdio_resume;

	ret = (sdio_register_driver(&mtk_sdio_driver) == 0) ?
	      WLAN_STATUS_SUCCESS :
	      WLAN_STATUS_FAILURE;

	return ret;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief This function will unregister sdio bus to the os
 *
 * \param[in] pfRemove   Function pointer to remove card
 *
 * \return (none)
 */
/*----------------------------------------------------------------------------*/
void glUnregisterBus(remove_card pfRemove)
{
	ASSERT(pfRemove);
	pfRemove();

	sdio_unregister_driver(&mtk_sdio_driver);
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief This function stores hif related info, which is initialized before.
 *
 * \param[in] prGlueInfo Pointer to glue info structure
 * \param[in] u4Cookie   Pointer to u32 memory base variable for _HIF_HPI
 *
 * \return (none)
 */
/*----------------------------------------------------------------------------*/
void glSetHifInfo(P_GLUE_INFO_T prGlueInfo, unsigned long ulCookie)
{
	P_GL_HIF_INFO_T prHif = NULL;
	u8 ucIdx;

	prHif = &prGlueInfo->rHifInfo;

	QUEUE_INITIALIZE(&prHif->rFreeQueue);
	QUEUE_INITIALIZE(&prHif->rRxDeAggQueue);
	QUEUE_INITIALIZE(&prHif->rRxFreeBufQueue);

	prHif->func = (struct sdio_func *)ulCookie;

	sdio_set_drvdata(prHif->func, prGlueInfo);

	SET_NETDEV_DEV(prGlueInfo->prDevHandler, &prHif->func->dev);

	/* Reset statistic counter */
	kalMemZero(&prHif->rStatCounter, sizeof(SDIO_STAT_COUNTER_T));

	for (ucIdx = TC0_INDEX; ucIdx < TC_NUM; ucIdx++)
		prHif->au4PendingTxDoneCount[ucIdx] = 0;

	mutex_init(&prHif->rRxFreeBufQueMutex);
	mutex_init(&prHif->rRxDeAggQueMutex);
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief This function clears hif related info.
 *
 * \param[in] prGlueInfo Pointer to glue info structure
 *
 * \return (none)
 */
/*----------------------------------------------------------------------------*/
void glClearHifInfo(P_GLUE_INFO_T prGlueInfo)
{
	/* P_GL_HIF_INFO_T prHif = NULL; */
	/* ASSERT(prGlueInfo); */
	/* prHif = &prGlueInfo->rHifInfo; */
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Initialize bus operation and hif related information, request
 * resources.
 *
 * \param[out] pvData    A pointer to HIF-specific data type buffer.
 *                       For eHPI, pvData is a pointer to u32 type and stores a
 *                       mapped base address.
 *
 * \return (none)
 */
/*----------------------------------------------------------------------------*/
u8 glBusInit(void *pvData)
{
	int ret = 0;
	struct sdio_func *func = NULL;

	ASSERT(pvData);

	func = (struct sdio_func *)pvData;

	sdio_claim_host(func);

#if (CFG_SDIO_ASYNC_IRQ_AUTO_ENABLE == 1)
	ret = mtk_sdio_async_irq_enable(func);
	if (ret == false)
		DBGLOG(HAL, ERROR, "Async-IRQ auto-enable fail.\n");
	else
		DBGLOG(INIT, INFO, "Async-IRQ is enabled.\n");
#endif

	ret = sdio_set_block_size(func, 512);
	sdio_release_host(func);

	return true;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Setup bus interrupt operation and interrupt handler for os.
 *
 * \param[in] pvData     A pointer to struct net_device.
 * \param[in] pfnIsr     A pointer to interrupt handler function.
 * \param[in] pvCookie   Private data for pfnIsr function.
 *
 * \retval WLAN_STATUS_SUCCESS   if success
 *         NEGATIVE_VALUE   if fail
 */
/*----------------------------------------------------------------------------*/
s32 glBusSetIrq(void *pvData, void *pfnIsr, void *pvCookie)
{
	int ret = 0;

	struct net_device *prNetDevice = NULL;
	P_GLUE_INFO_T prGlueInfo = NULL;
	P_GL_HIF_INFO_T prHifInfo = NULL;

	ASSERT(pvData);
	if (!pvData)
		return -1;

	prNetDevice = (struct net_device *)pvData;
	prGlueInfo = (P_GLUE_INFO_T)pvCookie;
	ASSERT(prGlueInfo);
	if (!prGlueInfo)
		return -1;

	prHifInfo = &prGlueInfo->rHifInfo;

	sdio_claim_host(prHifInfo->func);
	ret = sdio_claim_irq(prHifInfo->func, mtk_sdio_interrupt);
	sdio_release_host(prHifInfo->func);

	prHifInfo->fgIsPendingInt = false;

	return ret;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Stop bus interrupt operation and disable interrupt handling for os.
 *
 * \param[in] pvData     A pointer to struct net_device.
 * \param[in] pvCookie   Private data for pfnIsr function.
 *
 * \return (none)
 */
/*----------------------------------------------------------------------------*/
void glBusFreeIrq(void *pvData, void *pvCookie)
{
	struct net_device *prNetDevice = NULL;
	P_GLUE_INFO_T prGlueInfo = NULL;
	P_GL_HIF_INFO_T prHifInfo = NULL;

	ASSERT(pvData);
	if (!pvData) {
		return;
	}
	prNetDevice = (struct net_device *)pvData;
	prGlueInfo = (P_GLUE_INFO_T)pvCookie;
	ASSERT(prGlueInfo);
	if (!prGlueInfo) {
		return;
	}

	prHifInfo = &prGlueInfo->rHifInfo;

	sdio_claim_host(prHifInfo->func);
	sdio_release_irq(prHifInfo->func);
	sdio_release_host(prHifInfo->func);
}

u8 glIsReadClearReg(u32 u4Address)
{
	switch (u4Address) {
	case MCR_WHISR:
	case MCR_WASR:
	case MCR_D2HRM0R:
	case MCR_D2HRM1R:
	case MCR_WTQCR0:
	case MCR_WTQCR1:
	case MCR_WTQCR2:
	case MCR_WTQCR3:
	case MCR_WTQCR4:
	case MCR_WTQCR5:
	case MCR_WTQCR6:
	case MCR_WTQCR7:
		return true;

	default:
		return false;
	}
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Read a 32-bit device register of SDIO host driver domian
 *
 * \param[in] prGlueInfo Pointer to the GLUE_INFO_T structure.
 * \param[in] u4Register Register offset
 * \param[in] pu4Value   Pointer to variable used to store read value
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevRegRead(IN P_GLUE_INFO_T prGlueInfo, IN u32 u4Register,
		 OUT u32 *pu4Value)
{
	int ret = 0;
	u8 ucRetryCount = 0;

	ASSERT(prGlueInfo);
	ASSERT(pu4Value);

	do {
		sdio_claim_host(prGlueInfo->rHifInfo.func);
		*pu4Value =
			sdio_readl(prGlueInfo->rHifInfo.func, u4Register, &ret);
		sdio_release_host(prGlueInfo->rHifInfo.func);

		if (ret || ucRetryCount) {
			if (glIsReadClearReg(u4Register) &&
			    (ucRetryCount == 0)) {
				/* Read Snapshot CR instead */
				u4Register = MCR_WSR;
			}
		}

		ucRetryCount++;
		if (ucRetryCount > HIF_SDIO_ACCESS_RETRY_LIMIT)
			break;
	} while (ret);

	if (ret) {
		DBGLOG(HAL, ERROR, "sdio_readl() reports error: %x retry: %u\n",
		       ret, ucRetryCount);
	}
	return (ret) ? false : true;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Read a 32-bit device register of chip firmware register domain
 *
 * \param[in] prGlueInfo Pointer to the GLUE_INFO_T structure.
 * \param[in] u4Register Register offset
 * \param[in] pu4Value   Pointer to variable used to store read value
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevRegRead_mac(IN P_GLUE_INFO_T prGlueInfo, IN u32 u4Register,
		     OUT u32 *pu4Value)
{
	u32 value;
	u32 u4Time, u4Current;

	/* progrqm h2d mailbox0 as interested register address */
	kalDevRegWrite(prGlueInfo, MCR_H2DSM0R, u4Register);

	/* set h2d interrupt to notify firmware. bit16 */
	kalDevRegWrite(prGlueInfo, MCR_WSICR, SDIO_MAILBOX_FUNC_READ_REG_IDX);

	/* polling interrupt status asserted. bit16 */

	/* first, disable interrupt enable for SDIO_MAILBOX_FUNC_READ_REG_IDX */
	kalDevRegRead(prGlueInfo, MCR_WHIER, &value);
	kalDevRegWrite(prGlueInfo, MCR_WHIER,
		       (value & ~SDIO_MAILBOX_FUNC_READ_REG_IDX));

	u4Time = (u32)kalGetTimeTick();

	do {
		/* check bit16 of WHISR assert for read register response */
		kalDevRegRead(prGlueInfo, MCR_WHISR, &value);

		if (value & SDIO_MAILBOX_FUNC_READ_REG_IDX) {
			/* read d2h mailbox0 for interested register address */
			kalDevRegRead(prGlueInfo, MCR_D2HRM0R, &value);

			if (value != u4Register) {
				DBGLOG(HAL,
				       ERROR,
				       "ERROR! kalDevRegRead_mac():register address mis-match");
				DBGLOG(HAL,
				       ERROR,
				       "(u4Register = 0x%08x, reported register = 0x%08x)\n",
				       u4Register,
				       value);
				return false;
			}

			/* read d2h mailbox1 for the value of the register */
			kalDevRegRead(prGlueInfo, MCR_D2HRM1R, &value);
			*pu4Value = value;
			return true;
		}

		/* timeout exceeding check */
		u4Current = (u32)kalGetTimeTick();

		if (((u4Current > u4Time) &&
		     ((u4Current - u4Time) >
		      HIF_SDIO_INTERRUPT_RESPONSE_TIMEOUT)) ||
		    (u4Current < u4Time &&
		     ((u4Current + (0xFFFFFFFF - u4Time)) >
		      HIF_SDIO_INTERRUPT_RESPONSE_TIMEOUT))) {
			DBGLOG(HAL, ERROR,
			       "ERROR: kalDevRegRead_mac(): response timeout\n");
			return false;
		}

		/* Response packet is not ready */
		kalUdelay(50);
	} while (1);
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Write a 32-bit device register of SDIO driver domian
 *
 * \param[in] prGlueInfo Pointer to the GLUE_INFO_T structure.
 * \param[in] u4Register Register offset
 * \param[in] u4Value    Value to be written
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevRegWrite(IN P_GLUE_INFO_T prGlueInfo, IN u32 u4Register,
		  IN u32 u4Value)
{
	int ret = 0;
	u8 ucRetryCount = 0;

	ASSERT(prGlueInfo);

	do {
		sdio_claim_host(prGlueInfo->rHifInfo.func);
		sdio_writel(prGlueInfo->rHifInfo.func, u4Value, u4Register,
			    &ret);
		sdio_release_host(prGlueInfo->rHifInfo.func);

		ucRetryCount++;
		if (ucRetryCount > HIF_SDIO_ACCESS_RETRY_LIMIT)
			break;
	} while (ret);

	if (ret) {
		DBGLOG(HAL, ERROR,
		       "sdio_writel() reports error: %x retry: %u\n", ret,
		       ucRetryCount);
	}

	return (ret) ? false : true;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Write a 32-bit device register of chip firmware register domain
 *
 * \param[in] prGlueInfo Pointer to the GLUE_INFO_T structure.
 * \param[in] u4Register Register offset
 * \param[in] u4Value    Value to be written
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevRegWrite_mac(IN P_GLUE_INFO_T prGlueInfo, IN u32 u4Register,
		      IN u32 u4Value)
{
	u32 value;
	u32 u4Time, u4Current;

	/* progrqm h2d mailbox0 as interested register address */
	kalDevRegWrite(prGlueInfo, MCR_H2DSM0R, u4Register);

	/* progrqm h2d mailbox1 as the value to write */
	kalDevRegWrite(prGlueInfo, MCR_H2DSM1R, u4Value);

	/*  set h2d interrupt to notify firmware bit17 */
	kalDevRegWrite(prGlueInfo, MCR_WSICR, SDIO_MAILBOX_FUNC_WRITE_REG_IDX);

	/* polling interrupt status asserted. bit17 */

	/* first, disable interrupt enable for SDIO_MAILBOX_FUNC_WRITE_REG_IDX
	 */
	kalDevRegRead(prGlueInfo, MCR_WHIER, &value);
	kalDevRegWrite(prGlueInfo, MCR_WHIER,
		       (value & ~SDIO_MAILBOX_FUNC_WRITE_REG_IDX));

	u4Time = (u32)kalGetTimeTick();

	do {
		/* check bit17 of WHISR assert for response */
		kalDevRegRead(prGlueInfo, MCR_WHISR, &value);

		if (value & SDIO_MAILBOX_FUNC_WRITE_REG_IDX) {
			/* read d2h mailbox0 for interested register address */
			kalDevRegRead(prGlueInfo, MCR_D2HRM0R, &value);

			if (value != u4Register) {
				DBGLOG(HAL,
				       ERROR,
				       "ERROR! kalDevRegWrite_mac():register address mis-match");
				DBGLOG(HAL,
				       ERROR,
				       "(u4Register = 0x%08x, reported register = 0x%08x)\n",
				       u4Register,
				       value);
				return false;
			}
			return true;
		}

		/* timeout exceeding check */
		u4Current = (u32)kalGetTimeTick();

		if (((u4Current > u4Time) &&
		     ((u4Current - u4Time) >
		      HIF_SDIO_INTERRUPT_RESPONSE_TIMEOUT)) ||
		    (u4Current < u4Time &&
		     ((u4Current + (0xFFFFFFFF - u4Time)) >
		      HIF_SDIO_INTERRUPT_RESPONSE_TIMEOUT))) {
			DBGLOG(HAL, ERROR,
			       "ERROR: kalDevRegWrite_mac(): response timeout\n");
			return false;
		}

		/* Response packet is not ready */
		kalUdelay(50);
	} while (1);
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Read device I/O port
 *
 * \param[in] prGlueInfo         Pointer to the GLUE_INFO_T structure.
 * \param[in] u2Port             I/O port offset
 * \param[in] u2Len              Length to be read
 * \param[out] pucBuf            Pointer to read buffer
 * \param[in] u2ValidOutBufSize  Length of the buffer valid to be accessed
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevPortRead(IN P_GLUE_INFO_T prGlueInfo, IN u16 u2Port, IN u32 u4Len,
		  OUT u8 *pucBuf, IN u32 u4ValidOutBufSize)
{
	P_GL_HIF_INFO_T prHifInfo = NULL;
	u8 *pucDst = NULL;
	int count = u4Len;
	int ret = 0;
	int bNum = 0;

	struct sdio_func *prSdioFunc = NULL;

	ASSERT(prGlueInfo);

	prHifInfo = &prGlueInfo->rHifInfo;

	ASSERT(pucBuf);
	pucDst = pucBuf;

	ASSERT(u4Len <= u4ValidOutBufSize);
	if (u4Len > u4ValidOutBufSize) {
		DBGLOG(HAL, ERROR,
		       "kalDevPortRead: invalid len: %d out of bound(%d)\n",
		       u4Len, u4ValidOutBufSize);
		return false;
	}

	prSdioFunc = prHifInfo->func;

	ASSERT(prSdioFunc->cur_blksize > 0);

	sdio_claim_host(prSdioFunc);

	/* Split buffer into multiple single block to workaround hifsys */
	while (count >= prSdioFunc->cur_blksize) {
		count -= prSdioFunc->cur_blksize;
		bNum++;
	}
	if (count > 0 && bNum > 0)
		bNum++;

	if (bNum > 0) {
		ret = sdio_readsb(prSdioFunc, pucDst, u2Port,
				  prSdioFunc->cur_blksize * bNum);

#ifdef CONFIG_X86
		/* ENE workaround */
		{
			int tmp;

			sdio_writel(prSdioFunc, 0x0,
				    SDIO_X86_WORKAROUND_WRITE_MCR, &tmp);
		}
#endif
	} else {
		ret = sdio_readsb(prSdioFunc, pucDst, u2Port, count);
	}

	sdio_release_host(prSdioFunc);

	if (ret) {
		DBGLOG(HAL, ERROR, "sdio_readsb() reports error: %x\n", ret);
	}
	return (ret) ? false : true;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Write device I/O port
 *
 * \param[in] prGlueInfo         Pointer to the GLUE_INFO_T structure.
 * \param[in] u2Port             I/O port offset
 * \param[in] u2Len              Length to be write
 * \param[in] pucBuf             Pointer to write buffer
 * \param[in] u2ValidInBufSize   Length of the buffer valid to be accessed
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevPortWrite(IN P_GLUE_INFO_T prGlueInfo, IN u16 u2Port, IN u32 u4Len,
		   IN u8 *pucBuf, IN u32 u4ValidInBufSize)
{
	P_GL_HIF_INFO_T prHifInfo = NULL;
	u8 *pucSrc = NULL;
	int count = u4Len;
	int ret = 0;
	int bNum = 0;
	struct sdio_func *prSdioFunc = NULL;

	ASSERT(prGlueInfo);
	prHifInfo = &prGlueInfo->rHifInfo;

	ASSERT(pucBuf);
	pucSrc = pucBuf;

	ASSERT(u4Len <= u4ValidInBufSize);

	prSdioFunc = prHifInfo->func;
	ASSERT(prSdioFunc->cur_blksize > 0);

	sdio_claim_host(prSdioFunc);

	/* Split buffer into multiple single block to workaround hifsys */
	while (count >= prSdioFunc->cur_blksize) {
		count -= prSdioFunc->cur_blksize;
		bNum++;
	}
	if (count > 0 && bNum > 0)
		bNum++;

	if (bNum > 0) { /* block mode */
		ret = sdio_writesb(prSdioFunc, u2Port, pucSrc,
				   prSdioFunc->cur_blksize * bNum);

#ifdef CONFIG_X86
		/* ENE workaround */
		{
			int tmp;

			sdio_writel(prSdioFunc, 0x0,
				    SDIO_X86_WORKAROUND_WRITE_MCR, &tmp);
		}
#endif
	} else { /* byte mode */
		ret = sdio_writesb(prSdioFunc, u2Port, pucSrc, count);
	}

	sdio_release_host(prSdioFunc);

	if (ret) {
		DBGLOG(HAL, ERROR, "sdio_writesb() reports error: %x\n", ret);
	}
	return (ret) ? false : true;
}

/*----------------------------------------------------------------------------*/
/*!
 * @brief Read interrupt status from hardware
 *
 * @param prAdapter pointer to the Adapter handler
 * @param the interrupts
 *
 * @return N/A
 *
 */
/*----------------------------------------------------------------------------*/
void kalDevReadIntStatus(IN P_ADAPTER_T prAdapter, OUT u32 *pu4IntStatus)
{
#if CFG_SDIO_INTR_ENHANCE
	P_SDIO_CTRL_T prSDIOCtrl;
	P_SDIO_STAT_COUNTER_T prStatCounter;

	SDIO_TIME_INTERVAL_DEC();

	DEBUGFUNC("nicSDIOReadIntStatus");

	ASSERT(prAdapter);
	ASSERT(pu4IntStatus);

	prSDIOCtrl = prAdapter->prGlueInfo->rHifInfo.prSDIOCtrl;
	ASSERT(prSDIOCtrl);

	prStatCounter = &prAdapter->prGlueInfo->rHifInfo.rStatCounter;

	/* There are pending interrupt to be handled */
	if (prAdapter->prGlueInfo->rHifInfo.fgIsPendingInt) {
		prAdapter->prGlueInfo->rHifInfo.fgIsPendingInt = false;
	} else {
		SDIO_REC_TIME_START();
		HAL_PORT_RD(prAdapter, MCR_WHISR,
			    sizeof(ENHANCE_MODE_DATA_STRUCT_T),
			    (u8 *)prSDIOCtrl,
			    sizeof(ENHANCE_MODE_DATA_STRUCT_T));
		SDIO_REC_TIME_END();
		SDIO_ADD_TIME_INTERVAL(prStatCounter->u4IntReadTime);
		prStatCounter->u4IntReadCnt++;
	}

	prStatCounter->u4IntCnt++;

	if (kalIsCardRemoved(prAdapter->prGlueInfo) == true ||
	    fgIsBusAccessFailed == true) {
		*pu4IntStatus = 0;
		return;
	}

	halProcessEnhanceInterruptStatus(prAdapter);

	*pu4IntStatus = prSDIOCtrl->u4WHISR;
#else
	HAL_MCR_RD(prAdapter, MCR_WHISR, pu4IntStatus);
#endif

	if (*pu4IntStatus & ~(WHIER_DEFAULT | WHIER_FW_OWN_BACK_INT_EN)) {
		DBGLOG(INTR, WARN,
		       "Un-handled HISR %#lx, HISR = %#lx (HIER:0x%lx)\n",
		       (*pu4IntStatus & ~WHIER_DEFAULT), *pu4IntStatus,
		       WHIER_DEFAULT);
		*pu4IntStatus &= WHIER_DEFAULT;
	}
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Write device I/O port in byte with CMD52
 *
 * \param[in] prGlueInfo         Pointer to the GLUE_INFO_T structure.
 * \param[in] u4Addr             I/O port offset
 * \param[in] ucData             Single byte of data to be written
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevWriteWithSdioCmd52(IN P_GLUE_INFO_T prGlueInfo, IN u32 u4Addr,
			    IN u8 ucData)
{
	int ret = 0;

	sdio_claim_host(prGlueInfo->rHifInfo.func);
	sdio_writeb(prGlueInfo->rHifInfo.func, ucData, u4Addr, &ret);
	sdio_release_host(prGlueInfo->rHifInfo.func);

	if (ret) {
		DBGLOG(HAL, ERROR, "sdio_writeb() reports error: %x\n", ret);
	}

	return (ret) ? false : true;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Write data to device
 *
 * \param[in] prGlueInfo         Pointer to the GLUE_INFO_T structure.
 * \param[in] prMsduInfo         msdu info
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevWriteData(IN P_GLUE_INFO_T prGlueInfo, IN P_MSDU_INFO_T prMsduInfo)
{
	P_ADAPTER_T prAdapter = prGlueInfo->prAdapter;
	P_GL_HIF_INFO_T prHifInfo = &prGlueInfo->rHifInfo;
	P_TX_CTRL_T prTxCtrl;
	u8 *pucOutputBuf = (u8 *)NULL;
	u32 u4PaddingLength;
	struct sk_buff *skb;
	u8 *pucBuf;
	u32 u4Length;
	u8 ucTC;

	SDIO_TIME_INTERVAL_DEC();

	skb = (struct sk_buff *)prMsduInfo->prPacket;
	pucBuf = skb->data;
	u4Length = skb->len;
	ucTC = prMsduInfo->ucTC;

	prTxCtrl = &prAdapter->rTxCtrl;
	pucOutputBuf = prTxCtrl->pucTxCoalescingBufPtr;

	if (prTxCtrl->u4WrIdx + ALIGN_4(u4Length) >
	    prAdapter->u4CoalescingBufCachedSize) {
		if ((prAdapter->u4CoalescingBufCachedSize -
		     ALIGN_4(prTxCtrl->u4WrIdx)) >= HIF_TX_TERMINATOR_LEN) {
			/* fill with single dword of zero as TX-aggregation
			 * termination */
			*(u32 *)(&((
					   pucOutputBuf)[ALIGN_4(
								 prTxCtrl->
								 u4WrIdx)])) =
				0;
		}

		if (HAL_TEST_FLAG(prAdapter, ADAPTER_FLAG_HW_ERR) == false) {
			if (kalDevPortWrite(
				    prGlueInfo, MCR_WTDR1, prTxCtrl->u4WrIdx,
				    pucOutputBuf,
				    prAdapter->u4CoalescingBufCachedSize) ==
			    false) {
				HAL_SET_FLAG(prAdapter, ADAPTER_FLAG_HW_ERR);
				fgIsBusAccessFailed = true;
			}
			prHifInfo->rStatCounter.u4DataPortWriteCnt++;
		}
		prTxCtrl->u4WrIdx = 0;
	}

	SDIO_REC_TIME_START();
	memcpy(pucOutputBuf + prTxCtrl->u4WrIdx, pucBuf, u4Length);
	SDIO_REC_TIME_END();
	SDIO_ADD_TIME_INTERVAL(prHifInfo->rStatCounter.u4TxDataCpTime);

	prTxCtrl->u4WrIdx += u4Length;

	u4PaddingLength = (ALIGN_4(u4Length) - u4Length);
	if (u4PaddingLength) {
		memset(pucOutputBuf + prTxCtrl->u4WrIdx, 0, u4PaddingLength);
		prTxCtrl->u4WrIdx += u4PaddingLength;
	}

	SDIO_REC_TIME_START();
	if (!prMsduInfo->pfTxDoneHandler)
		kalFreeTxMsdu(prAdapter, prMsduInfo);
	SDIO_REC_TIME_END();
	SDIO_ADD_TIME_INTERVAL(prHifInfo->rStatCounter.u4TxDataFreeTime);

	/* Update pending Tx done count */
	prHifInfo->au4PendingTxDoneCount[ucTC]++;

	prHifInfo->rStatCounter.u4DataPktWriteCnt++;

	return true;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Kick Tx data to device
 *
 * \param[in] prGlueInfo         Pointer to the GLUE_INFO_T structure.
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
u8 kalDevKickData(IN P_GLUE_INFO_T prGlueInfo)
{
	P_ADAPTER_T prAdapter = prGlueInfo->prAdapter;
	P_GL_HIF_INFO_T prHifInfo = &prGlueInfo->rHifInfo;
	P_TX_CTRL_T prTxCtrl;
	u8 *pucOutputBuf = (u8 *)NULL;

	prTxCtrl = &prAdapter->rTxCtrl;
	pucOutputBuf = prTxCtrl->pucTxCoalescingBufPtr;

	if (prTxCtrl->u4WrIdx == 0)
		return false;

	if ((prAdapter->u4CoalescingBufCachedSize -
	     ALIGN_4(prTxCtrl->u4WrIdx)) >= HIF_TX_TERMINATOR_LEN) {
		/* fill with single dword of zero as TX-aggregation termination
		 */
		*(u32 *)(&((pucOutputBuf)[ALIGN_4(prTxCtrl->u4WrIdx)])) = 0;
	}

	if (HAL_TEST_FLAG(prAdapter, ADAPTER_FLAG_HW_ERR) == false) {
		if (kalDevPortWrite(prGlueInfo, MCR_WTDR1, prTxCtrl->u4WrIdx,
				    pucOutputBuf,
				    prAdapter->u4CoalescingBufCachedSize) ==
		    false) {
			HAL_SET_FLAG(prAdapter, ADAPTER_FLAG_HW_ERR);
			fgIsBusAccessFailed = true;
		}
		prHifInfo->rStatCounter.u4DataPortWriteCnt++;
	}

	prTxCtrl->u4WrIdx = 0;

	prHifInfo->rStatCounter.u4DataPortKickCnt++;

	return true;
}

/*----------------------------------------------------------------------------*/
/*!
 * \brief Write command to device
 *
 * \param[in] prGlueInfo         Pointer to the GLUE_INFO_T structure.
 * \param[in] u4Addr             I/O port offset
 * \param[in] ucData             Single byte of data to be written
 *
 * \retval true          operation success
 * \retval false         operation fail
 */
/*----------------------------------------------------------------------------*/
#if CFG_MESON_G12A_PATCH
WLAN_STATUS kalDevWriteCmd(IN P_GLUE_INFO_T prGlueInfo,
			   IN P_CMD_INFO_T prCmdInfo, IN u8 ucTC)
#else
u8 kalDevWriteCmd(IN P_GLUE_INFO_T prGlueInfo, IN P_CMD_INFO_T prCmdInfo,
		  IN u8 ucTC)
#endif
{
	P_ADAPTER_T prAdapter = prGlueInfo->prAdapter;
	/* P_GL_HIF_INFO_T prHifInfo = &prGlueInfo->rHifInfo; */
	P_TX_CTRL_T prTxCtrl;
	u8 *pucOutputBuf = (u8 *)NULL;
	u16 u2OverallBufferLength = 0;
	/* WLAN_STATUS u4Status = WLAN_STATUS_SUCCESS; */

	prTxCtrl = &prAdapter->rTxCtrl;
	pucOutputBuf = prTxCtrl->pucTxCoalescingBufPtr;

	if (TFCB_FRAME_PAD_TO_DW(prCmdInfo->u4TxdLen + prCmdInfo->u4TxpLen) >
	    prAdapter->u4CoalescingBufCachedSize) {
		DBGLOG(HAL, ERROR, "Command TX buffer underflow!\n");
#if CFG_MESON_G12A_PATCH
		return WLAN_STATUS_FAILURE;

#else
		return false;

#endif
	}
	if (prCmdInfo->u4TxdLen) {
		memcpy((pucOutputBuf + u2OverallBufferLength),
		       prCmdInfo->pucTxd, prCmdInfo->u4TxdLen);
		u2OverallBufferLength += prCmdInfo->u4TxdLen;
	}

	if (prCmdInfo->u4TxpLen) {
		memcpy((pucOutputBuf + u2OverallBufferLength),
		       prCmdInfo->pucTxp, prCmdInfo->u4TxpLen);
		u2OverallBufferLength += prCmdInfo->u4TxpLen;
	}

	memset(pucOutputBuf + u2OverallBufferLength, 0,
	       (TFCB_FRAME_PAD_TO_DW(u2OverallBufferLength) -
		u2OverallBufferLength));

	if ((prAdapter->u4CoalescingBufCachedSize -
	     ALIGN_4(u2OverallBufferLength)) >= HIF_TX_TERMINATOR_LEN) {
		/* fill with single dword of zero as TX-aggregation termination
		 */
		*(u32 *)(&((pucOutputBuf)[ALIGN_4(u2OverallBufferLength)])) = 0;
	}
	if (HAL_TEST_FLAG(prAdapter, ADAPTER_FLAG_HW_ERR) == false) {
		if (kalDevPortWrite(prGlueInfo, MCR_WTDR1,
				    TFCB_FRAME_PAD_TO_DW(u2OverallBufferLength),
				    pucOutputBuf,
				    prAdapter->u4CoalescingBufCachedSize) ==
		    false) {
			HAL_SET_FLAG(prAdapter, ADAPTER_FLAG_HW_ERR);
			fgIsBusAccessFailed = true;
		}
		prGlueInfo->rHifInfo.rStatCounter.u4CmdPortWriteCnt++;
	}

	/* Update pending Tx done count */
	prGlueInfo->rHifInfo.au4PendingTxDoneCount[ucTC]++;

	prGlueInfo->rHifInfo.rStatCounter.u4CmdPktWriteCnt++;
#if CFG_MESON_G12A_PATCH
	return WLAN_STATUS_SUCCESS;

#else
	return true;

#endif
}

void glGetDev(void *ctx, struct device **dev)
{
	*dev = &((struct sdio_func *)ctx)->dev;
}

void glGetHifDev(P_GL_HIF_INFO_T prHif, struct device **dev)
{
	*dev = &(prHif->func->dev);
}

u8 glWakeupSdio(P_GLUE_INFO_T prGlueInfo)
{
	u8 fgSuccess = true;

	return fgSuccess;
}
