// Seed: 2454717917
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire id_3 = 1'h0;
  module_0();
  tri0 id_4 = 1;
  assign id_3 = id_4;
  automatic id_5(
      .id_0(id_0), .id_1(id_1), .id_2(1'b0)
  );
  wire id_6;
endmodule
module module_3 (
    input tri0  id_0,
    input uwire id_1,
    input logic id_2
);
  initial begin
    id_4 <= #(id_2 != id_0 == id_1) 1;
    id_4 <= 1'b0;
    id_4 <= #1 id_2;
  end
  module_0();
endmodule
