{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404823802654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404823802655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 08 09:50:02 2014 " "Processing started: Tue Jul 08 09:50:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404823802655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404823802655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off De2 -c De2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off De2 -c De2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404823802655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1404823803583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file de2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 De2-behavior " "Found design unit 1: De2-behavior" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805040 ""} { "Info" "ISGN_ENTITY_NAME" "1 De2 " "Found entity 1: De2" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/xor_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/xor_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_x-structural " "Found design unit 1: xor_x-structural" {  } { { "../xor_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/xor_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805050 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_x " "Found entity 1: xor_x" {  } { { "../xor_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/xor_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "../vga_controller.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/vga_controller.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805057 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga_controller.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/vga_controller.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/t_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/t_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_processor-behavioral " "Found design unit 1: t_processor-behavioral" {  } { { "../t_processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/t_processor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805064 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_processor " "Found entity 1: t_processor" {  } { { "../t_processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/t_processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/subtractor_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/subtractor_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_x-structural " "Found design unit 1: subtractor_x-structural" {  } { { "../subtractor_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/subtractor_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805070 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_x " "Found entity 1: subtractor_x" {  } { { "../subtractor_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/subtractor_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/state_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/state_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_register-behavioral " "Found design unit 1: state_register-behavioral" {  } { { "../state_register.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/state_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805076 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "../state_register.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/state_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/slt_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/slt_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_x-structural " "Found design unit 1: slt_x-structural" {  } { { "../slt_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/slt_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805083 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_x " "Found entity 1: slt_x" {  } { { "../slt_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/slt_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/sll_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/sll_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_x-structural " "Found design unit 1: sll_x-structural" {  } { { "../sll_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/sll_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805089 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_x " "Found entity 1: sll_x" {  } { { "../sll_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/sll_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behavioral " "Found design unit 1: register_bank-behavioral" {  } { { "../register_bank.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/register_bank.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805095 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "../register_bank.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/register_bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavioral " "Found design unit 1: program_counter-behavioral" {  } { { "../program_counter.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/program_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805102 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavioral " "Found design unit 1: processor-behavioral" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805110 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/or_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/or_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_x-structural " "Found design unit 1: or_x-structural" {  } { { "../or_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/or_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805116 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_x " "Found entity 1: or_x" {  } { { "../or_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/or_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/nand_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/nand_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_x-structural " "Found design unit 1: nand_x-structural" {  } { { "../nand_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/nand_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805123 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_x " "Found entity 1: nand_x" {  } { { "../nand_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/nand_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-structural " "Found design unit 1: multiplexer-structural" {  } { { "../multiplexer.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/multiplexer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805129 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../multiplexer.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/multiplexer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../mouse.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805139 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../mouse.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "../keyboard.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/keyboard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805149 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../keyboard.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/instructions_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/instructions_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_memory-behavioral " "Found design unit 1: instructions_memory-behavioral" {  } { { "../instructions_memory.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/instructions_memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805159 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_memory " "Found entity 1: instructions_memory" {  } { { "../instructions_memory.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/instructions_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/full_adder_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/full_adder_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_x-structural " "Found design unit 1: full_adder_x-structural" {  } { { "../full_adder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/full_adder_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805166 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_x " "Found entity 1: full_adder_x" {  } { { "../full_adder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/full_adder_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/decoder_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/decoder_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_x-descript " "Found design unit 1: decoder_x-descript" {  } { { "../decoder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/decoder_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805173 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_x " "Found entity 1: decoder_x" {  } { { "../decoder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/decoder_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-ONLY " "Found design unit 1: dec7seg-ONLY" {  } { { "../dec7seg.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/dec7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805180 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../dec7seg.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/dec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "../data_memory.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/data_memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805187 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../data_memory.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "../control_unit.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/control_unit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805195 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/and_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/and_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_x-structural " "Found design unit 1: and_x-structural" {  } { { "../and_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/and_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805202 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_x " "Found entity 1: and_x" {  } { { "../and_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/and_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/alu_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/alu_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_x-structural " "Found design unit 1: alu_x-structural" {  } { { "../alu_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_x " "Found entity 1: alu_x" {  } { { "../alu_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/address_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/address_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_video-behavior " "Found design unit 1: address_video-behavior" {  } { { "../address_video.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/address_video.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805220 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_video " "Found entity 1: address_video" {  } { { "../address_video.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/address_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim/trabalho_final/mips/complete/multicycle_video/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /modelsim/trabalho_final/mips/complete/multicycle_video/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structural " "Found design unit 1: adder-structural" {  } { { "../adder.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805227 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "De2 " "Elaborating entity \"De2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1404823805369 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 De2.vhdl(17) " "VHDL Signal Declaration warning at De2.vhdl(17): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805391 "|De2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 De2.vhdl(18) " "VHDL Signal Declaration warning at De2.vhdl(18): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805391 "|De2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 De2.vhdl(19) " "VHDL Signal Declaration warning at De2.vhdl(19): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805391 "|De2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 De2.vhdl(20) " "VHDL Signal Declaration warning at De2.vhdl(20): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805392 "|De2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 De2.vhdl(21) " "VHDL Signal Declaration warning at De2.vhdl(21): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805392 "|De2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 De2.vhdl(22) " "VHDL Signal Declaration warning at De2.vhdl(22): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805392 "|De2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_address De2.vhdl(124) " "Verilog HDL or VHDL warning at De2.vhdl(124): object \"instruction_address\" assigned a value but never read" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404823805392 "|De2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_instruction De2.vhdl(124) " "Verilog HDL or VHDL warning at De2.vhdl(124): object \"current_instruction\" assigned a value but never read" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404823805393 "|De2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_last_modified_register De2.vhdl(124) " "Verilog HDL or VHDL warning at De2.vhdl(124): object \"data_in_last_modified_register\" assigned a value but never read" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404823805393 "|De2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mouse_cursor_column De2.vhdl(125) " "Verilog HDL or VHDL warning at De2.vhdl(125): object \"mouse_cursor_column\" assigned a value but never read" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404823805393 "|De2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset_key De2.vhdl(126) " "VHDL Signal Declaration warning at De2.vhdl(126): used explicit default value for signal \"reset_key\" because signal was never assigned a value" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1404823805393 "|De2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_key De2.vhdl(127) " "VHDL Signal Declaration warning at De2.vhdl(127): used implicit default value for signal \"read_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805393 "|De2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_ready_key De2.vhdl(127) " "Verilog HDL or VHDL warning at De2.vhdl(127): object \"scan_ready_key\" assigned a value but never read" {  } { { "De2.vhdl" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404823805394 "|De2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:d1 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:d1\"" {  } { { "De2.vhdl" "d1" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.vhd 2 1 " "Using design file vga_pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/vga_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805441 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1404823805441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:pll\"" {  } { { "De2.vhdl" "pll" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "altpll_component" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/vga_pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/vga_pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404823805572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805575 ""}  } { { "vga_pll.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/vga_pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1404823805575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/db/vga_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404823805792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404823805792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:cpu " "Elaborating entity \"processor\" for hierarchy \"processor:cpu\"" {  } { { "De2.vhdl" "cpu" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805814 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "offset_constante_1 processor.vhd(146) " "VHDL Signal Declaration warning at processor.vhd(146): used explicit default value for signal \"offset_constante_1\" because signal was never assigned a value" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 146 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1404823805827 "|De2|processor:cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "offset_constante_0 processor.vhd(147) " "VHDL Signal Declaration warning at processor.vhd(147): used explicit default value for signal \"offset_constante_0\" because signal was never assigned a value" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1404823805827 "|De2|processor:cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "register_31 processor.vhd(148) " "VHDL Signal Declaration warning at processor.vhd(148): used explicit default value for signal \"register_31\" because signal was never assigned a value" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1404823805827 "|De2|processor:cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "valor_16 processor.vhd(149) " "VHDL Signal Declaration warning at processor.vhd(149): used explicit default value for signal \"valor_16\" because signal was never assigned a value" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1404823805827 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[0\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[0\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805828 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[1\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[1\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805828 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[2\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[2\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805828 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[3\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[3\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805828 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[4\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[4\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805828 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[5\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[5\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805829 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[6\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[6\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805829 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[7\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[7\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805829 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[8\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[8\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805829 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[9\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[9\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805829 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[10\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[10\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805829 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[11\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[11\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805830 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[12\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[12\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805830 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[13\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[13\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805830 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[14\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[14\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805830 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[15\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[15\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805830 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[16\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[16\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805831 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[17\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[17\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805831 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[18\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[18\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805831 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[19\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[19\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805831 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[20\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[20\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805831 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[21\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[21\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805831 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[22\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[22\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805832 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[23\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[23\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805832 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[24\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[24\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805832 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[25\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[25\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805832 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[26\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[26\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805832 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[27\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[27\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805832 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[28\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[28\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805833 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[29\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[29\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805833 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[30\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[30\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805833 "|De2|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v0_syscall\[31\] processor.vhd(181) " "Inferred latch for \"v0_syscall\[31\]\" at processor.vhd(181)" {  } { { "../processor.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823805833 "|De2|processor:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter processor:cpu\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"processor:cpu\|program_counter:pc\"" {  } { { "../processor.vhd" "pc" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_memory processor:cpu\|instructions_memory:memory_of_instructions " "Elaborating entity \"instructions_memory\" for hierarchy \"processor:cpu\|instructions_memory:memory_of_instructions\"" {  } { { "../processor.vhd" "memory_of_instructions" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805846 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instructions instructions_memory.vhd(31) " "VHDL Signal Declaration warning at instructions_memory.vhd(31): used implicit default value for signal \"instructions\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../instructions_memory.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/instructions_memory.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805849 "|De2|processor:cpu|instructions_memory:memory_of_instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:cpu\|control_unit:state_machine " "Elaborating entity \"control_unit\" for hierarchy \"processor:cpu\|control_unit:state_machine\"" {  } { { "../processor.vhd" "state_machine" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805855 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable control_unit.vhd(23) " "VHDL Signal Declaration warning at control_unit.vhd(23): used implicit default value for signal \"byte_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../control_unit.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/control_unit.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404823805861 "|De2|processor:cpu|control_unit:state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank processor:cpu\|register_bank:bank_of_registers " "Elaborating entity \"register_bank\" for hierarchy \"processor:cpu\|register_bank:bank_of_registers\"" {  } { { "../processor.vhd" "bank_of_registers" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_x processor:cpu\|alu_x:alu " "Elaborating entity \"alu_x\" for hierarchy \"processor:cpu\|alu_x:alu\"" {  } { { "../processor.vhd" "alu" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_x processor:cpu\|alu_x:alu\|and_x:and_x_1 " "Elaborating entity \"and_x\" for hierarchy \"processor:cpu\|alu_x:alu\|and_x:and_x_1\"" {  } { { "../alu_x.vhd" "and_x_1" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_x processor:cpu\|alu_x:alu\|or_x:or_x_1 " "Elaborating entity \"or_x\" for hierarchy \"processor:cpu\|alu_x:alu\|or_x:or_x_1\"" {  } { { "../alu_x.vhd" "or_x_1" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_x processor:cpu\|alu_x:alu\|full_adder_x:adder " "Elaborating entity \"full_adder_x\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\"" {  } { { "../alu_x.vhd" "adder" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1\"" {  } { { "../full_adder_x.vhd" "\\stages:31:adder1" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/full_adder_x.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823805916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_x processor:cpu\|alu_x:alu\|subtractor_x:subtractor " "Elaborating entity \"subtractor_x\" for hierarchy \"processor:cpu\|alu_x:alu\|subtractor_x:subtractor\"" {  } { { "../alu_x.vhd" "subtractor" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_x processor:cpu\|alu_x:alu\|slt_x:slt " "Elaborating entity \"slt_x\" for hierarchy \"processor:cpu\|alu_x:alu\|slt_x:slt\"" {  } { { "../alu_x.vhd" "slt" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_x processor:cpu\|alu_x:alu\|sll_x:sllx " "Elaborating entity \"sll_x\" for hierarchy \"processor:cpu\|alu_x:alu\|sll_x:sllx\"" {  } { { "../alu_x.vhd" "sllx" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_x processor:cpu\|alu_x:alu\|xor_x:xor_x_1 " "Elaborating entity \"xor_x\" for hierarchy \"processor:cpu\|alu_x:alu\|xor_x:xor_x_1\"" {  } { { "../alu_x.vhd" "xor_x_1" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_x processor:cpu\|alu_x:alu\|nand_x:nand_x_1 " "Elaborating entity \"nand_x\" for hierarchy \"processor:cpu\|alu_x:alu\|nand_x:nand_x_1\"" {  } { { "../alu_x.vhd" "nand_x_1" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer processor:cpu\|alu_x:alu\|multiplexer:multx " "Elaborating entity \"multiplexer\" for hierarchy \"processor:cpu\|alu_x:alu\|multiplexer:multx\"" {  } { { "../alu_x.vhd" "multx" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/alu_x.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806406 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unknown multiplexer.vhd(22) " "VHDL Signal Declaration warning at multiplexer.vhd(22): used explicit default value for signal \"unknown\" because signal was never assigned a value" {  } { { "../multiplexer.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/multiplexer.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1404823806410 "|De2|processor:cpu|alu_x:alu|multiplexer:multx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_register processor:cpu\|state_register:alu_output_register " "Elaborating entity \"state_register\" for hierarchy \"processor:cpu\|state_register:alu_output_register\"" {  } { { "../processor.vhd" "alu_output_register" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_x processor:cpu\|decoder_x:decoder " "Elaborating entity \"decoder_x\" for hierarchy \"processor:cpu\|decoder_x:decoder\"" {  } { { "../processor.vhd" "decoder" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806424 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] decoder_x.vhd(15) " "Inferred latch for \"dout\[0\]\" at decoder_x.vhd(15)" {  } { { "../decoder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/decoder_x.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823806426 "|De2|processor:cpu|decoder_x:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] decoder_x.vhd(15) " "Inferred latch for \"dout\[1\]\" at decoder_x.vhd(15)" {  } { { "../decoder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/decoder_x.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823806426 "|De2|processor:cpu|decoder_x:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] decoder_x.vhd(15) " "Inferred latch for \"dout\[2\]\" at decoder_x.vhd(15)" {  } { { "../decoder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/decoder_x.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823806426 "|De2|processor:cpu|decoder_x:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] decoder_x.vhd(15) " "Inferred latch for \"dout\[3\]\" at decoder_x.vhd(15)" {  } { { "../decoder_x.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/decoder_x.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404823806426 "|De2|processor:cpu|decoder_x:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory processor:cpu\|data_memory:memory_of_data " "Elaborating entity \"data_memory\" for hierarchy \"processor:cpu\|data_memory:memory_of_data\"" {  } { { "../processor.vhd" "memory_of_data" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/processor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_video address_video:docoder " "Elaborating entity \"address_video\" for hierarchy \"address_video:docoder\"" {  } { { "De2.vhdl" "docoder" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:video " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:video\"" {  } { { "De2.vhdl" "video" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:mouse_sp2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:mouse_sp2\"" {  } { { "De2.vhdl" "mouse_sp2" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(26) " "Verilog HDL or VHDL warning at mouse.vhd(26): object \"CHARIN\" assigned a value but never read" {  } { { "../mouse.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/mouse.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404823806546 "|De2|MOUSE:mouse_sp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1404823806552 "|De2|MOUSE:mouse_sp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1404823806553 "|De2|MOUSE:mouse_sp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(158) " "VHDL Process Statement warning at mouse.vhd(158): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/mouse.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1404823806553 "|De2|MOUSE:mouse_sp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(159) " "VHDL Process Statement warning at mouse.vhd(159): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../mouse.vhd" "" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/mouse.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1404823806553 "|De2|MOUSE:mouse_sp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:teclado " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:teclado\"" {  } { { "De2.vhdl" "teclado" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404823806738 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "VGA_B address_video:docoder 8 4 " "Actual width (8) of port \"VGA_B\" on instance \"address_video:docoder\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "De2.vhdl" "docoder" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 165 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1404823807104 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "VGA_G address_video:docoder 8 4 " "Actual width (8) of port \"VGA_G\" on instance \"address_video:docoder\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "De2.vhdl" "docoder" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 165 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1404823807104 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "VGA_R address_video:docoder 8 4 " "Actual width (8) of port \"VGA_R\" on instance \"address_video:docoder\" is not compatible with the formal port width (4) declared by the instantiated entity" {  } { { "De2.vhdl" "docoder" { Text "C:/ModelSim/TRABALHO_FINAL/MIPS/complete/multicycle_video/altera_de2_115/De2.vhdl" 165 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1404823807104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1404823807226 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404823808094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 08 09:50:08 2014 " "Processing ended: Tue Jul 08 09:50:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404823808094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404823808094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404823808094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404823808094 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 28 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 28 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404823808815 ""}
