# SimRISCV

A simple 5-stage pipeline CPU implementation.

Features supported: Exception and Interrupt Handling, Paging, BHT, Cache and VGA.

Course project of Computer Organization, 2022 Fall at THU.

Contributors: 滕佳彦，秦若愚，程子睿
