<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="VHDL Simulation" />
<meta name="abstract" content="Questa SIM enables you to compile, optimize, load, and simulate VHDL designs." />
<meta name="description" content="Questa SIM enables you to compile, optimize, load, and simulate VHDL designs." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idad538531-e933-46e6-b028-f65b503ff9ac" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>VHDL Simulation</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="VHDL Simulation" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idad538531-e933-46e6-b028-f65b503ff9ac">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> VHDL Simulation</h1>
<div class="abstract MGCAbstract"><span class="shortdesc"><span class="ph fmvar:ProductName">Questa SIM</span> enables you to
compile, optimize, load, and simulate VHDL designs. </span>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/General_BasicVhdlUsage_idc23a94ce.html" title="Using a VHDL design with Questa SIM consists of running the vcom, vopt, and vsim commands to compile, optimize, load, and simulate. Note that you need to be familiar with any setup requirements for running these commands, such as using the vlib command to create a design library. ">Basic VHDL Usage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_CompilationSimulationVhdl_id57e479b0.html" title="The basic operations for using VHDL with Questa SIM are establishing a library for compilation results, compilation, and simulation. ">Compilation and Simulation of VHDL</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_UsageCharacteristicsRequirements_id22be8079.html" title="Questa SIM supports the use of VHDL in compliance with the IEEE Standard VHDL Language Reference Manual (IEEE Std 1076), which was originally adopted in 1987. This standard has undergone several revisions, each of which is identified by a suffix indicating the year of its approval by the IEEE. There are considerations in using VHDL with Questa SIM that are not explicitly covered by the Language Reference Manual (LRM). ">Usage Characteristics and Requirements</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_TextioPackage_id5f5dd973.html" title="The TextIO package for VHDL is defined in the IEEE Std 1076-2002, IEEE Standard VHDL Language Reference Manual. This package allows human-readable text input from a declared source within a VHDL file during simulation. ">The TextIO Package</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VitalUsageCompliance_id8fa36682.html" title="The VITAL (VHDL Initiative Towards ASIC Libraries) modeling specification is sponsored by the IEEE to promote the development of highly accurate, efficient simulation models for ASIC (Application-Specific Integrated Circuit) components in VHDL. ">VITAL Usage and Compliance</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_VhdlUtilitiesPackageUtil_idfc946cc0.html" title="The util package contains various VHDL utilities that you can run as Questa SIM commands. The package is part of the modelsim_lib library, which is located in the /questasim tree of your installation directory and is mapped in the default modelsim.ini file. ">VHDL Utilities Package (util)</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_ModelingMemory_id75c9b513.html" title="Modeling memory presents some challenges which careful plannning can address.">Modeling Memory</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VhdlAccessObjectDebugging_id7548a205.html" title="VHDL does not have an objected‑oriented modeling capability, but VHDL variables of access type enable you to use Questa SIM to log and display dynamic simulation data. You enable this logging by specifying vsim ‑accessobjdebug. ">VHDL Access Object Debugging</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "VHDL Simulation"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_VhdlSimulation_idad538531.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>