

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Thu May 22 09:23:40 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.272 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10243|    10243|  51.215 us|  51.215 us|  10244|  10244|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_1  |    10241|    10241|         3|          1|          1|  10240|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:4]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hist"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln6 = store i14 0, i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 14 'store' 'store_ln6' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 17 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln6 = icmp_eq  i14 %i_1, i14 10240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 20 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10240, i64 10240, i64 10240"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln6 = add i14 %i_1, i14 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 22 'add' 'add_ln6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc.split, void %for.end" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 23 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast = zext i14 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 24 'zext' 'i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7]   --->   Operation 25 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%val = load i14 %in_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7]   --->   Operation 26 'load' 'val' <Predicate = (!icmp_ln6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln6 = store i14 %add_ln6, i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 27 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 28 [1/2] (1.24ns)   --->   "%val = load i14 %in_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7]   --->   Operation 28 'load' 'val' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %val" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 29 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 30 'getelementptr' 'hist_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 31 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.19ns)   --->   "%hist_load = load i8 %hist_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 32 'load' 'hist_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 33 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln8 = store i64 %zext_ln8, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 34 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln10 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:10]   --->   Operation 43 'ret' 'ret_ln10' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.27>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 35 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 36 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.19ns)   --->   "%hist_load = load i8 %hist_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 37 'load' 'hist_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln8)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 38 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln8 = add i32 %reuse_select, i32 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 39 'add' 'add_ln8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.19ns)   --->   "%store_ln8 = store i32 %add_ln8, i8 %hist_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 40 'store' 'store_ln8' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln8 = store i32 %add_ln8, i32 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8]   --->   Operation 41 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6]   --->   Operation 42 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:6) on local variable 'i' [16]  (0 ns)
	'getelementptr' operation ('in_r_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7) [25]  (0 ns)
	'load' operation ('val', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7) on array 'in_r' [26]  (1.25 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'load' operation ('val', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:7) on array 'in_r' [26]  (1.25 ns)
	'getelementptr' operation ('hist_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8) [28]  (0 ns)
	'load' operation ('hist_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8) on array 'hist' [31]  (1.2 ns)

 <State 3>: 3.27ns
The critical path consists of the following:
	'load' operation ('hist_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8) on array 'hist' [31]  (1.2 ns)
	'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8) [33]  (0 ns)
	'add' operation ('add_ln8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8) [34]  (0.88 ns)
	'store' operation ('store_ln8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8) of variable 'add_ln8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/histogram/histogram_slow.c:8 on array 'hist' [35]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
