Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 13:48:38 2022
| Host         : DESKTOP-28O1IPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (9)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.709        0.000                      0                  203        0.106        0.000                      0                  203        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.709        0.000                      0                  203        0.106        0.000                      0                  203        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.766ns (25.322%)  route 2.259ns (74.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.705     5.307    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y112         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/Q
                         net (fo=5, routed)           0.858     6.684    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[2]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.124     6.808 f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2/O
                         net (fo=2, routed)           0.810     7.618    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.742 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__2/O
                         net (fo=4, routed)           0.591     8.332    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X1Y113         FDPE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584    15.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X1Y113         FDPE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDPE (Setup_fdpe_C_CE)      -0.205    15.041    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.766ns (25.322%)  route 2.259ns (74.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.705     5.307    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y112         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/Q
                         net (fo=5, routed)           0.858     6.684    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[2]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.124     6.808 f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2/O
                         net (fo=2, routed)           0.810     7.618    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.742 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__2/O
                         net (fo=4, routed)           0.591     8.332    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X1Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584    15.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X1Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDCE (Setup_fdce_C_CE)      -0.205    15.041    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.766ns (25.322%)  route 2.259ns (74.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.705     5.307    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y112         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/Q
                         net (fo=5, routed)           0.858     6.684    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[2]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.124     6.808 f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2/O
                         net (fo=2, routed)           0.810     7.618    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.742 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__2/O
                         net (fo=4, routed)           0.591     8.332    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X1Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584    15.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X1Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDCE (Setup_fdce_C_CE)      -0.205    15.041    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.766ns (25.322%)  route 2.259ns (74.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.705     5.307    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y112         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/Q
                         net (fo=5, routed)           0.858     6.684    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[2]
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.124     6.808 f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2/O
                         net (fo=2, routed)           0.810     7.618    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__2_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.742 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__2/O
                         net (fo=4, routed)           0.591     8.332    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X1Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584    15.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X1Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDCE (Setup_fdce_C_CE)      -0.205    15.041    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.766ns (25.244%)  route 2.268ns (74.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.707     5.309    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y109         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.853     6.680    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.804 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6/O
                         net (fo=2, routed)           0.820     7.624    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__6/O
                         net (fo=4, routed)           0.596     8.344    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X2Y110         FDPE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.587    15.009    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y110         FDPE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDPE (Setup_fdpe_C_CE)      -0.169    15.080    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.766ns (25.244%)  route 2.268ns (74.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.707     5.309    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y109         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.853     6.680    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.804 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6/O
                         net (fo=2, routed)           0.820     7.624    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__6/O
                         net (fo=4, routed)           0.596     8.344    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X2Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.587    15.009    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDCE (Setup_fdce_C_CE)      -0.169    15.080    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.766ns (25.244%)  route 2.268ns (74.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.707     5.309    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y109         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.853     6.680    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.804 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6/O
                         net (fo=2, routed)           0.820     7.624    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__6/O
                         net (fo=4, routed)           0.596     8.344    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X2Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.587    15.009    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDCE (Setup_fdce_C_CE)      -0.169    15.080    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.766ns (25.244%)  route 2.268ns (74.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.707     5.309    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y109         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.853     6.680    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.804 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6/O
                         net (fo=2, routed)           0.820     7.624    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__6_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__6/O
                         net (fo=4, routed)           0.596     8.344    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X2Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.587    15.009    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDCE (Setup_fdce_C_CE)      -0.169    15.080    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.766ns (25.861%)  route 2.196ns (74.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.701     5.303    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y116         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.518     5.821 r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/Q
                         net (fo=5, routed)           0.858     6.679    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[2]
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     6.803 f  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__0/O
                         net (fo=2, routed)           0.742     7.545    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__0_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     7.669 r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__0/O
                         net (fo=4, routed)           0.596     8.265    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X2Y114         FDPE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584    15.006    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y114         FDPE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDPE (Setup_fdpe_C_CE)      -0.169    15.077    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.766ns (25.861%)  route 2.196ns (74.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.701     5.303    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y116         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.518     5.821 r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/Q
                         net (fo=5, routed)           0.858     6.679    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[2]
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     6.803 f  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__0/O
                         net (fo=2, routed)           0.742     7.545    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_4__0_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.124     7.669 r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_1__0/O
                         net (fo=4, routed)           0.596     8.265    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/estado_siguiente
    SLICE_X2Y114         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584    15.006    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y114         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDCE (Setup_fdce_C_CE)      -0.169    15.077    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y111         FDRE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.054     1.711    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]_0[0]
    SLICE_X2Y111         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/CLK
    SLICE_X2Y111         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.076     1.604    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y111         FDRE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.113     1.769    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/D[0]
    SLICE_X5Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.031    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/CLK
    SLICE_X5Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.070     1.621    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/FLANCO/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.594     1.513    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y114         FDRE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.107     1.761    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]_0[0]
    SLICE_X0Y114         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.031    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/CLK
    SLICE_X0Y114         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.070     1.598    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/FLANCO/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.593     1.512    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X4Y114         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.109     1.762    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X5Y114         LUT5 (Prop_lut5_I1_O)        0.048     1.810 r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.810    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[3]_i_1__5_n_0
    SLICE_X5Y114         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.862     2.028    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X5Y114         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X5Y114         FDCE (Hold_fdce_C_D)         0.107     1.632    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.594     1.513    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y114         FDRE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.106     1.761    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]_0[0]
    SLICE_X3Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.031    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/CLK
    SLICE_X3Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.047     1.575    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.593     1.512    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X4Y114         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.109     1.762    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X5Y114         LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.807    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[2]_i_1__5_n_0
    SLICE_X5Y114         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.862     2.028    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X5Y114         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X5Y114         FDCE (Hold_fdce_C_D)         0.091     1.616    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/CLK
    SLICE_X2Y111         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.796    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg_n_0_[1]
    SLICE_X3Y111         FDRE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y111         FDRE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                         clock pessimism             -0.505     1.528    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.070     1.598    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/SYNC_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.516    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X0Y109         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.131     1.789    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X1Y109         LUT5 (Prop_lut5_I1_O)        0.049     1.838 r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual[3]_i_1__1_n_0
    SLICE_X1Y109         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.870     2.035    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X1Y109         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.107     1.636    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.018%)  route 0.172ns (54.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.595     1.514    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/CLK
    SLICE_X4Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[1]/Q
                         net (fo=1, routed)           0.172     1.828    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg_n_0_[1]
    SLICE_X3Y111         FDRE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y111         FDRE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.066     1.620    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/SYNC_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.516    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y109         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/Q
                         net (fo=7, routed)           0.116     1.797    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg_n_0_[0]
    SLICE_X3Y109         LUT5 (Prop_lut5_I1_O)        0.048     1.845 r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual[3]_i_1__6/O
                         net (fo=1, routed)           0.000     1.845    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual[3]_i_1__6_n_0
    SLICE_X3Y109         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.870     2.035    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X3Y109         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.107     1.636    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.960ns  (logic 3.991ns (66.971%)  route 1.968ns (33.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.706     5.308    maq_est/CLK
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  maq_est/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           1.968     7.733    MOTOR_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.268 r  MOTOR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.268    MOTOR[1]
    K15                                                               r  MOTOR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 4.009ns (67.847%)  route 1.900ns (32.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.706     5.308    maq_est/CLK
    SLICE_X0Y111         FDPE                                         r  maq_est/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDPE (Prop_fdpe_C_Q)         0.456     5.764 r  maq_est/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.900     7.664    PUERTA_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.217 r  PUERTA_OBUF_inst/O
                         net (fo=0)                   0.000    11.217    PUERTA
    J13                                                               r  PUERTA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.712ns  (logic 3.976ns (69.619%)  route 1.735ns (30.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.706     5.308    maq_est/CLK
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  maq_est/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           1.735     7.500    MOTOR_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.020 r  MOTOR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.020    MOTOR[0]
    H17                                                               r  MOTOR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/ENC/PISO_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 0.718ns (30.777%)  route 1.615ns (69.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.703     5.305    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X4Y113         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.419     5.724 f  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=4, routed)           1.137     6.862    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/BOT2ENC[2]
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.299     7.161 r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/PISO_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.477     7.638    boton_piso/ENC/D[0]
    SLICE_X1Y112         LDCE                                         r  boton_piso/ENC/PISO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/ENC/PISO_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.167ns  (logic 0.718ns (33.135%)  route 1.449ns (66.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.702     5.304    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X0Y115         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.419     5.723 f  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=5, routed)           1.449     7.172    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/PISO_reg[1][0]
    SLICE_X0Y113         LUT3 (Prop_lut3_I1_O)        0.299     7.471 r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/PISO_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.471    sensor_planta/ENC/D[0]
    SLICE_X0Y113         LDCE                                         r  sensor_planta/ENC/PISO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/ENC/PISO_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.750ns  (logic 0.718ns (41.019%)  route 1.032ns (58.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.703     5.305    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X5Y113         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDCE (Prop_fdce_C_Q)         0.419     5.724 f  boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=5, routed)           0.710     6.434    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/PISO_reg[1][0]
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.299     6.733 r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/PISO_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.323     7.056    boton_piso/ENC/D[1]
    SLICE_X1Y112         LDCE                                         r  boton_piso/ENC/PISO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/ENC/PISO_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.532ns  (logic 0.718ns (46.880%)  route 0.814ns (53.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.702     5.304    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X0Y115         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.419     5.723 f  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=5, routed)           0.814     6.537    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/PISO_reg[1][0]
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.299     6.836 r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/PISO_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.836    sensor_planta/ENC/D[1]
    SLICE_X0Y113         LDCE                                         r  sensor_planta/ENC/PISO_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/ENC/PISO_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.246ns (47.160%)  route 0.276ns (52.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.594     1.513    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y114         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.148     1.661 f  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=5, routed)           0.276     1.937    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/Q[2]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.098     2.035 r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/PISO_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.035    sensor_planta/ENC/D[1]
    SLICE_X0Y113         LDCE                                         r  sensor_planta/ENC/PISO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_planta/ENC/PISO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.227ns (43.525%)  route 0.295ns (56.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X1Y110         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=4, routed)           0.295     1.938    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/BOT2ENC[2]
    SLICE_X0Y113         LUT3 (Prop_lut3_I0_O)        0.099     2.037 r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/PISO_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.037    sensor_planta/ENC/D[0]
    SLICE_X0Y113         LDCE                                         r  sensor_planta/ENC/PISO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/ENC/PISO_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.227ns (39.825%)  route 0.343ns (60.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.595     1.514    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X4Y111         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.128     1.642 f  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=5, routed)           0.243     1.886    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/Q[2]
    SLICE_X2Y112         LUT2 (Prop_lut2_I0_O)        0.099     1.985 r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/PISO_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.100     2.084    boton_piso/ENC/D[1]
    SLICE_X1Y112         LDCE                                         r  boton_piso/ENC/PISO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            boton_piso/ENC/PISO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.227ns (36.281%)  route 0.399ns (63.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.595     1.514    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X4Y111         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.128     1.642 r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=5, routed)           0.245     1.888    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/PISO_reg[1][1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I2_O)        0.099     1.987 r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/ANTIRREBOTE/PISO_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.153     2.140    boton_piso/ENC/D[0]
    SLICE_X1Y112         LDCE                                         r  boton_piso/ENC/PISO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.362ns (78.811%)  route 0.366ns (21.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    maq_est/CLK
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  maq_est/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.366     2.023    MOTOR_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.244 r  MOTOR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.244    MOTOR[0]
    H17                                                               r  MOTOR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.394ns (75.571%)  route 0.451ns (24.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    maq_est/CLK
    SLICE_X0Y111         FDPE                                         r  maq_est/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  maq_est/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.451     2.107    PUERTA_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.360 r  PUERTA_OBUF_inst/O
                         net (fo=0)                   0.000     3.360    PUERTA
    J13                                                               r  PUERTA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maq_est/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOTOR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.377ns (74.298%)  route 0.476ns (25.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    maq_est/CLK
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  maq_est/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.476     2.133    MOTOR_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.369 r  MOTOR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.369    MOTOR[1]
    K15                                                               r  MOTOR[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/AR[0]
    SLICE_X3Y113         FDCE                                         f  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/CLK
    SLICE_X3Y113         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/AR[0]
    SLICE_X3Y113         FDCE                                         f  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/CLK
    SLICE_X3Y113         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/AR[0]
    SLICE_X3Y113         FDCE                                         f  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/CLK
    SLICE_X3Y113         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[2].BOTON_i/FLANCO/sreg_reg[2]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y113         FDCE                                         f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y113         FDCE                                         f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y113         FDCE                                         f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[4]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/AR[0]
    SLICE_X2Y113         FDCE                                         f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/CLK
    SLICE_X2Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/cuenta_actual_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/AR[0]
    SLICE_X3Y113         FDCE                                         f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/CLK
    SLICE_X3Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/AR[0]
    SLICE_X3Y113         FDCE                                         f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/CLK
    SLICE_X3Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 1.631ns (27.383%)  route 4.325ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_N_IBUF_inst/O
                         net (fo=9, routed)           2.232     3.739    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/RST_N_IBUF
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.863 f  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/ANTIRREBOTE/FSM_onehot_estado_actual[3]_i_3__6/O
                         net (fo=123, routed)         2.093     5.956    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/AR[0]
    SLICE_X3Y113         FDCE                                         f  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.584     5.006    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/CLK
    SLICE_X3Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/FLANCO/sreg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor_planta/ENC/PISO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            maq_est/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.310ns (45.166%)  route 0.376ns (54.834%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         LDCE                         0.000     0.000 r  sensor_planta/ENC/PISO_reg[0]/G
    SLICE_X0Y113         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  sensor_planta/ENC/PISO_reg[0]/Q
                         net (fo=3, routed)           0.156     0.376    sensor_planta/ENC/Q[0]
    SLICE_X1Y111         LUT4 (Prop_lut4_I0_O)        0.045     0.421 r  sensor_planta/ENC/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.220     0.641    maq_est/FSM_onehot_state_reg[2]_1
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.686 r  maq_est/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.686    maq_est/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y111         FDPE                                         r  maq_est/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    maq_est/CLK
    SLICE_X0Y111         FDPE                                         r  maq_est/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 sensor_planta/ENC/PISO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            maq_est/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.310ns (45.101%)  route 0.377ns (54.899%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         LDCE                         0.000     0.000 r  sensor_planta/ENC/PISO_reg[0]/G
    SLICE_X0Y113         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  sensor_planta/ENC/PISO_reg[0]/Q
                         net (fo=3, routed)           0.156     0.376    sensor_planta/ENC/Q[0]
    SLICE_X1Y111         LUT4 (Prop_lut4_I0_O)        0.045     0.421 f  sensor_planta/ENC/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.221     0.642    maq_est/FSM_onehot_state_reg[2]_1
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.687 r  maq_est/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.687    maq_est/FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    maq_est/CLK
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sensor_planta/ENC/PISO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            maq_est/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.310ns (43.184%)  route 0.408ns (56.816%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         LDCE                         0.000     0.000 r  sensor_planta/ENC/PISO_reg[0]/G
    SLICE_X0Y113         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  sensor_planta/ENC/PISO_reg[0]/Q
                         net (fo=3, routed)           0.156     0.376    sensor_planta/ENC/Q[0]
    SLICE_X1Y111         LUT4 (Prop_lut4_I0_O)        0.045     0.421 f  sensor_planta/ENC/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.252     0.673    maq_est/FSM_onehot_state_reg[2]_1
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  maq_est/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.718    maq_est/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    maq_est/CLK
    SLICE_X0Y111         FDCE                                         r  maq_est/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 ASCENSOR_IN[0]
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.245ns (29.998%)  route 0.573ns (70.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ASCENSOR_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    ASCENSOR_IN[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ASCENSOR_IN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.573     0.818    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/ASCENSOR_IN_IBUF[0]
    SLICE_X0Y114         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.031    sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/CLK
    SLICE_X0Y114         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/sreg_reg[0]/C

Slack:                    inf
  Source:                 ASCENSOR_IN[1]
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.247ns (27.116%)  route 0.665ns (72.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ASCENSOR_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    ASCENSOR_IN[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ASCENSOR_IN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.665     0.912    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/ASCENSOR_IN_IBUF[0]
    SLICE_X2Y111         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/CLK
    SLICE_X2Y111         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[0]/C

Slack:                    inf
  Source:                 ASCENSOR_IN[2]
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.253ns (27.059%)  route 0.682ns (72.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  ASCENSOR_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    ASCENSOR_IN[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  ASCENSOR_IN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.682     0.935    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/ASCENSOR_IN_IBUF[0]
    SLICE_X0Y111         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/CLK
    SLICE_X0Y111         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[2].BOTON_i/SINCRONIZADO/sreg_reg[0]/C

Slack:                    inf
  Source:                 PLANTA_IN[3]
                            (input port)
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.275ns (28.690%)  route 0.685ns (71.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  PLANTA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA_IN[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  PLANTA_IN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.685     0.960    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/PLANTA_IN_IBUF[0]
    SLICE_X4Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.031    boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/CLK
    SLICE_X4Y110         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/C

Slack:                    inf
  Source:                 PLANTA_IN[0]
                            (input port)
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.260ns (26.426%)  route 0.725ns (73.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  PLANTA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA_IN[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  PLANTA_IN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.725     0.985    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/PLANTA_IN_IBUF[0]
    SLICE_X3Y112         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.867     2.032    boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y112         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[0].BOTON_i/SINCRONIZADO/sreg_reg[0]/C

Slack:                    inf
  Source:                 PLANTA_IN[1]
                            (input port)
  Destination:            boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.265ns (26.548%)  route 0.733ns (73.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  PLANTA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA_IN[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  PLANTA_IN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.733     0.998    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/PLANTA_IN_IBUF[0]
    SLICE_X2Y111         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/CLK
    SLICE_X2Y111         FDCE                                         r  boton_piso/BOT/BOTONES_ASCENSOR[1].BOTON_i/SINCRONIZADO/sreg_reg[0]/C

Slack:                    inf
  Source:                 ASCENSOR_IN[3]
                            (input port)
  Destination:            sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.245ns (23.767%)  route 0.786ns (76.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ASCENSOR_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    ASCENSOR_IN[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ASCENSOR_IN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.786     1.031    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/ASCENSOR_IN_IBUF[0]
    SLICE_X3Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.031    sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/CLK
    SLICE_X3Y113         FDCE                                         r  sensor_planta/BOT/BOTONES_ASCENSOR[3].BOTON_i/SINCRONIZADO/sreg_reg[0]/C





