//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Wed Mar 29 00:18:54 2023
// ExclMode: default
//==================================================
CHECKSUM: "2796509805"
ANNOTATION: "  Auto-generated by autoreg  "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs.udciordmux
CHECKSUM: "1255922894"
ANNOTATION: "  Auto-generated by autoreg  "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs.udcioadec
CHECKSUM: "2649056380"
ANNOTATION: " autogenerated, only care about top level connectivity "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs.udcio_dciodebugind_adec
CHECKSUM: "2654137927"
ANNOTATION: "  Auto-generated by autoreg  "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs.udcio_dciodebugind_rdmux
CHECKSUM: "267284473"
ANNOTATION: "  Auto-generated by autoreg  "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs.udciorb
CHECKSUM: "2627744188 1834516156"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_SWAPLOCK_B_GSL_FLIP_READY_SEL "net oQ_DCIO_SWAPLOCK_B_GSL_FLIP_READY_SEL[1:0]"
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_SWAPLOCK_A_GSL_MASK "net oQ_DCIO_SWAPLOCK_A_GSL_MASK[1:0]"
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_SWAPLOCK_A_GSL_FLIP_READY_SEL "net oQ_DCIO_SWAPLOCK_A_GSL_FLIP_READY_SEL[1:0]"
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_GENLK_VSYNC_GSL_MASK "net oQ_DCIO_GENLK_VSYNC_GSL_MASK[1:0]"
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_GENLK_VSYNC_GSL_FLIP_READY_SEL "net oQ_DCIO_GENLK_VSYNC_GSL_FLIP_READY_SEL[1:0]"
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_GENLK_CLK_GSL_MASK "net oQ_DCIO_GENLK_CLK_GSL_MASK[1:0]"
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_GENLK_CLK_GSL_FLIP_READY_SEL "net oQ_DCIO_GENLK_CLK_GSL_FLIP_READY_SEL[1:0]"
Toggle 1to0 oQ_BL_PWM0_GRP1_FRAME_START_DISP_SEL [2] "net oQ_BL_PWM0_GRP1_FRAME_START_DISP_SEL[2:0]"
Toggle 0to1 oQ_BL_PWM0_GRP1_FRAME_START_DISP_SEL [2] "net oQ_BL_PWM0_GRP1_FRAME_START_DISP_SEL[2:0]"
Toggle 1to0 oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL [2] "net oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL[2:0]"
Toggle 0to1 oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL [2] "net oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL[2:0]"
ANNOTATION: " unused in dcn3.5 "
Toggle oQ_DCIO_SWAPLOCK_B_GSL_MASK "net oQ_DCIO_SWAPLOCK_B_GSL_MASK[1:0]"
Toggle 1to0 oQ_DCIO_DEBUG [30] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [30] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [29] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [29] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [28] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [28] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [27] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [27] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [26] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [26] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [25] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [25] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [24] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [24] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [23] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [23] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [22] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [22] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [21] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [21] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [20] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [20] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [19] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [19] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [18] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [18] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [17] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [17] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [16] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [16] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [15] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [15] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [14] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [14] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [13] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [13] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [12] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [12] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [11] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [11] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [10] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [10] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [9] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [9] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [8] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [8] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [7] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [7] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [6] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [6] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [5] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [5] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [4] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [4] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [3] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [3] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [2] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [2] "net oQ_DCIO_DEBUG[31:0]"
Toggle 1to0 oQ_DCIO_DEBUG [31] "net oQ_DCIO_DEBUG[31:0]"
Toggle 0to1 oQ_DCIO_DEBUG [31] "net oQ_DCIO_DEBUG[31:0]"
ANNOTATION: " default is 0, 0->1 is enough "
Toggle 1to0 oQ_GENERICB_SEL [0] "net oQ_GENERICB_SEL[3:0]"
Toggle 1to0 oQ_GENERICB_SEL [2] "net oQ_GENERICB_SEL[3:0]"
Toggle 0to1 oQ_GENERICB_SEL [2] "net oQ_GENERICB_SEL[3:0]"
ANNOTATION: " default is 0, 0->1 is enough "
Toggle 1to0 oQ_GENERICB_EN "net oQ_GENERICB_EN"
Toggle 1to0 oQ_DPCS6_INTERCEPTB_STATE "net oQ_DPCS6_INTERCEPTB_STATE"
Toggle 0to1 oQ_DPCS6_INTERCEPTB_STATE "net oQ_DPCS6_INTERCEPTB_STATE"
Toggle 1to0 oQ_DPCS5_INTERCEPTB_STATE "net oQ_DPCS5_INTERCEPTB_STATE"
Toggle 0to1 oQ_DPCS5_INTERCEPTB_STATE "net oQ_DPCS5_INTERCEPTB_STATE"
Toggle 1to0 oQ_DCIO_TEST_DEBUG_WRITE_EN "net oQ_DCIO_TEST_DEBUG_WRITE_EN"
Toggle 0to1 oQ_DCIO_TEST_DEBUG_WRITE_EN "net oQ_DCIO_TEST_DEBUG_WRITE_EN"
Toggle 1to0 oQ_DCIO_TEST_DEBUG_INDEX [6] "net oQ_DCIO_TEST_DEBUG_INDEX[7:0]"
Toggle 0to1 oQ_DCIO_TEST_DEBUG_INDEX [6] "net oQ_DCIO_TEST_DEBUG_INDEX[7:0]"
Toggle 1to0 oQ_DCIO_TEST_DEBUG_INDEX [7] "net oQ_DCIO_TEST_DEBUG_INDEX[7:0]"
Toggle 0to1 oQ_DCIO_TEST_DEBUG_INDEX [7] "net oQ_DCIO_TEST_DEBUG_INDEX[7:0]"
Toggle 1to0 oQ_DCIO_TEST_CLK_SEL [4] "net oQ_DCIO_TEST_CLK_SEL[4:0]"
Toggle 0to1 oQ_DCIO_TEST_CLK_SEL [4] "net oQ_DCIO_TEST_CLK_SEL[4:0]"
ANNOTATION: " no genlk_clk pad in dcn3.5 "
Toggle oQ_GENLK_CLK_OUTPUT_SEL "net oQ_GENLK_CLK_OUTPUT_SEL[1:0]"
ANNOTATION: " out of dcn address range (according to register map we have 19458 registers which is 2^15 "
Toggle iDISP_ADDR [17] "net iDISP_ADDR[17:2]"
ANNOTATION: " tied to 32'b0 "
Toggle iDISP_RDDATA "net iDISP_RDDATA[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG_UNIPHYF_CFG "net iRO_DCIO_DEBUG_UNIPHYF_CFG[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG_UNIPHYG_CFG "net iRO_DCIO_DEBUG_UNIPHYG_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DC_PINSTRAPS_SMS_EN_HARD "net iRO_DC_PINSTRAPS_SMS_EN_HARD"
ANNOTATION: " tied to 0 "
Toggle iRO_DC_PINSTRAPS_CCBYPASS "net iRO_DC_PINSTRAPS_CCBYPASS"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [3] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [2] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [1] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [0] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [31] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [30] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [29] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [28] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [27] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [26] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [25] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [24] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [23] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [22] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [21] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [20] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [19] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [18] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [17] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [16] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [15] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [14] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [13] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [12] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [11] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [10] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [9] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [8] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [7] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [6] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUGHPD [5] "net iRO_DCIO_DEBUGHPD[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [11] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [31] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [30] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [29] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [28] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [27] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [26] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [25] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [24] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [23] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYB_CFG [22] "net iRO_DCIO_DEBUG_UNIPHYB_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [11] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [31] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [30] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [29] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [28] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [27] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [26] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [25] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [24] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [23] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYC_CFG [22] "net iRO_DCIO_DEBUG_UNIPHYC_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [11] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [31] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [30] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [29] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [28] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [27] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [26] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [25] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [24] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [23] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYD_CFG [22] "net iRO_DCIO_DEBUG_UNIPHYD_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [11] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [31] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [30] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [29] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [28] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [27] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [26] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [25] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [24] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [23] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 0 "
Toggle iRO_DCIO_DEBUG_UNIPHYE_CFG [22] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
ANNOTATION: " tied to 32'h8080_8080 "
Toggle iRO_DCIO_DEBUG_ID "net iRO_DCIO_DEBUG_ID[31:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net oQ_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net oQ_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net oQ_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net oQ_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " unused "
Toggle oQ_UNIPHYF_SOFT_RESET "net oQ_UNIPHYF_SOFT_RESET"
ANNOTATION: " unused "
Toggle oQ_UNIPHYG_SOFT_RESET "net oQ_UNIPHYG_SOFT_RESET"
ANNOTATION: " spare unused "
Toggle oQ_DCIO_SPARE "net oQ_DCIO_SPARE[31:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DECODE_ACK_q1 "reg DECODE_ACK_q1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DECODE_ACK_q2 "reg DECODE_ACK_q2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DECODE_NACK_q1 "reg DECODE_NACK_q1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DECODE_NACK_q2 "reg DECODE_NACK_q2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DISPDEC_ACK "net DISPDEC_ACK"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DISPDEC_NACK "net DISPDEC_NACK"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DCIODEBUGIND_ACK "net DCIODEBUGIND_ACK"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DCIODEBUGIND_NACK "net DCIODEBUGIND_NACK"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DISP_RDDATA "net DISP_RDDATA[31:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DC_GENERICA_B0 "net WE_REG_DC_GENERICA_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DC_GENERICA_B1 "net WE_REG_DC_GENERICA_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DC_GENERICB_B0 "net WE_REG_DC_GENERICB_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DC_GENERICB_B1 "net WE_REG_DC_GENERICB_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_CLOCK_CNTL_B0 "net WE_REG_DCIO_CLOCK_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DC_REF_CLK_CNTL_B1 "net WE_REG_DC_REF_CLK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYA_LINK_CNTL_B1 "net WE_REG_UNIPHYA_LINK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYB_LINK_CNTL_B1 "net WE_REG_UNIPHYB_LINK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYC_LINK_CNTL_B1 "net WE_REG_UNIPHYC_LINK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYD_LINK_CNTL_B1 "net WE_REG_UNIPHYD_LINK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYE_LINK_CNTL_B1 "net WE_REG_UNIPHYE_LINK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYF_LINK_CNTL_B1 "net WE_REG_UNIPHYF_LINK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYG_LINK_CNTL_B1 "net WE_REG_UNIPHYG_LINK_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B0 "net WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B1 "net WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B2 "net WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B3 "net WE_REG_UNIPHYA_CHANNEL_XBAR_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B0 "net WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B1 "net WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B2 "net WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B3 "net WE_REG_UNIPHYB_CHANNEL_XBAR_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B0 "net WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B1 "net WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B2 "net WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B3 "net WE_REG_UNIPHYC_CHANNEL_XBAR_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B0 "net WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B1 "net WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B2 "net WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B3 "net WE_REG_UNIPHYD_CHANNEL_XBAR_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B0 "net WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B1 "net WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B2 "net WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B3 "net WE_REG_UNIPHYE_CHANNEL_XBAR_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B0 "net WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B1 "net WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B2 "net WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B3 "net WE_REG_UNIPHYF_CHANNEL_XBAR_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B0 "net WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B1 "net WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B2 "net WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B3 "net WE_REG_UNIPHYG_CHANNEL_XBAR_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_WRCMD_DELAY_B3 "net WE_REG_DCIO_WRCMD_DELAY_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_SPARE_B0 "net WE_REG_DCIO_SPARE_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_SPARE_B1 "net WE_REG_DCIO_SPARE_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_SPARE_B2 "net WE_REG_DCIO_SPARE_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_SPARE_B3 "net WE_REG_DCIO_SPARE_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_INTERCEPT_STATE_B0 "net WE_REG_INTERCEPT_STATE_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_INTERCEPT_STATE_B1 "net WE_REG_INTERCEPT_STATE_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_PATTERN_GEN_PAT_B0 "net WE_REG_DCIO_PATTERN_GEN_PAT_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_PATTERN_GEN_PAT_B1 "net WE_REG_DCIO_PATTERN_GEN_PAT_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_PATTERN_GEN_PAT_B2 "net WE_REG_DCIO_PATTERN_GEN_PAT_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_PATTERN_GEN_PAT_B3 "net WE_REG_DCIO_PATTERN_GEN_PAT_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_PATTERN_GEN_EN_B0 "net WE_REG_DCIO_PATTERN_GEN_EN_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_BL_PWM_FRAME_START_DISP_SEL_B0 "net WE_REG_DCIO_BL_PWM_FRAME_START_DISP_SEL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B0 "net WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B1 "net WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B2 "net WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B3 "net WE_REG_DCIO_GSL_GENLK_PAD_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B0 "net WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B1 "net WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B2 "net WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B3 "net WE_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_DEBUG_B0 "net WE_REG_DCIO_DEBUG_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_DEBUG_B1 "net WE_REG_DCIO_DEBUG_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_DEBUG_B2 "net WE_REG_DCIO_DEBUG_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_DEBUG_B3 "net WE_REG_DCIO_DEBUG_B3"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DBG_OUT_CNTL_B0 "net WE_REG_DBG_OUT_CNTL_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DBG_OUT_CNTL_B1 "net WE_REG_DBG_OUT_CNTL_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DBG_OUT_CNTL_B2 "net WE_REG_DBG_OUT_CNTL_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_DEBUG_CONFIG_B0 "net WE_REG_DCIO_DEBUG_CONFIG_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_SOFT_RESET_B0 "net WE_REG_DCIO_SOFT_RESET_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_SOFT_RESET_B2 "net WE_REG_DCIO_SOFT_RESET_B2"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_TEST_DEBUG_INDEX_B0 "net WE_REG_DCIO_TEST_DEBUG_INDEX_B0"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_TEST_DEBUG_INDEX_B1 "net WE_REG_DCIO_TEST_DEBUG_INDEX_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DC_GENERICA "net RD_REG_DC_GENERICA"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DC_GENERICB "net RD_REG_DC_GENERICB"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_CLOCK_CNTL "net RD_REG_DCIO_CLOCK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DC_REF_CLK_CNTL "net RD_REG_DC_REF_CLK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYA_LINK_CNTL "net RD_REG_UNIPHYA_LINK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYB_LINK_CNTL "net RD_REG_UNIPHYB_LINK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYC_LINK_CNTL "net RD_REG_UNIPHYC_LINK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYD_LINK_CNTL "net RD_REG_UNIPHYD_LINK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYE_LINK_CNTL "net RD_REG_UNIPHYE_LINK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYF_LINK_CNTL "net RD_REG_UNIPHYF_LINK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYG_LINK_CNTL "net RD_REG_UNIPHYG_LINK_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYA_CHANNEL_XBAR_CNTL "net RD_REG_UNIPHYA_CHANNEL_XBAR_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYB_CHANNEL_XBAR_CNTL "net RD_REG_UNIPHYB_CHANNEL_XBAR_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYC_CHANNEL_XBAR_CNTL "net RD_REG_UNIPHYC_CHANNEL_XBAR_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYD_CHANNEL_XBAR_CNTL "net RD_REG_UNIPHYD_CHANNEL_XBAR_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYE_CHANNEL_XBAR_CNTL "net RD_REG_UNIPHYE_CHANNEL_XBAR_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYF_CHANNEL_XBAR_CNTL "net RD_REG_UNIPHYF_CHANNEL_XBAR_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_UNIPHYG_CHANNEL_XBAR_CNTL "net RD_REG_UNIPHYG_CHANNEL_XBAR_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_WRCMD_DELAY "net RD_REG_DCIO_WRCMD_DELAY"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DC_PINSTRAPS "net RD_REG_DC_PINSTRAPS"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_CC_DC_MISC_STRAPS "net RD_REG_CC_DC_MISC_STRAPS"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_SPARE "net RD_REG_DCIO_SPARE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_INTERCEPT_STATE "net RD_REG_INTERCEPT_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_PATTERN_GEN_PAT "net RD_REG_DCIO_PATTERN_GEN_PAT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_PATTERN_GEN_EN "net RD_REG_DCIO_PATTERN_GEN_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_BL_PWM_FRAME_START_DISP_SEL "net RD_REG_DCIO_BL_PWM_FRAME_START_DISP_SEL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_GSL_GENLK_PAD_CNTL "net RD_REG_DCIO_GSL_GENLK_PAD_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL "net RD_REG_DCIO_GSL_SWAPLOCK_PAD_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG "net RD_REG_DCIO_DEBUG"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DBG_OUT_CNTL "net RD_REG_DBG_OUT_CNTL"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG_CONFIG "net RD_REG_DCIO_DEBUG_CONFIG"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_SOFT_RESET "net RD_REG_DCIO_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_TEST_DEBUG_INDEX "net RD_REG_DCIO_TEST_DEBUG_INDEX"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_TEST_DEBUG_DATA "net RD_REG_DCIO_TEST_DEBUG_DATA"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG1B "net RD_REG_DCIO_DEBUG1B"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG1C "net RD_REG_DCIO_DEBUG1C"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG1D "net RD_REG_DCIO_DEBUG1D"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG1E "net RD_REG_DCIO_DEBUG1E"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG1F "net RD_REG_DCIO_DEBUG1F"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG20 "net RD_REG_DCIO_DEBUG20"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG21 "net RD_REG_DCIO_DEBUG21"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG22 "net RD_REG_DCIO_DEBUG22"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG29 "net RD_REG_DCIO_DEBUG29"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG2A "net RD_REG_DCIO_DEBUG2A"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG2B "net RD_REG_DCIO_DEBUG2B"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG2C "net RD_REG_DCIO_DEBUG2C"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG2D "net RD_REG_DCIO_DEBUG2D"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG2E "net RD_REG_DCIO_DEBUG2E"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG_ID "net RD_REG_DCIO_DEBUG_ID"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle DEC_IND_DATA_DCIO_TEST_DEBUG_DATA "net DEC_IND_DATA_DCIO_TEST_DEBUG_DATA"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_GENERICA_EN "net Q_GENERICA_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_GENERICA_SEL "net Q_GENERICA_SEL[4:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_GENERICB_EN "net Q_GENERICB_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_GENERICB_SEL "net Q_GENERICB_SEL[3:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_TEST_CLK_SEL "net Q_DCIO_TEST_CLK_SEL[4:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DISPCLK_R_DCIO_GATE_DIS "net Q_DISPCLK_R_DCIO_GATE_DIS"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_GENLK_CLK_OUTPUT_SEL "net Q_GENLK_CLK_OUTPUT_SEL[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net Q_UNIPHYA_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net Q_UNIPHYB_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net Q_UNIPHYC_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net Q_UNIPHYD_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net Q_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net Q_UNIPHYF_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net Q_UNIPHYG_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net Q_UNIPHYA_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net Q_UNIPHYB_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net Q_UNIPHYC_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net Q_UNIPHYD_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net Q_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net Q_UNIPHYF_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net Q_UNIPHYG_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHY_DELAY "net Q_UNIPHY_DELAY[7:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_SPARE "net Q_DCIO_SPARE[31:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_PWRSEQ0_INTERCEPTB_STATE "net Q_PWRSEQ0_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_PWRSEQ1_INTERCEPTB_STATE "net Q_PWRSEQ1_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DLPC_INTERCEPTB_STATE "net Q_DLPC_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DPCS0_INTERCEPTB_STATE "net Q_DPCS0_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DPCS1_INTERCEPTB_STATE "net Q_DPCS1_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DPCS2_INTERCEPTB_STATE "net Q_DPCS2_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DPCS3_INTERCEPTB_STATE "net Q_DPCS3_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DPCS4_INTERCEPTB_STATE "net Q_DPCS4_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DPCS5_INTERCEPTB_STATE "net Q_DPCS5_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DPCS6_INTERCEPTB_STATE "net Q_DPCS6_INTERCEPTB_STATE"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_PATTERN_GEN_PAT "net Q_DCIO_PATTERN_GEN_PAT[31:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_PATTERN_GEN_EN "net Q_DCIO_PATTERN_GEN_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_BL_PWM0_GRP1_FRAME_START_DISP_SEL "net Q_BL_PWM0_GRP1_FRAME_START_DISP_SEL[2:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_BL_PWM1_GRP1_FRAME_START_DISP_SEL "net Q_BL_PWM1_GRP1_FRAME_START_DISP_SEL[2:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_GENLK_CLK_GSL_FLIP_READY_SEL "net Q_DCIO_GENLK_CLK_GSL_FLIP_READY_SEL[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_GENLK_CLK_GSL_MASK "net Q_DCIO_GENLK_CLK_GSL_MASK[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_GENLK_VSYNC_GSL_FLIP_READY_SEL "net Q_DCIO_GENLK_VSYNC_GSL_FLIP_READY_SEL[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_GENLK_VSYNC_GSL_MASK "net Q_DCIO_GENLK_VSYNC_GSL_MASK[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_SWAPLOCK_A_GSL_FLIP_READY_SEL "net Q_DCIO_SWAPLOCK_A_GSL_FLIP_READY_SEL[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_SWAPLOCK_A_GSL_MASK "net Q_DCIO_SWAPLOCK_A_GSL_MASK[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_SWAPLOCK_B_GSL_FLIP_READY_SEL "net Q_DCIO_SWAPLOCK_B_GSL_FLIP_READY_SEL[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_SWAPLOCK_B_GSL_MASK "net Q_DCIO_SWAPLOCK_B_GSL_MASK[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_DEBUG "net Q_DCIO_DEBUG[31:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DBG_OUT_BLK_SEL "net Q_DBG_OUT_BLK_SEL[1:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DBG_OUT_4BIT_SEL "net Q_DBG_OUT_4BIT_SEL[2:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DBG_OUT_12BIT_TEST_DATA "net Q_DBG_OUT_12BIT_TEST_DATA[11:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_DBG_EN "net Q_DCIO_DBG_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYA_SOFT_RESET "net Q_UNIPHYA_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYB_SOFT_RESET "net Q_UNIPHYB_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYC_SOFT_RESET "net Q_UNIPHYC_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYD_SOFT_RESET "net Q_UNIPHYD_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYE_SOFT_RESET "net Q_UNIPHYE_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYF_SOFT_RESET "net Q_UNIPHYF_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_UNIPHYG_SOFT_RESET "net Q_UNIPHYG_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_PWRSEQ0_SOFT_RESET "net Q_PWRSEQ0_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_PWRSEQ1_SOFT_RESET "net Q_PWRSEQ1_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DLPC_SOFT_RESET "net Q_DLPC_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_TEST_DEBUG_INDEX "net Q_DCIO_TEST_DEBUG_INDEX[7:0]"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_TEST_DEBUG_WRITE_EN "net Q_DCIO_TEST_DEBUG_WRITE_EN"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DCIO_TEST_DEBUG_DATA "net Q_DCIO_TEST_DEBUG_DATA[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [12] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [12] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [0] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [0] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [1] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [1] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [2] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [2] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [3] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [3] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [4] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [4] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [5] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [5] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [6] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [6] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [7] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [7] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [8] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [8] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [9] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [9] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [10] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [10] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [13] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [13] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [14] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [14] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [15] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [15] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [16] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [16] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [17] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [17] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [18] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [18] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [19] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [19] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [20] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [20] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 iRO_DCIO_DEBUG_UNIPHYE_CFG [21] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 1to0 iRO_DCIO_DEBUG_UNIPHYE_CFG [21] "net iRO_DCIO_DEBUG_UNIPHYE_CFG[31:0]"
Toggle 0to1 oQ_UNIPHYE_SOFT_RESET "net oQ_UNIPHYE_SOFT_RESET"
Toggle 1to0 oQ_UNIPHYE_SOFT_RESET "net oQ_UNIPHYE_SOFT_RESET"
Toggle 0to1 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
Toggle 1to0 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL3_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL3_INVERT"
Toggle 0to1 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
Toggle 1to0 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL2_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL2_INVERT"
Toggle 0to1 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
Toggle 1to0 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL1_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL1_INVERT"
Toggle 0to1 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
Toggle 1to0 oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL0_INVERT "net oQ_UNIPHYE_LINK_CNTL_UNIPHY_CHANNEL0_INVERT"
ANNOTATION: " 4phys "
Toggle oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL3_XBAR_SOURCE[1:0]"
ANNOTATION: " 4phys "
Toggle oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL2_XBAR_SOURCE[1:0]"
ANNOTATION: " 4phys "
Toggle oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL1_XBAR_SOURCE[1:0]"
ANNOTATION: " 4phys "
Toggle oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_UNIPHY_CHANNEL0_XBAR_SOURCE[1:0]"
Toggle 0to1 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
Toggle 1to0 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL3_EN"
Toggle 0to1 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
Toggle 1to0 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL2_EN"
Toggle 0to1 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
Toggle 1to0 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL1_EN"
Toggle 0to1 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
Toggle 1to0 oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN "net oQ_UNIPHYE_CHANNEL_XBAR_CNTL_DOUT_PHY_CHANNEL0_EN"
Toggle 0to1 oQ_PWRSEQ1_SOFT_RESET "net oQ_PWRSEQ1_SOFT_RESET"
Toggle 1to0 oQ_PWRSEQ1_SOFT_RESET "net oQ_PWRSEQ1_SOFT_RESET"
Toggle 0to1 oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL [1] "net oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL[2:0]"
Toggle 1to0 oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL [1] "net oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL[2:0]"
Toggle 0to1 oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL [0] "net oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL[2:0]"
Toggle 1to0 oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL [0] "net oQ_BL_PWM1_GRP1_FRAME_START_DISP_SEL[2:0]"
CHECKSUM: "1797039413 101975155"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG8 "net iRO_DCIO_DEBUG8[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG9 "net iRO_DCIO_DEBUG9[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUGA "net iRO_DCIO_DEBUGA[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUGB "net iRO_DCIO_DEBUGB[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUGC "net iRO_DCIO_DEBUGC[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUGD "net iRO_DCIO_DEBUGD[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG15 "net iRO_DCIO_DEBUG15[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG16 "net iRO_DCIO_DEBUG16[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG17 "net iRO_DCIO_DEBUG17[31:0]"
ANNOTATION: " tied to 32'b0 "
Toggle iRO_DCIO_DEBUG18 "net iRO_DCIO_DEBUG18[31:0]"
ANNOTATION: " unused "
Toggle oQ_DSYNCF_SOFT_RESET "net oQ_DSYNCF_SOFT_RESET"
ANNOTATION: " unused "
Toggle oQ_DSYNCG_SOFT_RESET "net oQ_DSYNCG_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle WE_REG_DCIO_SOFT_RESET_B1 "net WE_REG_DCIO_SOFT_RESET_B1"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG8 "net RD_REG_DCIO_DEBUG8"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG9 "net RD_REG_DCIO_DEBUG9"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUGA "net RD_REG_DCIO_DEBUGA"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUGB "net RD_REG_DCIO_DEBUGB"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUGC "net RD_REG_DCIO_DEBUGC"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUGD "net RD_REG_DCIO_DEBUGD"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG15 "net RD_REG_DCIO_DEBUG15"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG16 "net RD_REG_DCIO_DEBUG16"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG17 "net RD_REG_DCIO_DEBUG17"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle RD_REG_DCIO_DEBUG18 "net RD_REG_DCIO_DEBUG18"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DSYNCA_SOFT_RESET "net Q_DSYNCA_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DSYNCB_SOFT_RESET "net Q_DSYNCB_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DSYNCC_SOFT_RESET "net Q_DSYNCC_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DSYNCD_SOFT_RESET "net Q_DSYNCD_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DSYNCE_SOFT_RESET "net Q_DSYNCE_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DSYNCF_SOFT_RESET "net Q_DSYNCF_SOFT_RESET"
ANNOTATION: " Auto-generated by autoreg, internal signals, only top level is important "
Toggle Q_DSYNCG_SOFT_RESET "net Q_DSYNCG_SOFT_RESET"
CHECKSUM: "3941025602"
ANNOTATION: "  Auto-generated by autoreg  "
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcioregs.udcio__dciodebugind_adec
