INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.Omar/project_1/project_1.srcs/sources_1/new/t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/H.Omar/project_1/project_1.srcs/sources_1/new/t.v:35]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/H.Omar/project_1/project_1.srcs/sources_1/new/t.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H.Omar/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
