Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 20 15:35:02 2021
| Host         : ALEC-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
| Design       : ip_design_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    93 |
|    Minimum number of control sets                        |    93 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   177 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    93 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     6 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             216 |           74 |
| No           | No                    | Yes                    |               9 |            7 |
| No           | Yes                   | No                     |             119 |           43 |
| Yes          | No                    | No                     |             570 |          137 |
| Yes          | No                    | Yes                    |             997 |          314 |
| Yes          | Yes                   | No                     |             472 |          125 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                          |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                        |                1 |              2 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                            |                2 |              3 |         1.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                          |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_axi_enable_reg_0[0]                                                | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                            |                2 |              4 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                            | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                       |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                             | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg_0[0]                                                                                   | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                      |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                      |                                                                                                                                                        |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/nco_AXILiteS_s_axi_U/waddr                                                                                                               |                                                                                                                                                        |                1 |              5 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0                                                          |                5 |              6 |         1.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                3 |              6 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | ip_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                    |                                                                                                                                                        |                1 |              7 |         7.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/nco_0/inst/nco_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                               |                4 |              7 |         1.75 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                            | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                                     | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                            | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                            | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[3]                                                                                      | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                                     | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                3 |              8 |         2.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                           | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                                     | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                              |                4 |              8 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |                3 |              9 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                8 |             12 |         1.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                        |                4 |             12 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                        |                2 |             12 |         6.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                7 |             12 |         1.71 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                        |                4 |             13 |         3.25 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/aw_transfer                                                               | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0                                                          |                4 |             14 |         3.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                3 |             14 |         4.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                        |                3 |             14 |         4.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/nco_AXILiteS_s_axi_U/ar_hs                                                                                                               | ip_design_i/nco_0/inst/nco_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                          |                3 |             15 |         5.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                        |                4 |             15 |         3.75 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/nco_AXILiteS_s_axi_U/int_step_size_V[15]_i_1_n_0                                                                                         |                                                                                                                                                        |                4 |             16 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/w_transfer                                                                | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0                                                          |                4 |             16 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/E[0]                                                                         | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                            |                4 |             16 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[15]_0[0]                                                        | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                            |                5 |             16 |         3.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                        |                3 |             16 |         5.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/inst/ap_sig_bdd_66                                                                                                                            |                                                                                                                                                        |                4 |             16 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/top_rd_enb                                                                | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0                                                          |                5 |             16 |         3.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             20 |         3.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                        |               11 |             21 |         1.91 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                5 |             21 |         4.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                        |               10 |             24 |         2.40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                         | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                 |                5 |             24 |         4.80 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                         | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                 |                3 |             24 |         8.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                             | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                   |                8 |             24 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/clk_cntr_reg[4][0]                                                                                 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                   |                8 |             24 |         3.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |               14 |             32 |         2.29 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             32 |         3.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1[0]                                    | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                    |                7 |             32 |         4.57 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                              | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                    |                8 |             32 |         4.00 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_rden                                                                                   | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                   |               12 |             32 |         2.67 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                        |                9 |             34 |         3.78 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                        |                8 |             35 |         4.38 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reg_enb_x_k                                                               | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                            |               10 |             37 |         3.70 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                7 |             47 |         6.71 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                        |                7 |             47 |         6.71 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                               |                                                                                                                                                        |                9 |             48 |         5.33 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |               10 |             52 |         5.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |               11 |             52 |         4.73 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |               10 |             52 |         5.20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |               11 |             52 |         4.73 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                                                        |               75 |            217 |         2.89 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/Q[1]                                                                                                            | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                            |              280 |            878 |         3.14 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


