|golden_top
ADC_CLK_10 => ~NO_FANOUT~
AUDIO_BCLK <> <UNC>
AUDIO_DIN_MFP1 <= <GND>
AUDIO_DOUT_MFP2 => ~NO_FANOUT~
AUDIO_GPIO_MFP5 <> <UNC>
AUDIO_MCLK <= <GND>
AUDIO_MISO_MFP4 => ~NO_FANOUT~
AUDIO_RESET_n <> <UNC>
AUDIO_SCLK_MFP3 <= <GND>
AUDIO_SCL_SS_n <= <GND>
AUDIO_SDA_MOSI <> <UNC>
AUDIO_SPI_SELECT <= <GND>
AUDIO_WCLK <> <UNC>
CAMERA_I2C_SCL <= <GND>
CAMERA_I2C_SDA <> <UNC>
CAMERA_PWDN_n <= <GND>
DAC_DATA <> <UNC>
DAC_SCLK <= <GND>
DAC_SYNC_n <= <GND>
FLASH_DATA[0] <> <UNC>
FLASH_DATA[1] <> <UNC>
FLASH_DATA[2] <> <UNC>
FLASH_DATA[3] <> <UNC>
FLASH_DCLK <= <GND>
FLASH_NCSO <= <GND>
FLASH_RESET_n <= <GND>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GSENSOR_CS_n <= <GND>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <> <UNC>
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
HDMI_AP => ~NO_FANOUT~
HDMI_I2C_SCL <> <UNC>
HDMI_I2C_SDA <> <UNC>
HDMI_LRCLK <> <UNC>
HDMI_MCLK <> <UNC>
HDMI_RX_CLK => ~NO_FANOUT~
HDMI_RX_D[0] => ~NO_FANOUT~
HDMI_RX_D[1] => ~NO_FANOUT~
HDMI_RX_D[2] => ~NO_FANOUT~
HDMI_RX_D[3] => ~NO_FANOUT~
HDMI_RX_D[4] => ~NO_FANOUT~
HDMI_RX_D[5] => ~NO_FANOUT~
HDMI_RX_D[6] => ~NO_FANOUT~
HDMI_RX_D[7] => ~NO_FANOUT~
HDMI_RX_D[8] => ~NO_FANOUT~
HDMI_RX_D[9] => ~NO_FANOUT~
HDMI_RX_D[10] => ~NO_FANOUT~
HDMI_RX_D[11] => ~NO_FANOUT~
HDMI_RX_D[12] => ~NO_FANOUT~
HDMI_RX_D[13] => ~NO_FANOUT~
HDMI_RX_D[14] => ~NO_FANOUT~
HDMI_RX_D[15] => ~NO_FANOUT~
HDMI_RX_D[16] => ~NO_FANOUT~
HDMI_RX_D[17] => ~NO_FANOUT~
HDMI_RX_D[18] => ~NO_FANOUT~
HDMI_RX_D[19] => ~NO_FANOUT~
HDMI_RX_D[20] => ~NO_FANOUT~
HDMI_RX_D[21] => ~NO_FANOUT~
HDMI_RX_D[22] => ~NO_FANOUT~
HDMI_RX_D[23] => ~NO_FANOUT~
HDMI_RX_DE => ~NO_FANOUT~
HDMI_RX_HS <> <UNC>
HDMI_RX_INT1 => ~NO_FANOUT~
HDMI_RX_RESET_n <> <UNC>
HDMI_RX_VS => ~NO_FANOUT~
HDMI_SCLK <> <UNC>
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
KEY[0] => comb.IN1
KEY[0] => always2.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
KEY[4] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LSENSOR_INT <> <UNC>
LSENSOR_SCL <= <GND>
LSENSOR_SDA <> <UNC>
MAX10_CLK1_50 => MAX10_CLK1_50.IN1
MAX10_CLK2_50 => ~NO_FANOUT~
MAX10_CLK3_50 => ~NO_FANOUT~
MIPI_CS_n <= <GND>
MIPI_I2C_SCL <= <GND>
MIPI_I2C_SDA <> <UNC>
MIPI_PIXEL_CLK => ~NO_FANOUT~
MIPI_PIXEL_D[0] => ~NO_FANOUT~
MIPI_PIXEL_D[1] => ~NO_FANOUT~
MIPI_PIXEL_D[2] => ~NO_FANOUT~
MIPI_PIXEL_D[3] => ~NO_FANOUT~
MIPI_PIXEL_D[4] => ~NO_FANOUT~
MIPI_PIXEL_D[5] => ~NO_FANOUT~
MIPI_PIXEL_D[6] => ~NO_FANOUT~
MIPI_PIXEL_D[7] => ~NO_FANOUT~
MIPI_PIXEL_D[8] => ~NO_FANOUT~
MIPI_PIXEL_D[9] => ~NO_FANOUT~
MIPI_PIXEL_D[10] => ~NO_FANOUT~
MIPI_PIXEL_D[11] => ~NO_FANOUT~
MIPI_PIXEL_D[12] => ~NO_FANOUT~
MIPI_PIXEL_D[13] => ~NO_FANOUT~
MIPI_PIXEL_D[14] => ~NO_FANOUT~
MIPI_PIXEL_D[15] => ~NO_FANOUT~
MIPI_PIXEL_D[16] => ~NO_FANOUT~
MIPI_PIXEL_D[17] => ~NO_FANOUT~
MIPI_PIXEL_D[18] => ~NO_FANOUT~
MIPI_PIXEL_D[19] => ~NO_FANOUT~
MIPI_PIXEL_D[20] => ~NO_FANOUT~
MIPI_PIXEL_D[21] => ~NO_FANOUT~
MIPI_PIXEL_D[22] => ~NO_FANOUT~
MIPI_PIXEL_D[23] => ~NO_FANOUT~
MIPI_PIXEL_HS => ~NO_FANOUT~
MIPI_PIXEL_VS => ~NO_FANOUT~
MIPI_REFCLK <= <GND>
MIPI_RESET_n <= <GND>
MTL2_B[0] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_B[1] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_B[2] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_B[3] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_B[4] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_B[5] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_B[6] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_B[7] <= MTL_Driver:MTL_Driver_inst.MTL2_B
MTL2_BL_ON_n <= MTL2_BL_ON_n.DB_MAX_OUTPUT_PORT_TYPE
MTL2_DCLK <= MTL_Driver:MTL_Driver_inst.MTL2_DCLK
MTL2_G[0] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_G[1] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_G[2] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_G[3] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_G[4] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_G[5] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_G[6] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_G[7] <= MTL_Driver:MTL_Driver_inst.MTL2_G
MTL2_HSD <= MTL_Driver:MTL_Driver_inst.MTL2_HSD
MTL2_I2C_SCL <= MTL_Driver:MTL_Driver_inst.MTL2_I2C_SCL
MTL2_I2C_SDA <> MTL_Driver:MTL_Driver_inst.MTL2_I2C_SDA
MTL2_INT => MTL2_INT.IN1
MTL2_R[0] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_R[1] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_R[2] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_R[3] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_R[4] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_R[5] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_R[6] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_R[7] <= MTL_Driver:MTL_Driver_inst.MTL2_R
MTL2_VSD <= MTL_Driver:MTL_Driver_inst.MTL2_VSD
NET_GTX_CLK <= <GND>
NET_INT_n => ~NO_FANOUT~
NET_LINK100 => ~NO_FANOUT~
NET_MDC <= <GND>
NET_MDIO <> <UNC>
NET_RST_N <= <GND>
NET_RX_CLK => ~NO_FANOUT~
NET_RX_COL => ~NO_FANOUT~
NET_RX_CRS => ~NO_FANOUT~
NET_RX_D[0] => ~NO_FANOUT~
NET_RX_D[1] => ~NO_FANOUT~
NET_RX_D[2] => ~NO_FANOUT~
NET_RX_D[3] => ~NO_FANOUT~
NET_RX_DV => ~NO_FANOUT~
NET_RX_ER => ~NO_FANOUT~
NET_TX_CLK => ~NO_FANOUT~
NET_TX_D[0] <= <GND>
NET_TX_D[1] <= <GND>
NET_TX_D[2] <= <GND>
NET_TX_D[3] <= <GND>
NET_TX_EN <= <GND>
NET_TX_ER <= <GND>
PM_I2C_SCL <= <GND>
PM_I2C_SDA <> <UNC>
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
RH_TEMP_DRDY_n => ~NO_FANOUT~
RH_TEMP_I2C_SCL <= <GND>
RH_TEMP_I2C_SDA <> <UNC>
SD_CLK <= <GND>
SD_CMD <> <UNC>
SD_DATA[0] <> <UNC>
SD_DATA[1] <> <UNC>
SD_DATA[2] <> <UNC>
SD_DATA[3] <> <UNC>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => MTL2_BL_ON_n.IN1
SW[9] => always2.IN1
UART_RESET_n <= <GND>
UART_RX => ~NO_FANOUT~
UART_TX <= <GND>
FPGA_RESET_n => ~NO_FANOUT~


|golden_top|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|golden_top|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|golden_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|golden_top|MTL_Driver:MTL_Driver_inst
iClk => rvR[0].CLK
iClk => rvR[1].CLK
iClk => rvR[2].CLK
iClk => rvR[3].CLK
iClk => rvR[4].CLK
iClk => rvR[5].CLK
iClk => rvR[6].CLK
iClk => rvR[7].CLK
iClk => rvG[0].CLK
iClk => rvG[1].CLK
iClk => rvG[2].CLK
iClk => rvG[3].CLK
iClk => rvG[4].CLK
iClk => rvG[5].CLK
iClk => rvG[6].CLK
iClk => rvG[7].CLK
iClk => rvB[0].CLK
iClk => rvB[1].CLK
iClk => rvB[2].CLK
iClk => rvB[3].CLK
iClk => rvB[4].CLK
iClk => rvB[5].CLK
iClk => rvB[6].CLK
iClk => rvB[7].CLK
iClk => rVSync.CLK
iClk => rHSync.CLK
iClk => rvVcounter[0].CLK
iClk => rvVcounter[1].CLK
iClk => rvVcounter[2].CLK
iClk => rvVcounter[3].CLK
iClk => rvVcounter[4].CLK
iClk => rvVcounter[5].CLK
iClk => rvVcounter[6].CLK
iClk => rvVcounter[7].CLK
iClk => rvVcounter[8].CLK
iClk => rvVcounter[9].CLK
iClk => rvVcounter[10].CLK
iClk => rvHcounter[0].CLK
iClk => rvHcounter[1].CLK
iClk => rvHcounter[2].CLK
iClk => rvHcounter[3].CLK
iClk => rvHcounter[4].CLK
iClk => rvHcounter[5].CLK
iClk => rvHcounter[6].CLK
iClk => rvHcounter[7].CLK
iClk => rvHcounter[8].CLK
iClk => rvHcounter[9].CLK
iClk => rvHcounter[10].CLK
iClk => MTL2_DCLK.DATAIN
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvHcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rvVcounter.OUTPUTSELECT
iRstn => rHSync.OUTPUTSELECT
iRstn => rVSync.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvB.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvG.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
iRstn => rvR.OUTPUTSELECT
ivControl[0] => Decoder0.IN7
ivControl[1] => Decoder0.IN6
ivControl[2] => Decoder0.IN5
ivControl[3] => Decoder0.IN4
ivControl[4] => Decoder0.IN3
ivControl[5] => Decoder0.IN2
ivControl[6] => Decoder0.IN1
ivControl[7] => Decoder0.IN0
ivRGB_Ram[0] => Selector7.IN8
ivRGB_Ram[1] => Selector6.IN8
ivRGB_Ram[2] => Selector5.IN8
ivRGB_Ram[3] => Selector4.IN8
ivRGB_Ram[4] => Selector3.IN8
ivRGB_Ram[5] => Selector2.IN8
ivRGB_Ram[6] => Selector1.IN8
ivRGB_Ram[7] => Selector0.IN8
ivRGB_Ram[8] => Selector15.IN8
ivRGB_Ram[9] => Selector14.IN8
ivRGB_Ram[10] => Selector13.IN8
ivRGB_Ram[11] => Selector12.IN8
ivRGB_Ram[12] => Selector11.IN8
ivRGB_Ram[13] => Selector10.IN8
ivRGB_Ram[14] => Selector9.IN8
ivRGB_Ram[15] => Selector8.IN8
ivRGB_Ram[16] => Selector23.IN8
ivRGB_Ram[17] => Selector22.IN8
ivRGB_Ram[18] => Selector21.IN8
ivRGB_Ram[19] => Selector20.IN8
ivRGB_Ram[20] => Selector19.IN8
ivRGB_Ram[21] => Selector18.IN8
ivRGB_Ram[22] => Selector17.IN8
ivRGB_Ram[23] => Selector16.IN8
ovHcounter[0] <= rvHcounter[0].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[1] <= rvHcounter[1].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[2] <= rvHcounter[2].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[3] <= rvHcounter[3].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[4] <= rvHcounter[4].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[5] <= rvHcounter[5].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[6] <= rvHcounter[6].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[7] <= rvHcounter[7].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[8] <= rvHcounter[8].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[9] <= rvHcounter[9].DB_MAX_OUTPUT_PORT_TYPE
ovHcounter[10] <= rvHcounter[10].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[0] <= rvVcounter[0].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[1] <= rvVcounter[1].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[2] <= rvVcounter[2].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[3] <= rvVcounter[3].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[4] <= rvVcounter[4].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[5] <= rvVcounter[5].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[6] <= rvVcounter[6].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[7] <= rvVcounter[7].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[8] <= rvVcounter[8].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[9] <= rvVcounter[9].DB_MAX_OUTPUT_PORT_TYPE
ovVcounter[10] <= rvVcounter[10].DB_MAX_OUTPUT_PORT_TYPE
MTL2_INT => ~NO_FANOUT~
MTL2_I2C_SCL <= <GND>
MTL2_I2C_SDA <> <UNC>
MTL2_BL_ON_n <> <UNC>
MTL2_DCLK <= iClk.DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[0] <= rvR[0].DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[1] <= rvR[1].DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[2] <= rvR[2].DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[3] <= rvR[3].DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[4] <= rvR[4].DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[5] <= rvR[5].DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[6] <= rvR[6].DB_MAX_OUTPUT_PORT_TYPE
MTL2_R[7] <= rvR[7].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[0] <= rvG[0].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[1] <= rvG[1].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[2] <= rvG[2].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[3] <= rvG[3].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[4] <= rvG[4].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[5] <= rvG[5].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[6] <= rvG[6].DB_MAX_OUTPUT_PORT_TYPE
MTL2_G[7] <= rvG[7].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[0] <= rvB[0].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[1] <= rvB[1].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[2] <= rvB[2].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[3] <= rvB[3].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[4] <= rvB[4].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[5] <= rvB[5].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[6] <= rvB[6].DB_MAX_OUTPUT_PORT_TYPE
MTL2_B[7] <= rvB[7].DB_MAX_OUTPUT_PORT_TYPE
MTL2_HSD <= rHSync.DB_MAX_OUTPUT_PORT_TYPE
MTL2_VSD <= rVSync.DB_MAX_OUTPUT_PORT_TYPE


|golden_top|S_P:S_P_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
probe[32] => probe[32].IN1
probe[33] => probe[33].IN1
probe[34] => probe[34].IN1
probe[35] => probe[35].IN1
probe[36] => probe[36].IN1
probe[37] => probe[37].IN1
probe[38] => probe[38].IN1
probe[39] => probe[39].IN1
probe[40] => probe[40].IN1
probe[41] => probe[41].IN1
probe[42] => probe[42].IN1
probe[43] => probe[43].IN1
probe[44] => probe[44].IN1
probe[45] => probe[45].IN1
probe[46] => probe[46].IN1
probe[47] => probe[47].IN1
probe[48] => probe[48].IN1
probe[49] => probe[49].IN1
probe[50] => probe[50].IN1
probe[51] => probe[51].IN1
probe[52] => probe[52].IN1
probe[53] => probe[53].IN1
probe[54] => probe[54].IN1
probe[55] => probe[55].IN1
probe[56] => probe[56].IN1
probe[57] => probe[57].IN1
probe[58] => probe[58].IN1
probe[59] => probe[59].IN1
probe[60] => probe[60].IN1
probe[61] => probe[61].IN1
probe[62] => probe[62].IN1
probe[63] => probe[63].IN1
source[0] <= altsource_probe_top:in_system_sources_probes_0.source
source[1] <= altsource_probe_top:in_system_sources_probes_0.source
source[2] <= altsource_probe_top:in_system_sources_probes_0.source
source[3] <= altsource_probe_top:in_system_sources_probes_0.source
source[4] <= altsource_probe_top:in_system_sources_probes_0.source
source[5] <= altsource_probe_top:in_system_sources_probes_0.source
source[6] <= altsource_probe_top:in_system_sources_probes_0.source
source[7] <= altsource_probe_top:in_system_sources_probes_0.source
source[8] <= altsource_probe_top:in_system_sources_probes_0.source
source[9] <= altsource_probe_top:in_system_sources_probes_0.source
source[10] <= altsource_probe_top:in_system_sources_probes_0.source
source[11] <= altsource_probe_top:in_system_sources_probes_0.source
source[12] <= altsource_probe_top:in_system_sources_probes_0.source
source[13] <= altsource_probe_top:in_system_sources_probes_0.source
source[14] <= altsource_probe_top:in_system_sources_probes_0.source
source[15] <= altsource_probe_top:in_system_sources_probes_0.source
source[16] <= altsource_probe_top:in_system_sources_probes_0.source
source[17] <= altsource_probe_top:in_system_sources_probes_0.source
source[18] <= altsource_probe_top:in_system_sources_probes_0.source
source[19] <= altsource_probe_top:in_system_sources_probes_0.source
source[20] <= altsource_probe_top:in_system_sources_probes_0.source
source[21] <= altsource_probe_top:in_system_sources_probes_0.source
source[22] <= altsource_probe_top:in_system_sources_probes_0.source
source[23] <= altsource_probe_top:in_system_sources_probes_0.source
source[24] <= altsource_probe_top:in_system_sources_probes_0.source
source[25] <= altsource_probe_top:in_system_sources_probes_0.source
source[26] <= altsource_probe_top:in_system_sources_probes_0.source
source[27] <= altsource_probe_top:in_system_sources_probes_0.source
source[28] <= altsource_probe_top:in_system_sources_probes_0.source
source[29] <= altsource_probe_top:in_system_sources_probes_0.source
source[30] <= altsource_probe_top:in_system_sources_probes_0.source
source[31] <= altsource_probe_top:in_system_sources_probes_0.source
source[32] <= altsource_probe_top:in_system_sources_probes_0.source
source[33] <= altsource_probe_top:in_system_sources_probes_0.source
source[34] <= altsource_probe_top:in_system_sources_probes_0.source
source[35] <= altsource_probe_top:in_system_sources_probes_0.source
source[36] <= altsource_probe_top:in_system_sources_probes_0.source
source[37] <= altsource_probe_top:in_system_sources_probes_0.source
source[38] <= altsource_probe_top:in_system_sources_probes_0.source
source[39] <= altsource_probe_top:in_system_sources_probes_0.source
source[40] <= altsource_probe_top:in_system_sources_probes_0.source
source[41] <= altsource_probe_top:in_system_sources_probes_0.source
source[42] <= altsource_probe_top:in_system_sources_probes_0.source
source[43] <= altsource_probe_top:in_system_sources_probes_0.source
source[44] <= altsource_probe_top:in_system_sources_probes_0.source
source[45] <= altsource_probe_top:in_system_sources_probes_0.source
source[46] <= altsource_probe_top:in_system_sources_probes_0.source
source[47] <= altsource_probe_top:in_system_sources_probes_0.source
source[48] <= altsource_probe_top:in_system_sources_probes_0.source
source[49] <= altsource_probe_top:in_system_sources_probes_0.source
source[50] <= altsource_probe_top:in_system_sources_probes_0.source
source[51] <= altsource_probe_top:in_system_sources_probes_0.source
source[52] <= altsource_probe_top:in_system_sources_probes_0.source
source[53] <= altsource_probe_top:in_system_sources_probes_0.source
source[54] <= altsource_probe_top:in_system_sources_probes_0.source
source[55] <= altsource_probe_top:in_system_sources_probes_0.source
source[56] <= altsource_probe_top:in_system_sources_probes_0.source
source[57] <= altsource_probe_top:in_system_sources_probes_0.source
source[58] <= altsource_probe_top:in_system_sources_probes_0.source
source[59] <= altsource_probe_top:in_system_sources_probes_0.source
source[60] <= altsource_probe_top:in_system_sources_probes_0.source
source[61] <= altsource_probe_top:in_system_sources_probes_0.source
source[62] <= altsource_probe_top:in_system_sources_probes_0.source
source[63] <= altsource_probe_top:in_system_sources_probes_0.source


|golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
probe[32] => probe[32].IN1
probe[33] => probe[33].IN1
probe[34] => probe[34].IN1
probe[35] => probe[35].IN1
probe[36] => probe[36].IN1
probe[37] => probe[37].IN1
probe[38] => probe[38].IN1
probe[39] => probe[39].IN1
probe[40] => probe[40].IN1
probe[41] => probe[41].IN1
probe[42] => probe[42].IN1
probe[43] => probe[43].IN1
probe[44] => probe[44].IN1
probe[45] => probe[45].IN1
probe[46] => probe[46].IN1
probe[47] => probe[47].IN1
probe[48] => probe[48].IN1
probe[49] => probe[49].IN1
probe[50] => probe[50].IN1
probe[51] => probe[51].IN1
probe[52] => probe[52].IN1
probe[53] => probe[53].IN1
probe[54] => probe[54].IN1
probe[55] => probe[55].IN1
probe[56] => probe[56].IN1
probe[57] => probe[57].IN1
probe[58] => probe[58].IN1
probe[59] => probe[59].IN1
probe[60] => probe[60].IN1
probe[61] => probe[61].IN1
probe[62] => probe[62].IN1
probe[63] => probe[63].IN1
source[0] <= altsource_probe:issp_impl.source
source[1] <= altsource_probe:issp_impl.source
source[2] <= altsource_probe:issp_impl.source
source[3] <= altsource_probe:issp_impl.source
source[4] <= altsource_probe:issp_impl.source
source[5] <= altsource_probe:issp_impl.source
source[6] <= altsource_probe:issp_impl.source
source[7] <= altsource_probe:issp_impl.source
source[8] <= altsource_probe:issp_impl.source
source[9] <= altsource_probe:issp_impl.source
source[10] <= altsource_probe:issp_impl.source
source[11] <= altsource_probe:issp_impl.source
source[12] <= altsource_probe:issp_impl.source
source[13] <= altsource_probe:issp_impl.source
source[14] <= altsource_probe:issp_impl.source
source[15] <= altsource_probe:issp_impl.source
source[16] <= altsource_probe:issp_impl.source
source[17] <= altsource_probe:issp_impl.source
source[18] <= altsource_probe:issp_impl.source
source[19] <= altsource_probe:issp_impl.source
source[20] <= altsource_probe:issp_impl.source
source[21] <= altsource_probe:issp_impl.source
source[22] <= altsource_probe:issp_impl.source
source[23] <= altsource_probe:issp_impl.source
source[24] <= altsource_probe:issp_impl.source
source[25] <= altsource_probe:issp_impl.source
source[26] <= altsource_probe:issp_impl.source
source[27] <= altsource_probe:issp_impl.source
source[28] <= altsource_probe:issp_impl.source
source[29] <= altsource_probe:issp_impl.source
source[30] <= altsource_probe:issp_impl.source
source[31] <= altsource_probe:issp_impl.source
source[32] <= altsource_probe:issp_impl.source
source[33] <= altsource_probe:issp_impl.source
source[34] <= altsource_probe:issp_impl.source
source[35] <= altsource_probe:issp_impl.source
source[36] <= altsource_probe:issp_impl.source
source[37] <= altsource_probe:issp_impl.source
source[38] <= altsource_probe:issp_impl.source
source[39] <= altsource_probe:issp_impl.source
source[40] <= altsource_probe:issp_impl.source
source[41] <= altsource_probe:issp_impl.source
source[42] <= altsource_probe:issp_impl.source
source[43] <= altsource_probe:issp_impl.source
source[44] <= altsource_probe:issp_impl.source
source[45] <= altsource_probe:issp_impl.source
source[46] <= altsource_probe:issp_impl.source
source[47] <= altsource_probe:issp_impl.source
source[48] <= altsource_probe:issp_impl.source
source[49] <= altsource_probe:issp_impl.source
source[50] <= altsource_probe:issp_impl.source
source[51] <= altsource_probe:issp_impl.source
source[52] <= altsource_probe:issp_impl.source
source[53] <= altsource_probe:issp_impl.source
source[54] <= altsource_probe:issp_impl.source
source[55] <= altsource_probe:issp_impl.source
source[56] <= altsource_probe:issp_impl.source
source[57] <= altsource_probe:issp_impl.source
source[58] <= altsource_probe:issp_impl.source
source[59] <= altsource_probe:issp_impl.source
source[60] <= altsource_probe:issp_impl.source
source[61] <= altsource_probe:issp_impl.source
source[62] <= altsource_probe:issp_impl.source
source[63] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
probe[14] => probe[14].IN1
probe[15] => probe[15].IN1
probe[16] => probe[16].IN1
probe[17] => probe[17].IN1
probe[18] => probe[18].IN1
probe[19] => probe[19].IN1
probe[20] => probe[20].IN1
probe[21] => probe[21].IN1
probe[22] => probe[22].IN1
probe[23] => probe[23].IN1
probe[24] => probe[24].IN1
probe[25] => probe[25].IN1
probe[26] => probe[26].IN1
probe[27] => probe[27].IN1
probe[28] => probe[28].IN1
probe[29] => probe[29].IN1
probe[30] => probe[30].IN1
probe[31] => probe[31].IN1
probe[32] => probe[32].IN1
probe[33] => probe[33].IN1
probe[34] => probe[34].IN1
probe[35] => probe[35].IN1
probe[36] => probe[36].IN1
probe[37] => probe[37].IN1
probe[38] => probe[38].IN1
probe[39] => probe[39].IN1
probe[40] => probe[40].IN1
probe[41] => probe[41].IN1
probe[42] => probe[42].IN1
probe[43] => probe[43].IN1
probe[44] => probe[44].IN1
probe[45] => probe[45].IN1
probe[46] => probe[46].IN1
probe[47] => probe[47].IN1
probe[48] => probe[48].IN1
probe[49] => probe[49].IN1
probe[50] => probe[50].IN1
probe[51] => probe[51].IN1
probe[52] => probe[52].IN1
probe[53] => probe[53].IN1
probe[54] => probe[54].IN1
probe[55] => probe[55].IN1
probe[56] => probe[56].IN1
probe[57] => probe[57].IN1
probe[58] => probe[58].IN1
probe[59] => probe[59].IN1
probe[60] => probe[60].IN1
probe[61] => probe[61].IN1
probe[62] => probe[62].IN1
probe[63] => probe[63].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source[1] <= altsource_probe_body:altsource_probe_body_inst.source
source[2] <= altsource_probe_body:altsource_probe_body_inst.source
source[3] <= altsource_probe_body:altsource_probe_body_inst.source
source[4] <= altsource_probe_body:altsource_probe_body_inst.source
source[5] <= altsource_probe_body:altsource_probe_body_inst.source
source[6] <= altsource_probe_body:altsource_probe_body_inst.source
source[7] <= altsource_probe_body:altsource_probe_body_inst.source
source[8] <= altsource_probe_body:altsource_probe_body_inst.source
source[9] <= altsource_probe_body:altsource_probe_body_inst.source
source[10] <= altsource_probe_body:altsource_probe_body_inst.source
source[11] <= altsource_probe_body:altsource_probe_body_inst.source
source[12] <= altsource_probe_body:altsource_probe_body_inst.source
source[13] <= altsource_probe_body:altsource_probe_body_inst.source
source[14] <= altsource_probe_body:altsource_probe_body_inst.source
source[15] <= altsource_probe_body:altsource_probe_body_inst.source
source[16] <= altsource_probe_body:altsource_probe_body_inst.source
source[17] <= altsource_probe_body:altsource_probe_body_inst.source
source[18] <= altsource_probe_body:altsource_probe_body_inst.source
source[19] <= altsource_probe_body:altsource_probe_body_inst.source
source[20] <= altsource_probe_body:altsource_probe_body_inst.source
source[21] <= altsource_probe_body:altsource_probe_body_inst.source
source[22] <= altsource_probe_body:altsource_probe_body_inst.source
source[23] <= altsource_probe_body:altsource_probe_body_inst.source
source[24] <= altsource_probe_body:altsource_probe_body_inst.source
source[25] <= altsource_probe_body:altsource_probe_body_inst.source
source[26] <= altsource_probe_body:altsource_probe_body_inst.source
source[27] <= altsource_probe_body:altsource_probe_body_inst.source
source[28] <= altsource_probe_body:altsource_probe_body_inst.source
source[29] <= altsource_probe_body:altsource_probe_body_inst.source
source[30] <= altsource_probe_body:altsource_probe_body_inst.source
source[31] <= altsource_probe_body:altsource_probe_body_inst.source
source[32] <= altsource_probe_body:altsource_probe_body_inst.source
source[33] <= altsource_probe_body:altsource_probe_body_inst.source
source[34] <= altsource_probe_body:altsource_probe_body_inst.source
source[35] <= altsource_probe_body:altsource_probe_body_inst.source
source[36] <= altsource_probe_body:altsource_probe_body_inst.source
source[37] <= altsource_probe_body:altsource_probe_body_inst.source
source[38] <= altsource_probe_body:altsource_probe_body_inst.source
source[39] <= altsource_probe_body:altsource_probe_body_inst.source
source[40] <= altsource_probe_body:altsource_probe_body_inst.source
source[41] <= altsource_probe_body:altsource_probe_body_inst.source
source[42] <= altsource_probe_body:altsource_probe_body_inst.source
source[43] <= altsource_probe_body:altsource_probe_body_inst.source
source[44] <= altsource_probe_body:altsource_probe_body_inst.source
source[45] <= altsource_probe_body:altsource_probe_body_inst.source
source[46] <= altsource_probe_body:altsource_probe_body_inst.source
source[47] <= altsource_probe_body:altsource_probe_body_inst.source
source[48] <= altsource_probe_body:altsource_probe_body_inst.source
source[49] <= altsource_probe_body:altsource_probe_body_inst.source
source[50] <= altsource_probe_body:altsource_probe_body_inst.source
source[51] <= altsource_probe_body:altsource_probe_body_inst.source
source[52] <= altsource_probe_body:altsource_probe_body_inst.source
source[53] <= altsource_probe_body:altsource_probe_body_inst.source
source[54] <= altsource_probe_body:altsource_probe_body_inst.source
source[55] <= altsource_probe_body:altsource_probe_body_inst.source
source[56] <= altsource_probe_body:altsource_probe_body_inst.source
source[57] <= altsource_probe_body:altsource_probe_body_inst.source
source[58] <= altsource_probe_body:altsource_probe_body_inst.source
source[59] <= altsource_probe_body:altsource_probe_body_inst.source
source[60] <= altsource_probe_body:altsource_probe_body_inst.source
source[61] <= altsource_probe_body:altsource_probe_body_inst.source
source[62] <= altsource_probe_body:altsource_probe_body_inst.source
source[63] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[0]
probe[1] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[1]
probe[2] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[2]
probe[3] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[3]
probe[4] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[4]
probe[5] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[5]
probe[6] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[6]
probe[7] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[7]
probe[8] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[8]
probe[9] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[9]
probe[10] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[10]
probe[11] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[11]
probe[12] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[12]
probe[13] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[13]
probe[14] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[14]
probe[15] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[15]
probe[16] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[16]
probe[17] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[17]
probe[18] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[18]
probe[19] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[19]
probe[20] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[20]
probe[21] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[21]
probe[22] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[22]
probe[23] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[23]
probe[24] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[24]
probe[25] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[25]
probe[26] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[26]
probe[27] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[27]
probe[28] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[28]
probe[29] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[29]
probe[30] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[30]
probe[31] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[31]
probe[32] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[32]
probe[33] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[33]
probe[34] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[34]
probe[35] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[35]
probe[36] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[36]
probe[37] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[37]
probe[38] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[38]
probe[39] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[39]
probe[40] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[40]
probe[41] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[41]
probe[42] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[42]
probe[43] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[43]
probe[44] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[44]
probe[45] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[45]
probe[46] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[46]
probe[47] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[47]
probe[48] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[48]
probe[49] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[49]
probe[50] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[50]
probe[51] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[51]
probe[52] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[52]
probe[53] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[53]
probe[54] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[54]
probe[55] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[55]
probe[56] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[56]
probe[57] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[57]
probe[58] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[58]
probe[59] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[59]
probe[60] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[60]
probe[61] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[61]
probe[62] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[62]
probe[63] => altsource_probe_impl:equal_width_gen:equal_width_inst.probe[63]
source[0] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[0]
source[1] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[1]
source[2] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[2]
source[3] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[3]
source[4] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[4]
source[5] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[5]
source[6] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[6]
source[7] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[7]
source[8] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[8]
source[9] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[9]
source[10] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[10]
source[11] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[11]
source[12] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[12]
source[13] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[13]
source[14] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[14]
source[15] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[15]
source[16] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[16]
source[17] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[17]
source[18] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[18]
source[19] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[19]
source[20] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[20]
source[21] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[21]
source[22] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[22]
source[23] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[23]
source[24] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[24]
source[25] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[25]
source[26] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[26]
source[27] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[27]
source[28] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[28]
source[29] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[29]
source[30] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[30]
source[31] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[31]
source[32] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[32]
source[33] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[33]
source[34] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[34]
source[35] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[35]
source[36] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[36]
source[37] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[37]
source[38] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[38]
source[39] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[39]
source[40] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[40]
source[41] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[41]
source[42] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[42]
source[43] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[43]
source[44] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[44]
source[45] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[45]
source[46] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[46]
source[47] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[47]
source[48] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[48]
source[49] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[49]
source[50] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[50]
source[51] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[51]
source[52] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[52]
source[53] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[53]
source[54] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[54]
source[55] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[55]
source[56] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[56]
source[57] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[57]
source[58] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[58]
source[59] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[59]
source[60] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[60]
source[61] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[61]
source[62] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[62]
source[63] <= altsource_probe_impl:equal_width_gen:equal_width_inst.source[63]
source_clk => altsource_probe_impl:equal_width_gen:equal_width_inst.source_clk
source_ena => altsource_probe_impl:equal_width_gen:equal_width_inst.source_ena
raw_tck => altsource_probe_impl:equal_width_gen:equal_width_inst.tck
tdi => altsource_probe_impl:equal_width_gen:equal_width_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:equal_width_gen:equal_width_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:equal_width_gen:equal_width_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:equal_width_gen:equal_width_inst.tdo


|golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
probe[14] => shift_reg.DATAB
probe[15] => shift_reg.DATAB
probe[16] => shift_reg.DATAB
probe[17] => shift_reg.DATAB
probe[18] => shift_reg.DATAB
probe[19] => shift_reg.DATAB
probe[20] => shift_reg.DATAB
probe[21] => shift_reg.DATAB
probe[22] => shift_reg.DATAB
probe[23] => shift_reg.DATAB
probe[24] => shift_reg.DATAB
probe[25] => shift_reg.DATAB
probe[26] => shift_reg.DATAB
probe[27] => shift_reg.DATAB
probe[28] => shift_reg.DATAB
probe[29] => shift_reg.DATAB
probe[30] => shift_reg.DATAB
probe[31] => shift_reg.DATAB
probe[32] => shift_reg.DATAB
probe[33] => shift_reg.DATAB
probe[34] => shift_reg.DATAB
probe[35] => shift_reg.DATAB
probe[36] => shift_reg.DATAB
probe[37] => shift_reg.DATAB
probe[38] => shift_reg.DATAB
probe[39] => shift_reg.DATAB
probe[40] => shift_reg.DATAB
probe[41] => shift_reg.DATAB
probe[42] => shift_reg.DATAB
probe[43] => shift_reg.DATAB
probe[44] => shift_reg.DATAB
probe[45] => shift_reg.DATAB
probe[46] => shift_reg.DATAB
probe[47] => shift_reg.DATAB
probe[48] => shift_reg.DATAB
probe[49] => shift_reg.DATAB
probe[50] => shift_reg.DATAB
probe[51] => shift_reg.DATAB
probe[52] => shift_reg.DATAB
probe[53] => shift_reg.DATAB
probe[54] => shift_reg.DATAB
probe[55] => shift_reg.DATAB
probe[56] => shift_reg.DATAB
probe[57] => shift_reg.DATAB
probe[58] => shift_reg.DATAB
probe[59] => shift_reg.DATAB
probe[60] => shift_reg.DATAB
probe[61] => shift_reg.DATAB
probe[62] => shift_reg.DATAB
probe[63] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source[1] <= hold_m_out[1].DB_MAX_OUTPUT_PORT_TYPE
source[2] <= hold_m_out[2].DB_MAX_OUTPUT_PORT_TYPE
source[3] <= hold_m_out[3].DB_MAX_OUTPUT_PORT_TYPE
source[4] <= hold_m_out[4].DB_MAX_OUTPUT_PORT_TYPE
source[5] <= hold_m_out[5].DB_MAX_OUTPUT_PORT_TYPE
source[6] <= hold_m_out[6].DB_MAX_OUTPUT_PORT_TYPE
source[7] <= hold_m_out[7].DB_MAX_OUTPUT_PORT_TYPE
source[8] <= hold_m_out[8].DB_MAX_OUTPUT_PORT_TYPE
source[9] <= hold_m_out[9].DB_MAX_OUTPUT_PORT_TYPE
source[10] <= hold_m_out[10].DB_MAX_OUTPUT_PORT_TYPE
source[11] <= hold_m_out[11].DB_MAX_OUTPUT_PORT_TYPE
source[12] <= hold_m_out[12].DB_MAX_OUTPUT_PORT_TYPE
source[13] <= hold_m_out[13].DB_MAX_OUTPUT_PORT_TYPE
source[14] <= hold_m_out[14].DB_MAX_OUTPUT_PORT_TYPE
source[15] <= hold_m_out[15].DB_MAX_OUTPUT_PORT_TYPE
source[16] <= hold_m_out[16].DB_MAX_OUTPUT_PORT_TYPE
source[17] <= hold_m_out[17].DB_MAX_OUTPUT_PORT_TYPE
source[18] <= hold_m_out[18].DB_MAX_OUTPUT_PORT_TYPE
source[19] <= hold_m_out[19].DB_MAX_OUTPUT_PORT_TYPE
source[20] <= hold_m_out[20].DB_MAX_OUTPUT_PORT_TYPE
source[21] <= hold_m_out[21].DB_MAX_OUTPUT_PORT_TYPE
source[22] <= hold_m_out[22].DB_MAX_OUTPUT_PORT_TYPE
source[23] <= hold_m_out[23].DB_MAX_OUTPUT_PORT_TYPE
source[24] <= hold_m_out[24].DB_MAX_OUTPUT_PORT_TYPE
source[25] <= hold_m_out[25].DB_MAX_OUTPUT_PORT_TYPE
source[26] <= hold_m_out[26].DB_MAX_OUTPUT_PORT_TYPE
source[27] <= hold_m_out[27].DB_MAX_OUTPUT_PORT_TYPE
source[28] <= hold_m_out[28].DB_MAX_OUTPUT_PORT_TYPE
source[29] <= hold_m_out[29].DB_MAX_OUTPUT_PORT_TYPE
source[30] <= hold_m_out[30].DB_MAX_OUTPUT_PORT_TYPE
source[31] <= hold_m_out[31].DB_MAX_OUTPUT_PORT_TYPE
source[32] <= hold_m_out[32].DB_MAX_OUTPUT_PORT_TYPE
source[33] <= hold_m_out[33].DB_MAX_OUTPUT_PORT_TYPE
source[34] <= hold_m_out[34].DB_MAX_OUTPUT_PORT_TYPE
source[35] <= hold_m_out[35].DB_MAX_OUTPUT_PORT_TYPE
source[36] <= hold_m_out[36].DB_MAX_OUTPUT_PORT_TYPE
source[37] <= hold_m_out[37].DB_MAX_OUTPUT_PORT_TYPE
source[38] <= hold_m_out[38].DB_MAX_OUTPUT_PORT_TYPE
source[39] <= hold_m_out[39].DB_MAX_OUTPUT_PORT_TYPE
source[40] <= hold_m_out[40].DB_MAX_OUTPUT_PORT_TYPE
source[41] <= hold_m_out[41].DB_MAX_OUTPUT_PORT_TYPE
source[42] <= hold_m_out[42].DB_MAX_OUTPUT_PORT_TYPE
source[43] <= hold_m_out[43].DB_MAX_OUTPUT_PORT_TYPE
source[44] <= hold_m_out[44].DB_MAX_OUTPUT_PORT_TYPE
source[45] <= hold_m_out[45].DB_MAX_OUTPUT_PORT_TYPE
source[46] <= hold_m_out[46].DB_MAX_OUTPUT_PORT_TYPE
source[47] <= hold_m_out[47].DB_MAX_OUTPUT_PORT_TYPE
source[48] <= hold_m_out[48].DB_MAX_OUTPUT_PORT_TYPE
source[49] <= hold_m_out[49].DB_MAX_OUTPUT_PORT_TYPE
source[50] <= hold_m_out[50].DB_MAX_OUTPUT_PORT_TYPE
source[51] <= hold_m_out[51].DB_MAX_OUTPUT_PORT_TYPE
source[52] <= hold_m_out[52].DB_MAX_OUTPUT_PORT_TYPE
source[53] <= hold_m_out[53].DB_MAX_OUTPUT_PORT_TYPE
source[54] <= hold_m_out[54].DB_MAX_OUTPUT_PORT_TYPE
source[55] <= hold_m_out[55].DB_MAX_OUTPUT_PORT_TYPE
source[56] <= hold_m_out[56].DB_MAX_OUTPUT_PORT_TYPE
source[57] <= hold_m_out[57].DB_MAX_OUTPUT_PORT_TYPE
source[58] <= hold_m_out[58].DB_MAX_OUTPUT_PORT_TYPE
source[59] <= hold_m_out[59].DB_MAX_OUTPUT_PORT_TYPE
source[60] <= hold_m_out[60].DB_MAX_OUTPUT_PORT_TYPE
source[61] <= hold_m_out[61].DB_MAX_OUTPUT_PORT_TYPE
source[62] <= hold_m_out[62].DB_MAX_OUTPUT_PORT_TYPE
source[63] <= hold_m_out[63].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => shift_reg[14].ACLR
reset => shift_reg[15].ACLR
reset => shift_reg[16].ACLR
reset => shift_reg[17].ACLR
reset => shift_reg[18].ACLR
reset => shift_reg[19].ACLR
reset => shift_reg[20].ACLR
reset => shift_reg[21].ACLR
reset => shift_reg[22].ACLR
reset => shift_reg[23].ACLR
reset => shift_reg[24].ACLR
reset => shift_reg[25].ACLR
reset => shift_reg[26].ACLR
reset => shift_reg[27].ACLR
reset => shift_reg[28].ACLR
reset => shift_reg[29].ACLR
reset => shift_reg[30].ACLR
reset => shift_reg[31].ACLR
reset => shift_reg[32].ACLR
reset => shift_reg[33].ACLR
reset => shift_reg[34].ACLR
reset => shift_reg[35].ACLR
reset => shift_reg[36].ACLR
reset => shift_reg[37].ACLR
reset => shift_reg[38].ACLR
reset => shift_reg[39].ACLR
reset => shift_reg[40].ACLR
reset => shift_reg[41].ACLR
reset => shift_reg[42].ACLR
reset => shift_reg[43].ACLR
reset => shift_reg[44].ACLR
reset => shift_reg[45].ACLR
reset => shift_reg[46].ACLR
reset => shift_reg[47].ACLR
reset => shift_reg[48].ACLR
reset => shift_reg[49].ACLR
reset => shift_reg[50].ACLR
reset => shift_reg[51].ACLR
reset => shift_reg[52].ACLR
reset => shift_reg[53].ACLR
reset => shift_reg[54].ACLR
reset => shift_reg[55].ACLR
reset => shift_reg[56].ACLR
reset => shift_reg[57].ACLR
reset => shift_reg[58].ACLR
reset => shift_reg[59].ACLR
reset => shift_reg[60].ACLR
reset => shift_reg[61].ACLR
reset => shift_reg[62].ACLR
reset => shift_reg[63].ACLR
reset => hold_reg[0].ENA
reset => hold_reg[63].ENA
reset => hold_reg[62].ENA
reset => hold_reg[61].ENA
reset => hold_reg[60].ENA
reset => hold_reg[59].ENA
reset => hold_reg[58].ENA
reset => hold_reg[57].ENA
reset => hold_reg[56].ENA
reset => hold_reg[55].ENA
reset => hold_reg[54].ENA
reset => hold_reg[53].ENA
reset => hold_reg[52].ENA
reset => hold_reg[51].ENA
reset => hold_reg[50].ENA
reset => hold_reg[49].ENA
reset => hold_reg[48].ENA
reset => hold_reg[47].ENA
reset => hold_reg[46].ENA
reset => hold_reg[45].ENA
reset => hold_reg[44].ENA
reset => hold_reg[43].ENA
reset => hold_reg[42].ENA
reset => hold_reg[41].ENA
reset => hold_reg[40].ENA
reset => hold_reg[39].ENA
reset => hold_reg[38].ENA
reset => hold_reg[37].ENA
reset => hold_reg[36].ENA
reset => hold_reg[35].ENA
reset => hold_reg[34].ENA
reset => hold_reg[33].ENA
reset => hold_reg[32].ENA
reset => hold_reg[31].ENA
reset => hold_reg[30].ENA
reset => hold_reg[29].ENA
reset => hold_reg[28].ENA
reset => hold_reg[27].ENA
reset => hold_reg[26].ENA
reset => hold_reg[25].ENA
reset => hold_reg[24].ENA
reset => hold_reg[23].ENA
reset => hold_reg[22].ENA
reset => hold_reg[21].ENA
reset => hold_reg[20].ENA
reset => hold_reg[19].ENA
reset => hold_reg[18].ENA
reset => hold_reg[17].ENA
reset => hold_reg[16].ENA
reset => hold_reg[15].ENA
reset => hold_reg[14].ENA
reset => hold_reg[13].ENA
reset => hold_reg[12].ENA
reset => hold_reg[11].ENA
reset => hold_reg[10].ENA
reset => hold_reg[9].ENA
reset => hold_reg[8].ENA
reset => hold_reg[7].ENA
reset => hold_reg[6].ENA
reset => hold_reg[5].ENA
reset => hold_reg[4].ENA
reset => hold_reg[3].ENA
reset => hold_reg[2].ENA
reset => hold_reg[1].ENA
tck => sld_rom_sr:no_instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => hold_reg[1].CLK
tck => hold_reg[2].CLK
tck => hold_reg[3].CLK
tck => hold_reg[4].CLK
tck => hold_reg[5].CLK
tck => hold_reg[6].CLK
tck => hold_reg[7].CLK
tck => hold_reg[8].CLK
tck => hold_reg[9].CLK
tck => hold_reg[10].CLK
tck => hold_reg[11].CLK
tck => hold_reg[12].CLK
tck => hold_reg[13].CLK
tck => hold_reg[14].CLK
tck => hold_reg[15].CLK
tck => hold_reg[16].CLK
tck => hold_reg[17].CLK
tck => hold_reg[18].CLK
tck => hold_reg[19].CLK
tck => hold_reg[20].CLK
tck => hold_reg[21].CLK
tck => hold_reg[22].CLK
tck => hold_reg[23].CLK
tck => hold_reg[24].CLK
tck => hold_reg[25].CLK
tck => hold_reg[26].CLK
tck => hold_reg[27].CLK
tck => hold_reg[28].CLK
tck => hold_reg[29].CLK
tck => hold_reg[30].CLK
tck => hold_reg[31].CLK
tck => hold_reg[32].CLK
tck => hold_reg[33].CLK
tck => hold_reg[34].CLK
tck => hold_reg[35].CLK
tck => hold_reg[36].CLK
tck => hold_reg[37].CLK
tck => hold_reg[38].CLK
tck => hold_reg[39].CLK
tck => hold_reg[40].CLK
tck => hold_reg[41].CLK
tck => hold_reg[42].CLK
tck => hold_reg[43].CLK
tck => hold_reg[44].CLK
tck => hold_reg[45].CLK
tck => hold_reg[46].CLK
tck => hold_reg[47].CLK
tck => hold_reg[48].CLK
tck => hold_reg[49].CLK
tck => hold_reg[50].CLK
tck => hold_reg[51].CLK
tck => hold_reg[52].CLK
tck => hold_reg[53].CLK
tck => hold_reg[54].CLK
tck => hold_reg[55].CLK
tck => hold_reg[56].CLK
tck => hold_reg[57].CLK
tck => hold_reg[58].CLK
tck => hold_reg[59].CLK
tck => hold_reg[60].CLK
tck => hold_reg[61].CLK
tck => hold_reg[62].CLK
tck => hold_reg[63].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tck => shift_reg[14].CLK
tck => shift_reg[15].CLK
tck => shift_reg[16].CLK
tck => shift_reg[17].CLK
tck => shift_reg[18].CLK
tck => shift_reg[19].CLK
tck => shift_reg[20].CLK
tck => shift_reg[21].CLK
tck => shift_reg[22].CLK
tck => shift_reg[23].CLK
tck => shift_reg[24].CLK
tck => shift_reg[25].CLK
tck => shift_reg[26].CLK
tck => shift_reg[27].CLK
tck => shift_reg[28].CLK
tck => shift_reg[29].CLK
tck => shift_reg[30].CLK
tck => shift_reg[31].CLK
tck => shift_reg[32].CLK
tck => shift_reg[33].CLK
tck => shift_reg[34].CLK
tck => shift_reg[35].CLK
tck => shift_reg[36].CLK
tck => shift_reg[37].CLK
tck => shift_reg[38].CLK
tck => shift_reg[39].CLK
tck => shift_reg[40].CLK
tck => shift_reg[41].CLK
tck => shift_reg[42].CLK
tck => shift_reg[43].CLK
tck => shift_reg[44].CLK
tck => shift_reg[45].CLK
tck => shift_reg[46].CLK
tck => shift_reg[47].CLK
tck => shift_reg[48].CLK
tck => shift_reg[49].CLK
tck => shift_reg[50].CLK
tck => shift_reg[51].CLK
tck => shift_reg[52].CLK
tck => shift_reg[53].CLK
tck => shift_reg[54].CLK
tck => shift_reg[55].CLK
tck => shift_reg[56].CLK
tck => shift_reg[57].CLK
tck => shift_reg[58].CLK
tck => shift_reg[59].CLK
tck => shift_reg[60].CLK
tck => shift_reg[61].CLK
tck => shift_reg[62].CLK
tck => shift_reg[63].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:no_instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => no_instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => no_instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:no_instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:no_instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN33
ROM_DATA[1] => Mux2.IN33
ROM_DATA[2] => Mux1.IN33
ROM_DATA[3] => Mux0.IN33
ROM_DATA[4] => Mux3.IN29
ROM_DATA[5] => Mux2.IN29
ROM_DATA[6] => Mux1.IN29
ROM_DATA[7] => Mux0.IN29
ROM_DATA[8] => Mux3.IN25
ROM_DATA[9] => Mux2.IN25
ROM_DATA[10] => Mux1.IN25
ROM_DATA[11] => Mux0.IN25
ROM_DATA[12] => Mux3.IN21
ROM_DATA[13] => Mux2.IN21
ROM_DATA[14] => Mux1.IN21
ROM_DATA[15] => Mux0.IN21
ROM_DATA[16] => Mux3.IN17
ROM_DATA[17] => Mux2.IN17
ROM_DATA[18] => Mux1.IN17
ROM_DATA[19] => Mux0.IN17
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|golden_top|ram:ram_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|golden_top|ram:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_t0j1:auto_generated.wren_a
rden_a => altsyncram_t0j1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t0j1:auto_generated.data_a[0]
data_a[1] => altsyncram_t0j1:auto_generated.data_a[1]
data_a[2] => altsyncram_t0j1:auto_generated.data_a[2]
data_a[3] => altsyncram_t0j1:auto_generated.data_a[3]
data_a[4] => altsyncram_t0j1:auto_generated.data_a[4]
data_a[5] => altsyncram_t0j1:auto_generated.data_a[5]
data_a[6] => altsyncram_t0j1:auto_generated.data_a[6]
data_a[7] => altsyncram_t0j1:auto_generated.data_a[7]
data_a[8] => altsyncram_t0j1:auto_generated.data_a[8]
data_a[9] => altsyncram_t0j1:auto_generated.data_a[9]
data_a[10] => altsyncram_t0j1:auto_generated.data_a[10]
data_a[11] => altsyncram_t0j1:auto_generated.data_a[11]
data_a[12] => altsyncram_t0j1:auto_generated.data_a[12]
data_a[13] => altsyncram_t0j1:auto_generated.data_a[13]
data_a[14] => altsyncram_t0j1:auto_generated.data_a[14]
data_a[15] => altsyncram_t0j1:auto_generated.data_a[15]
data_a[16] => altsyncram_t0j1:auto_generated.data_a[16]
data_a[17] => altsyncram_t0j1:auto_generated.data_a[17]
data_a[18] => altsyncram_t0j1:auto_generated.data_a[18]
data_a[19] => altsyncram_t0j1:auto_generated.data_a[19]
data_a[20] => altsyncram_t0j1:auto_generated.data_a[20]
data_a[21] => altsyncram_t0j1:auto_generated.data_a[21]
data_a[22] => altsyncram_t0j1:auto_generated.data_a[22]
data_a[23] => altsyncram_t0j1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t0j1:auto_generated.address_a[0]
address_a[1] => altsyncram_t0j1:auto_generated.address_a[1]
address_a[2] => altsyncram_t0j1:auto_generated.address_a[2]
address_a[3] => altsyncram_t0j1:auto_generated.address_a[3]
address_a[4] => altsyncram_t0j1:auto_generated.address_a[4]
address_a[5] => altsyncram_t0j1:auto_generated.address_a[5]
address_a[6] => altsyncram_t0j1:auto_generated.address_a[6]
address_a[7] => altsyncram_t0j1:auto_generated.address_a[7]
address_a[8] => altsyncram_t0j1:auto_generated.address_a[8]
address_a[9] => altsyncram_t0j1:auto_generated.address_a[9]
address_a[10] => altsyncram_t0j1:auto_generated.address_a[10]
address_a[11] => altsyncram_t0j1:auto_generated.address_a[11]
address_a[12] => altsyncram_t0j1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t0j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t0j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t0j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t0j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t0j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t0j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t0j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t0j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t0j1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t0j1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t0j1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t0j1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t0j1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t0j1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t0j1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t0j1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t0j1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t0j1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t0j1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t0j1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t0j1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t0j1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t0j1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t0j1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t0j1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|golden_top|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


