

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Aug 14 03:07:35 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        im2col
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.742 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150| 1.500 us | 1.500 us |  150|  150|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      148|      148|         6|          1|          1|   144|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     75|       0|   1435|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       24|      -|   11668|  50190|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1717|    -|
|Register         |        0|      -|    3030|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       24|     75|   14698|  53438|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        8|     34|      13|    100|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |conv_AXILiteS_s_axi_U     |conv_AXILiteS_s_axi   |       24|      0|  11668|  18864|    0|
    |conv_mux_2568_32_bkb_U1   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U2   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U3   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U4   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U5   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U6   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U7   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U8   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U9   |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U10  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U11  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U12  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U13  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U14  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U15  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U16  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U17  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U18  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U19  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U20  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U21  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U22  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    |conv_mux_2568_32_bkb_U23  |conv_mux_2568_32_bkb  |        0|      0|      0|   1362|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |       24|      0|  11668|  50190|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln22_10_fu_15879_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_11_fu_15883_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_12_fu_15887_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_13_fu_15891_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_14_fu_15895_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_15_fu_15899_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_16_fu_15903_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_17_fu_15907_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_18_fu_15911_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_19_fu_15915_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_1_fu_15843_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_20_fu_15919_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_21_fu_15923_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_22_fu_15927_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_23_fu_15931_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_24_fu_15935_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_2_fu_15847_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_3_fu_15851_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_4_fu_15855_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_5_fu_15859_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_6_fu_15863_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_7_fu_15867_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_8_fu_15871_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_9_fu_15875_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln22_fu_15838_p2      |     *    |      3|  0|  20|          32|          32|
    |add_ln15_1_fu_3833_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln15_fu_3813_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln22_10_fu_15968_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_11_fu_15973_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_12_fu_15977_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_13_fu_15982_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_14_fu_16058_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_15_fu_15988_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_16_fu_15992_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_17_fu_15997_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_18_fu_16001_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_19_fu_16024_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_1_fu_8572_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln22_20_fu_16006_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln22_21_fu_16028_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_22_fu_16010_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_23_fu_16014_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln22_24_fu_16018_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_25_fu_16032_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_26_fu_16037_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_27_fu_16062_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln22_2_fu_11175_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln22_3_fu_3875_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln22_4_fu_15940_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln22_5_fu_15944_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln22_6_fu_15949_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln22_7_fu_15953_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln22_8_fu_15958_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln22_9_fu_15964_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln22_fu_5966_p2       |     +    |      0|  0|  15|           8|           8|
    |j_fu_3881_p2              |     +    |      0|  0|  13|           4|           1|
    |ap_condition_1464         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_3807_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_3819_p2      |   icmp   |      0|  0|   9|           4|           4|
    |ap_condition_1362         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_2426         |    or    |      0|  0|   2|           1|           1|
    |select_ln19_1_fu_3839_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln19_fu_3825_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |     75|  0|1435|        1636|        1626|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |   21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                    |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_3027_p4              |    9|          2|    4|          8|
    |ap_phi_reg_pp0_iter2_phi_ln22_23_reg_3426  |  821|        189|   32|       6048|
    |ap_phi_reg_pp0_iter2_phi_ln22_reg_3045     |  821|        189|   32|       6048|
    |i_0_reg_3023                               |    9|          2|    4|          8|
    |indvar_flatten_reg_3012                    |    9|          2|    8|         16|
    |j_0_reg_3034                               |    9|          2|    4|          8|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 1717|        394|   87|      12144|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln22_13_reg_17898                      |  32|   0|   32|          0|
    |add_ln22_13_reg_17898_pp0_iter4_reg        |  32|   0|   32|          0|
    |add_ln22_16_reg_17903                      |  32|   0|   32|          0|
    |add_ln22_18_reg_17908                      |  32|   0|   32|          0|
    |add_ln22_20_reg_17913                      |  32|   0|   32|          0|
    |add_ln22_24_reg_17918                      |  32|   0|   32|          0|
    |add_ln22_26_reg_17923                      |  32|   0|   32|          0|
    |add_ln22_3_reg_16115                       |   8|   0|    8|          0|
    |add_ln22_8_reg_17893                       |  32|   0|   32|          0|
    |add_ln22_8_reg_17893_pp0_iter4_reg         |  32|   0|   32|          0|
    |add_ln22_s_reg_16107                       |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln22_23_reg_3426  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln22_reg_3045     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln22_23_reg_3426  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln22_reg_3045     |  32|   0|   32|          0|
    |filter_0_read_reg_17188                    |  32|   0|   32|          0|
    |filter_10_read_reg_17448                   |  32|   0|   32|          0|
    |filter_11_read_reg_17463                   |  32|   0|   32|          0|
    |filter_12_read_reg_17478                   |  32|   0|   32|          0|
    |filter_13_read_reg_17493                   |  32|   0|   32|          0|
    |filter_14_read_reg_17508                   |  32|   0|   32|          0|
    |filter_15_read_reg_17578                   |  32|   0|   32|          0|
    |filter_16_read_reg_17593                   |  32|   0|   32|          0|
    |filter_17_read_reg_17608                   |  32|   0|   32|          0|
    |filter_18_read_reg_17623                   |  32|   0|   32|          0|
    |filter_19_read_reg_17638                   |  32|   0|   32|          0|
    |filter_1_read_reg_17203                    |  32|   0|   32|          0|
    |filter_20_read_reg_17708                   |  32|   0|   32|          0|
    |filter_21_read_reg_17723                   |  32|   0|   32|          0|
    |filter_22_read_reg_17738                   |  32|   0|   32|          0|
    |filter_23_read_reg_17753                   |  32|   0|   32|          0|
    |filter_24_read_reg_17763                   |  32|   0|   32|          0|
    |filter_2_read_reg_17218                    |  32|   0|   32|          0|
    |filter_3_read_reg_17233                    |  32|   0|   32|          0|
    |filter_4_read_reg_17248                    |  32|   0|   32|          0|
    |filter_5_read_reg_17318                    |  32|   0|   32|          0|
    |filter_6_read_reg_17333                    |  32|   0|   32|          0|
    |filter_7_read_reg_17348                    |  32|   0|   32|          0|
    |filter_8_read_reg_17363                    |  32|   0|   32|          0|
    |filter_9_read_reg_17378                    |  32|   0|   32|          0|
    |i_0_reg_3023                               |   4|   0|    4|          0|
    |icmp_ln15_reg_16079                        |   1|   0|    1|          0|
    |indvar_flatten_reg_3012                    |   8|   0|    8|          0|
    |j_0_reg_3034                               |   4|   0|    4|          0|
    |mul_ln22_10_reg_17818                      |  32|   0|   32|          0|
    |mul_ln22_11_reg_17823                      |  32|   0|   32|          0|
    |mul_ln22_12_reg_17828                      |  32|   0|   32|          0|
    |mul_ln22_13_reg_17833                      |  32|   0|   32|          0|
    |mul_ln22_14_reg_17838                      |  32|   0|   32|          0|
    |mul_ln22_15_reg_17843                      |  32|   0|   32|          0|
    |mul_ln22_16_reg_17848                      |  32|   0|   32|          0|
    |mul_ln22_17_reg_17853                      |  32|   0|   32|          0|
    |mul_ln22_18_reg_17858                      |  32|   0|   32|          0|
    |mul_ln22_19_reg_17863                      |  32|   0|   32|          0|
    |mul_ln22_1_reg_17773                       |  32|   0|   32|          0|
    |mul_ln22_20_reg_17868                      |  32|   0|   32|          0|
    |mul_ln22_21_reg_17873                      |  32|   0|   32|          0|
    |mul_ln22_22_reg_17878                      |  32|   0|   32|          0|
    |mul_ln22_23_reg_17883                      |  32|   0|   32|          0|
    |mul_ln22_24_reg_17888                      |  32|   0|   32|          0|
    |mul_ln22_2_reg_17778                       |  32|   0|   32|          0|
    |mul_ln22_3_reg_17783                       |  32|   0|   32|          0|
    |mul_ln22_4_reg_17788                       |  32|   0|   32|          0|
    |mul_ln22_5_reg_17793                       |  32|   0|   32|          0|
    |mul_ln22_6_reg_17798                       |  32|   0|   32|          0|
    |mul_ln22_6_reg_17798_pp0_iter3_reg         |  32|   0|   32|          0|
    |mul_ln22_7_reg_17803                       |  32|   0|   32|          0|
    |mul_ln22_8_reg_17808                       |  32|   0|   32|          0|
    |mul_ln22_9_reg_17813                       |  32|   0|   32|          0|
    |mul_ln22_reg_17768                         |  32|   0|   32|          0|
    |phi_ln22_10_reg_17458                      |  32|   0|   32|          0|
    |phi_ln22_11_reg_17473                      |  32|   0|   32|          0|
    |phi_ln22_12_reg_17488                      |  32|   0|   32|          0|
    |phi_ln22_13_reg_17503                      |  32|   0|   32|          0|
    |phi_ln22_14_reg_17573                      |  32|   0|   32|          0|
    |phi_ln22_15_reg_17588                      |  32|   0|   32|          0|
    |phi_ln22_16_reg_17603                      |  32|   0|   32|          0|
    |phi_ln22_17_reg_17618                      |  32|   0|   32|          0|
    |phi_ln22_18_reg_17633                      |  32|   0|   32|          0|
    |phi_ln22_19_reg_17703                      |  32|   0|   32|          0|
    |phi_ln22_1_reg_17198                       |  32|   0|   32|          0|
    |phi_ln22_20_reg_17718                      |  32|   0|   32|          0|
    |phi_ln22_21_reg_17733                      |  32|   0|   32|          0|
    |phi_ln22_22_reg_17748                      |  32|   0|   32|          0|
    |phi_ln22_2_reg_17213                       |  32|   0|   32|          0|
    |phi_ln22_3_reg_17228                       |  32|   0|   32|          0|
    |phi_ln22_4_reg_17243                       |  32|   0|   32|          0|
    |phi_ln22_5_reg_17313                       |  32|   0|   32|          0|
    |phi_ln22_6_reg_17328                       |  32|   0|   32|          0|
    |phi_ln22_7_reg_17343                       |  32|   0|   32|          0|
    |phi_ln22_8_reg_17358                       |  32|   0|   32|          0|
    |phi_ln22_9_reg_17373                       |  32|   0|   32|          0|
    |phi_ln22_s_reg_17443                       |  32|   0|   32|          0|
    |select_ln19_1_reg_16094                    |   4|   0|    4|          0|
    |select_ln19_reg_16088                      |   4|   0|    4|          0|
    |shl_ln22_mid2_reg_16100                    |   4|   0|    8|          4|
    |icmp_ln15_reg_16079                        |  64|  32|    1|          0|
    |select_ln19_1_reg_16094                    |  64|  32|    4|          0|
    |select_ln19_reg_16088                      |  64|  32|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |3030|  96| 2851|          4|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   12|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   12|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_none |     conv     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     conv     | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

