<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/swerv/configs/snapshots/default/common_defines.vh
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE NOTE</span>
<a name="l-2"></a><span class="c1">// This is an automatically generated file by joseph.rahmeh on Tue Oct 15 13:13:16 PDT 2019</span>
<a name="l-3"></a><span class="c1">//</span>
<a name="l-4"></a><span class="c1">// cmd:    swerv -snapshot=default -ahb_lite </span>
<a name="l-5"></a><span class="c1">//</span>
<a name="l-6"></a><span class="cp">`define RV_INST_ACCESS_MASK5 &#39;hffffffff</span>
<a name="l-7"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE4 1&#39;h0</span>
<a name="l-8"></a><span class="cp">`define RV_INST_ACCESS_ENABLE3 1&#39;h0</span>
<a name="l-9"></a><span class="cp">`define RV_INST_ACCESS_ENABLE0 1&#39;h0</span>
<a name="l-10"></a><span class="cp">`define RV_INST_ACCESS_MASK3 &#39;hffffffff</span>
<a name="l-11"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE5 1&#39;h0</span>
<a name="l-12"></a><span class="cp">`define RV_DATA_ACCESS_MASK5 &#39;hffffffff</span>
<a name="l-13"></a><span class="cp">`define RV_DATA_ACCESS_ADDR3 &#39;h00000000</span>
<a name="l-14"></a><span class="cp">`define RV_INST_ACCESS_ENABLE7 1&#39;h0</span>
<a name="l-15"></a><span class="cp">`define RV_DATA_ACCESS_ADDR6 &#39;h00000000</span>
<a name="l-16"></a><span class="cp">`define RV_INST_ACCESS_MASK7 &#39;hffffffff</span>
<a name="l-17"></a><span class="cp">`define RV_INST_ACCESS_ENABLE6 1&#39;h0</span>
<a name="l-18"></a><span class="cp">`define RV_INST_ACCESS_ENABLE5 1&#39;h0</span>
<a name="l-19"></a><span class="cp">`define RV_DATA_ACCESS_ADDR4 &#39;h00000000</span>
<a name="l-20"></a><span class="cp">`define RV_DATA_ACCESS_ADDR7 &#39;h00000000</span>
<a name="l-21"></a><span class="cp">`define RV_DATA_ACCESS_MASK3 &#39;hffffffff</span>
<a name="l-22"></a><span class="cp">`define RV_INST_ACCESS_MASK4 &#39;hffffffff</span>
<a name="l-23"></a><span class="cp">`define RV_DATA_ACCESS_ADDR1 &#39;h00000000</span>
<a name="l-24"></a><span class="cp">`define RV_INST_ACCESS_ADDR4 &#39;h00000000</span>
<a name="l-25"></a><span class="cp">`define RV_INST_ACCESS_ADDR3 &#39;h00000000</span>
<a name="l-26"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE1 1&#39;h0</span>
<a name="l-27"></a><span class="cp">`define RV_DATA_ACCESS_ADDR0 &#39;h00000000</span>
<a name="l-28"></a><span class="cp">`define RV_DATA_ACCESS_MASK0 &#39;hffffffff</span>
<a name="l-29"></a><span class="cp">`define RV_DATA_ACCESS_MASK6 &#39;hffffffff</span>
<a name="l-30"></a><span class="cp">`define RV_INST_ACCESS_ADDR7 &#39;h00000000</span>
<a name="l-31"></a><span class="cp">`define RV_INST_ACCESS_MASK0 &#39;hffffffff</span>
<a name="l-32"></a><span class="cp">`define RV_DATA_ACCESS_ADDR5 &#39;h00000000</span>
<a name="l-33"></a><span class="cp">`define RV_DATA_ACCESS_ADDR2 &#39;h00000000</span>
<a name="l-34"></a><span class="cp">`define RV_DATA_ACCESS_MASK4 &#39;hffffffff</span>
<a name="l-35"></a><span class="cp">`define RV_DATA_ACCESS_MASK1 &#39;hffffffff</span>
<a name="l-36"></a><span class="cp">`define RV_INST_ACCESS_ADDR0 &#39;h00000000</span>
<a name="l-37"></a><span class="cp">`define RV_INST_ACCESS_ADDR2 &#39;h00000000</span>
<a name="l-38"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE0 1&#39;h0</span>
<a name="l-39"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE2 1&#39;h0</span>
<a name="l-40"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE7 1&#39;h0</span>
<a name="l-41"></a><span class="cp">`define RV_INST_ACCESS_ENABLE4 1&#39;h0</span>
<a name="l-42"></a><span class="cp">`define RV_DATA_ACCESS_MASK7 &#39;hffffffff</span>
<a name="l-43"></a><span class="cp">`define RV_INST_ACCESS_ADDR5 &#39;h00000000</span>
<a name="l-44"></a><span class="cp">`define RV_INST_ACCESS_ENABLE1 1&#39;h0</span>
<a name="l-45"></a><span class="cp">`define RV_DATA_ACCESS_MASK2 &#39;hffffffff</span>
<a name="l-46"></a><span class="cp">`define RV_INST_ACCESS_MASK6 &#39;hffffffff</span>
<a name="l-47"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE3 1&#39;h0</span>
<a name="l-48"></a><span class="cp">`define RV_INST_ACCESS_ADDR6 &#39;h00000000</span>
<a name="l-49"></a><span class="cp">`define RV_INST_ACCESS_MASK2 &#39;hffffffff</span>
<a name="l-50"></a><span class="cp">`define RV_INST_ACCESS_ENABLE2 1&#39;h0</span>
<a name="l-51"></a><span class="cp">`define RV_DATA_ACCESS_ENABLE6 1&#39;h0</span>
<a name="l-52"></a><span class="cp">`define RV_INST_ACCESS_ADDR1 &#39;h00000000</span>
<a name="l-53"></a><span class="cp">`define RV_INST_ACCESS_MASK1 &#39;hffffffff</span>
<a name="l-54"></a><span class="cp">`define RV_DEC_INSTBUF_DEPTH 4</span>
<a name="l-55"></a><span class="cp">`define RV_DMA_BUF_DEPTH 4</span>
<a name="l-56"></a><span class="cp">`define RV_LSU_NUM_NBLOAD 8</span>
<a name="l-57"></a><span class="cp">`define RV_LSU_STBUF_DEPTH 8</span>
<a name="l-58"></a><span class="cp">`define RV_LSU_NUM_NBLOAD_WIDTH 3</span>
<a name="l-59"></a><span class="cp">`define RV_IFU_BUS_TAG 3</span>
<a name="l-60"></a><span class="cp">`define RV_LSU_BUS_TAG 4</span>
<a name="l-61"></a><span class="cp">`define RV_SB_BUS_TAG 1</span>
<a name="l-62"></a><span class="cp">`define RV_DMA_BUS_TAG 1</span>
<a name="l-63"></a><span class="cp">`define RV_DCCM_WIDTH_BITS 2</span>
<a name="l-64"></a><span class="cp">`define RV_DCCM_REGION 4&#39;hf</span>
<a name="l-65"></a><span class="cp">`define RV_DCCM_RESERVED &#39;h1000</span>
<a name="l-66"></a><span class="cp">`define RV_DCCM_SIZE 64</span>
<a name="l-67"></a><span class="cp">`define RV_DCCM_DATA_WIDTH 32</span>
<a name="l-68"></a><span class="cp">`define RV_DCCM_NUM_BANKS_8 </span>
<a name="l-69"></a><span class="cp">`define RV_DCCM_FDATA_WIDTH 39</span>
<a name="l-70"></a><span class="cp">`define RV_DCCM_BYTE_WIDTH 4</span>
<a name="l-71"></a><span class="cp">`define RV_DCCM_DATA_CELL ram_2048x39</span>
<a name="l-72"></a><span class="cp">`define RV_DCCM_ENABLE 1</span>
<a name="l-73"></a><span class="cp">`define RV_DCCM_BITS 16</span>
<a name="l-74"></a><span class="cp">`define RV_DCCM_OFFSET 28&#39;h40000</span>
<a name="l-75"></a><span class="cp">`define RV_DCCM_ECC_WIDTH 7</span>
<a name="l-76"></a><span class="cp">`define RV_DCCM_SIZE_64 </span>
<a name="l-77"></a><span class="cp">`define RV_DCCM_ROWS 2048</span>
<a name="l-78"></a><span class="cp">`define RV_DCCM_BANK_BITS 3</span>
<a name="l-79"></a><span class="cp">`define RV_DCCM_NUM_BANKS 8</span>
<a name="l-80"></a><span class="cp">`define RV_DCCM_INDEX_BITS 11</span>
<a name="l-81"></a><span class="cp">`define RV_LSU_SB_BITS 16</span>
<a name="l-82"></a><span class="cp">`define RV_DCCM_EADR 32&#39;hf004ffff</span>
<a name="l-83"></a><span class="cp">`define RV_DCCM_SADR 32&#39;hf0040000</span>
<a name="l-84"></a><span class="cp">`define RV_RESET_VEC &#39;h80000000</span>
<a name="l-85"></a><span class="cp">`define RV_RET_STACK_SIZE 4</span>
<a name="l-86"></a><span class="cp">`define RV_XLEN 32</span>
<a name="l-87"></a><span class="cp">`define RV_TARGET default</span>
<a name="l-88"></a><span class="cp">`define RV_BTB_BTAG_FOLD 1</span>
<a name="l-89"></a><span class="cp">`define RV_BTB_INDEX3_HI 9</span>
<a name="l-90"></a><span class="cp">`define RV_BTB_INDEX1_LO 4</span>
<a name="l-91"></a><span class="cp">`define RV_BTB_ADDR_HI 5</span>
<a name="l-92"></a><span class="cp">`define RV_BTB_ADDR_LO 4</span>
<a name="l-93"></a><span class="cp">`define RV_BTB_INDEX1_HI 5</span>
<a name="l-94"></a><span class="cp">`define RV_BTB_INDEX2_HI 7</span>
<a name="l-95"></a><span class="cp">`define RV_BTB_INDEX2_LO 6</span>
<a name="l-96"></a><span class="cp">`define RV_BTB_ARRAY_DEPTH 4</span>
<a name="l-97"></a><span class="cp">`define RV_BTB_BTAG_SIZE 9</span>
<a name="l-98"></a><span class="cp">`define RV_BTB_SIZE 32</span>
<a name="l-99"></a><span class="cp">`define RV_BTB_INDEX3_LO 8</span>
<a name="l-100"></a><span class="cp">`define RV_ICCM_NUM_BANKS 8</span>
<a name="l-101"></a><span class="cp">`define RV_ICCM_BITS 19</span>
<a name="l-102"></a><span class="cp">`define RV_ICCM_BANK_BITS 3</span>
<a name="l-103"></a><span class="cp">`define RV_ICCM_ROWS 16384</span>
<a name="l-104"></a><span class="cp">`define RV_ICCM_OFFSET 10&#39;he000000</span>
<a name="l-105"></a><span class="cp">`define RV_ICCM_REGION 4&#39;he</span>
<a name="l-106"></a><span class="cp">`define RV_ICCM_SADR 32&#39;hee000000</span>
<a name="l-107"></a><span class="cp">`define RV_ICCM_RESERVED &#39;h1000</span>
<a name="l-108"></a><span class="cp">`define RV_ICCM_DATA_CELL ram_16384x39</span>
<a name="l-109"></a><span class="cp">`define RV_ICCM_INDEX_BITS 14</span>
<a name="l-110"></a><span class="cp">`define RV_ICCM_NUM_BANKS_8 </span>
<a name="l-111"></a><span class="cp">`define RV_ICCM_SIZE 512</span>
<a name="l-112"></a><span class="cp">`define RV_ICCM_EADR 32&#39;hee07ffff</span>
<a name="l-113"></a><span class="cp">`define RV_ICCM_SIZE_512 </span>
<a name="l-114"></a><span class="cp">`define RV_ICACHE_SIZE 16</span>
<a name="l-115"></a><span class="cp">`define RV_ICACHE_TAG_HIGH 12</span>
<a name="l-116"></a><span class="cp">`define RV_ICACHE_IC_ROWS 256</span>
<a name="l-117"></a><span class="cp">`define RV_ICACHE_TADDR_HIGH 5</span>
<a name="l-118"></a><span class="cp">`define RV_ICACHE_TAG_LOW 6</span>
<a name="l-119"></a><span class="cp">`define RV_ICACHE_TAG_CELL ram_64x21</span>
<a name="l-120"></a><span class="cp">`define RV_ICACHE_IC_DEPTH 8</span>
<a name="l-121"></a><span class="cp">`define RV_ICACHE_IC_INDEX 8</span>
<a name="l-122"></a><span class="cp">`define RV_ICACHE_ENABLE 1</span>
<a name="l-123"></a><span class="cp">`define RV_ICACHE_DATA_CELL ram_256x34</span>
<a name="l-124"></a><span class="cp">`define RV_ICACHE_TAG_DEPTH 64</span>
<a name="l-125"></a><span class="cp">`define RV_EXTERNAL_PROG &#39;hb0000000</span>
<a name="l-126"></a><span class="cp">`define RV_EXTERNAL_DATA_1 &#39;h00000000</span>
<a name="l-127"></a><span class="cp">`define RV_DEBUG_SB_MEM &#39;hb0580000</span>
<a name="l-128"></a><span class="cp">`define RV_EXTERNAL_DATA &#39;hc0580000</span>
<a name="l-129"></a><span class="cp">`define RV_SERIALIO &#39;hd0580000</span>
<a name="l-130"></a><span class="cp">`define RV_NMI_VEC &#39;h11110000</span>
<a name="l-131"></a><span class="cp">`define RV_BHT_HASH_STRING {ghr[3:2] ^ {ghr[3+1], {4-1-2{1&#39;b0} } },hashin[5:4]^ghr[2-1:0]}</span>
<a name="l-132"></a><span class="cp">`define RV_BHT_ADDR_HI 7</span>
<a name="l-133"></a><span class="cp">`define RV_BHT_GHR_RANGE 4:0</span>
<a name="l-134"></a><span class="cp">`define RV_BHT_GHR_SIZE 5</span>
<a name="l-135"></a><span class="cp">`define RV_BHT_GHR_PAD2 fghr[4:3],2&#39;b0</span>
<a name="l-136"></a><span class="cp">`define RV_BHT_SIZE 128</span>
<a name="l-137"></a><span class="cp">`define RV_BHT_ADDR_LO 4</span>
<a name="l-138"></a><span class="cp">`define RV_BHT_ARRAY_DEPTH 16</span>
<a name="l-139"></a><span class="cp">`define RV_BHT_GHR_PAD fghr[4],3&#39;b0</span>
<a name="l-140"></a><span class="cp">`define RV_NUMIREGS 32</span>
<a name="l-141"></a><span class="cp">`define RV_PIC_BITS 15</span>
<a name="l-142"></a><span class="cp">`define RV_PIC_REGION 4&#39;hf</span>
<a name="l-143"></a><span class="cp">`define RV_PIC_INT_WORDS 1</span>
<a name="l-144"></a><span class="cp">`define RV_PIC_TOTAL_INT_PLUS1 9</span>
<a name="l-145"></a><span class="cp">`define RV_PIC_MEIP_OFFSET &#39;h1000</span>
<a name="l-146"></a><span class="cp">`define RV_PIC_BASE_ADDR 32&#39;hf00c0000</span>
<a name="l-147"></a><span class="cp">`define RV_PIC_MEIGWCTRL_OFFSET &#39;h4000</span>
<a name="l-148"></a><span class="cp">`define RV_PIC_MEIPL_OFFSET &#39;h0000</span>
<a name="l-149"></a><span class="cp">`define RV_PIC_TOTAL_INT 8</span>
<a name="l-150"></a><span class="cp">`define RV_PIC_SIZE 32</span>
<a name="l-151"></a><span class="cp">`define RV_PIC_MEIE_OFFSET &#39;h2000</span>
<a name="l-152"></a><span class="cp">`define RV_PIC_OFFSET 10&#39;hc0000</span>
<a name="l-153"></a><span class="cp">`define RV_PIC_MEIPT_OFFSET &#39;h3004</span>
<a name="l-154"></a><span class="cp">`define RV_PIC_MPICCFG_OFFSET &#39;h3000</span>
<a name="l-155"></a><span class="cp">`define RV_PIC_MEIGWCLR_OFFSET &#39;h5000</span>
<a name="l-156"></a><span class="cp">`define CLOCK_PERIOD 100</span>
<a name="l-157"></a><span class="cp">`define CPU_TOP `RV_TOP.swerv</span>
<a name="l-158"></a><span class="cp">`define TOP tb_top</span>
<a name="l-159"></a><span class="cp">`define RV_BUILD_AHB_LITE 1</span>
<a name="l-160"></a><span class="cp">`define RV_TOP `TOP.rvtop</span>
<a name="l-161"></a><span class="cp">`define DATAWIDTH 64</span>
<a name="l-162"></a><span class="cp">`define RV_STERR_ROLLBACK 0</span>
<a name="l-163"></a><span class="cp">`define RV_EXT_ADDRWIDTH 32</span>
<a name="l-164"></a><span class="cp">`define RV_EXT_DATAWIDTH 64</span>
<a name="l-165"></a><span class="cp">`define SDVT_AHB 1</span>
<a name="l-166"></a><span class="cp">`define RV_LDERR_ROLLBACK 1</span>
<a name="l-167"></a><span class="cp">`define ASSERT_ON </span>
<a name="l-168"></a><span class="cp">`define TEC_RV_ICG clockhdr</span>
<a name="l-169"></a><span class="cp">`define REGWIDTH 32</span>
<a name="l-170"></a><span class="no">`undef</span> <span class="no">ASSERT_ON</span>
</pre></div>
</td></tr></table>
  </body>
</html>