/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  wire [13:0] _01_;
  wire [4:0] _02_;
  wire [17:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[54:43] + in_data[82:71];
  assign celloutsig_0_14z = { in_data[49:47], _00_[10:5], celloutsig_0_0z, celloutsig_0_12z } + _01_;
  assign celloutsig_0_17z = { _01_[1:0], _02_[2:1], celloutsig_0_16z } + { _00_[8:7], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z };
  reg [17:0] _08_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 18'h00000;
    else _08_ <= { in_data[48:37], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign { _03_[17], _01_, _02_[2:1], _03_[0] } = _08_;
  reg [5:0] _09_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 6'h00;
    else _09_ <= { _01_[8:6], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z };
  assign _00_[10:5] = _09_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= in_data[148:146];
  assign celloutsig_0_0z = in_data[65:33] === in_data[72:40];
  assign celloutsig_1_10z = celloutsig_1_7z === celloutsig_1_8z;
  assign celloutsig_0_16z = celloutsig_0_1z[11:2] === celloutsig_0_14z[12:3];
  assign celloutsig_1_1z = in_data[115:104] === { in_data[128:123], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[181:179] === { in_data[191:190], celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[183:176], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z, _04_ } && { _04_[2], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_1z[11:9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } && { celloutsig_0_1z[8:5], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_3z[12], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_11z } && { celloutsig_1_13z[5:0], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_17z };
  assign celloutsig_0_5z = in_data[62:56] && in_data[8:2];
  assign celloutsig_0_8z = { celloutsig_0_1z[5], celloutsig_0_6z, celloutsig_0_3z } && celloutsig_0_7z[3:1];
  assign celloutsig_0_9z = { in_data[30:29], celloutsig_0_2z } && { celloutsig_0_1z[8], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_22z = { in_data[77:68], celloutsig_0_7z, _00_[10:5] } && { _03_[17], _01_, _02_[2:1], _03_[0], celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[119:117] && { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_12z = { _04_, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z, _04_ } % { 1'h1, celloutsig_1_0z[3], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_12z[8:3] % { 1'h1, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_1_18z = { in_data[182:176], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_15z } % { 1'h1, in_data[186:178], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[33:8] % { 1'h1, in_data[46:41], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z } % { 1'h1, celloutsig_0_7z[22:20] };
  assign celloutsig_1_0z = in_data[135:130] % { 1'h1, in_data[158:154] };
  assign celloutsig_1_16z = in_data[154:127] !== { in_data[153:145], celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_9z, _04_, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_13z[4:0] !== in_data[175:171];
  assign celloutsig_0_20z = celloutsig_0_7z[25:19] !== { celloutsig_0_14z[6], celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_23z = { _00_[10:7], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_15z } !== { _01_[13:12], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_1_6z = in_data[101:97] !== { celloutsig_1_3z[5:2], celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_3z[9:7], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, _04_, _04_ } !== { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, _04_, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_3z[11:7], celloutsig_1_6z, celloutsig_1_6z } | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z } | celloutsig_0_14z[8:6];
  assign celloutsig_1_3z = { in_data[138:133], celloutsig_1_2z, celloutsig_1_0z } | { in_data[186:175], celloutsig_1_2z };
  assign celloutsig_1_9z = ~^ { in_data[151:137], celloutsig_1_4z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z[11:2], celloutsig_0_3z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_14z[7:4], celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_2z = ~^ celloutsig_0_1z[5:3];
  assign celloutsig_1_2z = ~^ celloutsig_1_0z;
  assign celloutsig_0_3z = ~^ { in_data[75:72], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _00_[13:11], _00_[4:0] } = { in_data[49:47], celloutsig_0_0z, celloutsig_0_12z };
  assign { _02_[4:3], _02_[0] } = { _01_[1:0], celloutsig_0_16z };
  assign _03_[16:1] = { _01_, _02_[2:1] };
  assign { out_data[144:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
