(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "hardware_interface")
  (DATE "Fri Dec  5 23:43:11 2014")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "K.39")
  (DIVIDER /)
  (VOLTAGE 0.95)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_25\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_3\/Mcount_count_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_24\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_23\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/Mcount_count_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_2\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_29\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_3\/Mcount_count_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_28\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_27\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_26\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_33\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_3\/Mcount_count_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_32\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_31\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_30\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_37\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_3\/Mcount_count_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_36\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_35\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_34\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<19\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_3\/Mcount_count_xor\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<18\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_40\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_39\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_3\/count_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_38\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<3\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_63\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<2\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_64\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<1\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_65\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_102\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<7\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_59\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<6\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_60\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<5\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_61\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<4\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_62\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<11\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_55\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<10\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_56\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<9\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_57\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<8\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_58\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<15\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_51\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<14\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_52\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<13\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_53\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<12\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_54\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<19\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_47\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<18\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_48\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<17\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_49\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<16\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_50\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<23\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_43\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<22\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_44\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<21\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_45\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<20\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_46\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<27\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_39\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<26\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_40\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<25\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_41\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<24\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_42\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>\/best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>\/best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>\/best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>\/best_hazor\/laser_beta_IO\/beta_timer1\/count_out_addsub0000\<31\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<31\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_xor\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<30\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_36\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<29\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_37\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<28\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_38\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<3\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_30\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<2\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_31\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<1\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_32\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_101\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<7\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_26\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<6\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_27\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<5\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_28\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<4\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_29\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<11\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_22\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<10\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_23\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<9\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_24\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<8\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_25\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<15\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_18\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<14\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_19\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<13\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_20\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<12\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_21\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<19\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_14\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<18\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_15\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<17\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_16\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<16\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_17\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<23\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_10\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<22\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_11\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<21\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_12\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<20\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_13\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>\/best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<27\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_6\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_cy\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<26\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_7\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<25\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_8\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<24\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_9\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE best_hazor\/cpu_physics\/a\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (95:103:103)(95:103:103))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<22\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<21\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_cy\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<26\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<24\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/addsub\<31\>\/best_hazor\/cpu_physics\/addsub\<31\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/addsub\<31\>\/best_hazor\/cpu_physics\/addsub\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/addsub\<31\>\/best_hazor\/cpu_physics\/addsub\<31\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/addsub\<31\>\/best_hazor\/cpu_physics\/addsub\<31\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_xor\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<30\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<29\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<28\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<5\>\/best_hazor\/cpu_laser\/pc_inc\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<5\>\/best_hazor\/cpu_laser\/pc_inc\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<5\>\/best_hazor\/cpu_laser\/pc_inc\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<5\>\/best_hazor\/cpu_laser\/pc_inc\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_136\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_cy\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_135\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_134\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_lut\<2\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_70\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<9\>\/best_hazor\/cpu_laser\/pc_inc\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<9\>\/best_hazor\/cpu_laser\/pc_inc\<9\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<9\>\/best_hazor\/cpu_laser\/pc_inc\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<9\>\/best_hazor\/cpu_laser\/pc_inc\<9\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_140\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_cy\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_139\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_138\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_137\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<13\>\/best_hazor\/cpu_laser\/pc_inc\<13\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<13\>\/best_hazor\/cpu_laser\/pc_inc\<13\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<13\>\/best_hazor\/cpu_laser\/pc_inc\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<13\>\/best_hazor\/cpu_laser\/pc_inc\<13\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_144\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_cy\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_143\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_142\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_141\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<17\>\/best_hazor\/cpu_laser\/pc_inc\<17\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<17\>\/best_hazor\/cpu_laser\/pc_inc\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<17\>\/best_hazor\/cpu_laser\/pc_inc\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<17\>\/best_hazor\/cpu_laser\/pc_inc\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_148\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_cy\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_147\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_146\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_145\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<21\>\/best_hazor\/cpu_laser\/pc_inc\<21\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<21\>\/best_hazor\/cpu_laser\/pc_inc\<21\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<21\>\/best_hazor\/cpu_laser\/pc_inc\<21\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<21\>\/best_hazor\/cpu_laser\/pc_inc\<21\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<21\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_152\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_cy\<21\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<20\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_151\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<19\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_150\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<18\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_149\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<25\>\/best_hazor\/cpu_laser\/pc_inc\<25\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<25\>\/best_hazor\/cpu_laser\/pc_inc\<25\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<25\>\/best_hazor\/cpu_laser\/pc_inc\<25\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<25\>\/best_hazor\/cpu_laser\/pc_inc\<25\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<25\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_156\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_cy\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<24\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_155\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<23\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_154\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<22\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_153\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<29\>\/best_hazor\/cpu_laser\/pc_inc\<29\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<29\>\/best_hazor\/cpu_laser\/pc_inc\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<29\>\/best_hazor\/cpu_laser\/pc_inc\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<29\>\/best_hazor\/cpu_laser\/pc_inc\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<29\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_160\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_cy\<29\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<28\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_159\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<27\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_158\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<26\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_157\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc\<30\>\/best_hazor\/cpu_laser\/pc_inc\<30\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_npc_inc_Madd_xor\<30\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc\<30\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE best_hazor\/cpu_laser\/a\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (95:103:103)(95:103:103))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<22\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<21\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>\/best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_cy\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH DI[3] CO[3] (168:183:183)(168:183:183))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<26\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<24\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/addsub\<31\>\/best_hazor\/cpu_laser\/addsub\<31\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/addsub\<31\>\/best_hazor\/cpu_laser\/addsub\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/addsub\<31\>\/best_hazor\/cpu_laser\/addsub\<31\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/addsub\<31\>\/best_hazor\/cpu_laser\/addsub\<31\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_xor\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (167:182:182)(167:182:182))
          (IOPATH DI[0] CO[1] (290:315:315)(290:315:315))
          (IOPATH DI[0] CO[2] (340:369:369)(340:369:369))
          (IOPATH DI[0] CO[3] (293:318:318)(293:318:318))
          (IOPATH DI[0] O[1] (190:206:206)(190:206:206))
          (IOPATH DI[0] O[2] (324:352:352)(324:352:352))
          (IOPATH DI[0] O[3] (356:387:387)(356:387:387))
          (IOPATH DI[1] CO[1] (225:244:244)(225:244:244))
          (IOPATH DI[1] CO[2] (274:298:298)(274:298:298))
          (IOPATH DI[1] CO[3] (227:247:247)(227:247:247))
          (IOPATH DI[1] O[2] (259:281:281)(259:281:281))
          (IOPATH DI[1] O[3] (311:338:338)(311:338:338))
          (IOPATH DI[2] CO[2] (177:192:192)(177:192:192))
          (IOPATH DI[2] CO[3] (172:187:187)(172:187:187))
          (IOPATH DI[2] O[3] (207:225:225)(207:225:225))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<30\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<29\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<28\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_5\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_2\/Mcount_count_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_4\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_3\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/Mcount_count_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_9\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_2\/Mcount_count_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_8\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_7\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_6\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_13\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_2\/Mcount_count_cy\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_12\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_11\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_10\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_17\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_2\/Mcount_count_cy\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_16\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_15\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_14\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<19\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (PORT SRST (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE db_2\/Mcount_count_xor\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<18\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_20\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (133:144:144)(133:144:144))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_19\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE db_2\/count_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_18\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<5\>\/best_hazor\/cpu_physics\/pc_inc\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<5\>\/best_hazor\/cpu_physics\/pc_inc\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<5\>\/best_hazor\/cpu_physics\/pc_inc\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<5\>\/best_hazor\/cpu_physics\/pc_inc\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_107\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_cy\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CYINIT CO[0] (255:277:277)(255:277:277))
          (IOPATH CYINIT CO[1] (316:343:343)(316:343:343))
          (IOPATH CYINIT CO[2] (364:396:396)(364:396:396))
          (IOPATH CYINIT CO[3] (318:346:346)(318:346:346))
          (IOPATH CYINIT O[0] (227:247:247)(227:247:247))
          (IOPATH CYINIT O[1] (273:297:297)(273:297:297))
          (IOPATH CYINIT O[2] (350:380:380)(350:380:380))
          (IOPATH CYINIT O[3] (401:436:436)(401:436:436))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_106\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_105\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_lut\<2\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_69\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<9\>\/best_hazor\/cpu_physics\/pc_inc\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<9\>\/best_hazor\/cpu_physics\/pc_inc\<9\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<9\>\/best_hazor\/cpu_physics\/pc_inc\<9\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<9\>\/best_hazor\/cpu_physics\/pc_inc\<9\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_111\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_cy\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_110\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_109\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_108\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<13\>\/best_hazor\/cpu_physics\/pc_inc\<13\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<13\>\/best_hazor\/cpu_physics\/pc_inc\<13\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<13\>\/best_hazor\/cpu_physics\/pc_inc\<13\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<13\>\/best_hazor\/cpu_physics\/pc_inc\<13\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_115\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_cy\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_114\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_113\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_112\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<17\>\/best_hazor\/cpu_physics\/pc_inc\<17\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<17\>\/best_hazor\/cpu_physics\/pc_inc\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<17\>\/best_hazor\/cpu_physics\/pc_inc\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<17\>\/best_hazor\/cpu_physics\/pc_inc\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<17\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_119\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_cy\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<16\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_118\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_117\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_116\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<21\>\/best_hazor\/cpu_physics\/pc_inc\<21\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<21\>\/best_hazor\/cpu_physics\/pc_inc\<21\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<21\>\/best_hazor\/cpu_physics\/pc_inc\<21\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<21\>\/best_hazor\/cpu_physics\/pc_inc\<21\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<21\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_123\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_cy\<21\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<20\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_122\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<19\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_121\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<18\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_120\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<25\>\/best_hazor\/cpu_physics\/pc_inc\<25\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<25\>\/best_hazor\/cpu_physics\/pc_inc\<25\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<25\>\/best_hazor\/cpu_physics\/pc_inc\<25\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<25\>\/best_hazor\/cpu_physics\/pc_inc\<25\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<25\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_127\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_cy\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<24\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_126\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<23\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_125\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<22\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_124\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<29\>\/best_hazor\/cpu_physics\/pc_inc\<29\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<29\>\/best_hazor\/cpu_physics\/pc_inc\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<29\>\/best_hazor\/cpu_physics\/pc_inc\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<29\>\/best_hazor\/cpu_physics\/pc_inc\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (20:22:22)(20:22:22))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<29\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_131\.SLICEL_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (18:20:20)(18:20:20))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_cy\<29\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH DI[3] CO[3] (117:127:127)(117:127:127))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<28\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_130\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<27\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_129\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<26\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_V_OBUF_1_128\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE AUDIO_SYNC_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1964:2138:2138))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_GPIO1_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1983:2161:2161))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_C\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_C_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (693:729:729))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_RESET_B_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2028:2213:2213))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_E\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_E_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (683:717:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_N\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_N_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (670:701:701))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_S\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_S_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (669:701:701))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_W\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_SW_W_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (682:715:715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SCL_MAIN\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SCL_MAIN_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (659:688:688))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE CLK_27MHZ_FPGA\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE CLK_27MHZ_FPGA_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (635:661:661))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_H_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2008:2190:2190))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_V_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2020:2203:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D10_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2025:2210:2210))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D11_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2017:2199:2199))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE AUDIO_SDATA_IN\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE AUDIO_SDATA_IN_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (628:653:653))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_2_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2043:2231:2231))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_4_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2046:2233:2233))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_6_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2042:2229:2229))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_8_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2039:2226:2226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SCL_VIDEO\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SCL_VIDEO_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (621:645:645))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE AUDIO_BIT_CLK_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1965:2139:2139))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_XCLK_N_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2030:2215:2215))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_XCLK_P_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2019:2202:2202))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW1\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW1_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (618:641:641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW2\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW2_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (635:660:660))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW3\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW3_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (624:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW4\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW4_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (632:657:657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW5\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW5_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (623:647:647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW6\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW6_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (622:646:646))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW7\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW7_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (611:633:633))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW8\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE GPIO_DIP_SW8_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (609:631:631))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D0_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1965:2139:2139))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D1_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1975:2151:2151))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D2_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2022:2206:2206))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D3_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2024:2208:2208))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D4_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1966:2140:2140))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D5_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1972:2147:2147))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D6_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2009:2191:2191))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D7_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2014:2196:2196))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D8_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1965:2139:2139))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_D9_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1960:2133:2133))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE DVI_DE_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1976:2152:2152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE USER_CLK\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE USER_CLK_IBUFG)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (658:687:687))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SDA_MAIN\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SDA_MAIN_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (653:682:682))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_0_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1972:2147:2147))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_1_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1953:2125:2125))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_2_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1996:2176:2176))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_3_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1950:2122:2122))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_4_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1987:2165:2165))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_5_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1946:2117:2117))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_6_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1941:2111:2111))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE GPIO_LED_7_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1945:2116:2116))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_10_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2042:2229:2229))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_20_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2013:2195:2195))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_12_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2034:2220:2220))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_30_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2006:2187:2187))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_22_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2004:2185:2185))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_14_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2032:2217:2217))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_32_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1999:2179:2179))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_24_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2014:2196:2196))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_16_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2029:2214:2214))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_40_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2030:2215:2215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_50\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_50_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (719:759:759))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_34_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1992:2171:2171))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_26_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2017:2200:2200))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_42_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2034:2220:2220))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_18_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2020:2203:2203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_60\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_60_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (733:775:775))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_52\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_52_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (721:761:761))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_44\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_44_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (723:763:763))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_36_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2039:2226:2226))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_28_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2018:2201:2201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_62\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_62_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (730:772:772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_54\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_54_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (721:762:762))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_46\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_46_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (726:767:767))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE HDR1_38_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2022:2206:2206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_64\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_64_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (731:772:772))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_56\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_56_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (733:775:775))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_48\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_48_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (710:748:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_58\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE HDR1_58_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (715:755:755))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SDA_VIDEO\/IMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IIC_SDA_VIDEO_IBUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (637:663:663))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE AUDIO_SDATA_OUT_OBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1990:2168:2168))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB18SDP")
    (INSTANCE best_hazor\/physics_shared_memory\/shared_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v5_init\.ram\/SDP\.WIDE_PRIM18\.TDP)
      (DELAY
        (ABSOLUTE
          (PORT DIP[0] ( 0 )( 0 ))
          (PORT DIP[1] ( 0 )( 0 ))
          (PORT DIP[2] ( 0 )( 0 ))
          (PORT DIP[3] ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[10] ( 0 )( 0 ))
          (PORT DI[11] ( 0 )( 0 ))
          (PORT DI[12] ( 0 )( 0 ))
          (PORT DI[13] ( 0 )( 0 ))
          (PORT DI[14] ( 0 )( 0 ))
          (PORT DI[15] ( 0 )( 0 ))
          (PORT DI[16] ( 0 )( 0 ))
          (PORT DI[17] ( 0 )( 0 ))
          (PORT DI[18] ( 0 )( 0 ))
          (PORT DI[19] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[20] ( 0 )( 0 ))
          (PORT DI[21] ( 0 )( 0 ))
          (PORT DI[22] ( 0 )( 0 ))
          (PORT DI[23] ( 0 )( 0 ))
          (PORT DI[24] ( 0 )( 0 ))
          (PORT DI[25] ( 0 )( 0 ))
          (PORT DI[26] ( 0 )( 0 ))
          (PORT DI[27] ( 0 )( 0 ))
          (PORT DI[28] ( 0 )( 0 ))
          (PORT DI[29] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT DI[30] ( 0 )( 0 ))
          (PORT DI[31] ( 0 )( 0 ))
          (PORT DI[4] ( 0 )( 0 ))
          (PORT DI[5] ( 0 )( 0 ))
          (PORT DI[6] ( 0 )( 0 ))
          (PORT DI[7] ( 0 )( 0 ))
          (PORT DI[8] ( 0 )( 0 ))
          (PORT DI[9] ( 0 )( 0 ))
          (PORT RDADDR[4] ( 0 )( 0 ))
          (PORT RDADDR[5] ( 0 )( 0 ))
          (PORT RDADDR[6] ( 0 )( 0 ))
          (PORT RDADDR[7] ( 0 )( 0 ))
          (PORT RDADDR[8] ( 0 )( 0 ))
          (PORT RDADDR[0] ( 0 )( 0 ))
          (PORT RDADDR[1] ( 0 )( 0 ))
          (PORT RDADDR[2] ( 0 )( 0 ))
          (PORT RDADDR[3] ( 0 )( 0 ))
          (PORT RDCLK ( 0 )( 0 ))
          (PORT RDEN ( 0 )( 0 ))
          (PORT REGCE ( 0 )( 0 ))
          (PORT SSR ( 0 )( 0 ))
          (PORT WE[0] ( 0 )( 0 ))
          (PORT WE[1] ( 0 )( 0 ))
          (PORT WE[2] ( 0 )( 0 ))
          (PORT WE[3] ( 0 )( 0 ))
          (PORT WRADDR[4] ( 0 )( 0 ))
          (PORT WRADDR[5] ( 0 )( 0 ))
          (PORT WRADDR[6] ( 0 )( 0 ))
          (PORT WRADDR[7] ( 0 )( 0 ))
          (PORT WRADDR[8] ( 0 )( 0 ))
          (PORT WRADDR[0] ( 0 )( 0 ))
          (PORT WRADDR[1] ( 0 )( 0 ))
          (PORT WRADDR[2] ( 0 )( 0 ))
          (PORT WRADDR[3] ( 0 )( 0 ))
          (PORT WRCLK ( 0 )( 0 ))
          (PORT WREN ( 0 )( 0 ))
          (IOPATH RDCLK DOP[0] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DOP[1] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DOP[2] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DOP[3] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[0] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[1] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[10] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[11] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[12] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[13] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[14] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[15] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[16] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[17] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[18] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[19] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[2] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[20] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[21] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[22] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[23] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[24] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[25] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[26] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[27] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[28] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[29] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[3] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[30] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[31] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[4] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[5] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[6] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[7] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[8] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[9] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge DIP[0]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[0]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DIP[1]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[1]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DIP[2]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[2]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DIP[3]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[3]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[0]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[0]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[1]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[1]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[10]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[10]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[11]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[11]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[12]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[12]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[13]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[13]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[14]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[14]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[15]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[15]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[16]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[16]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[17]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[17]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[18]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[18]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[19]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[19]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[2]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[2]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[20]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[20]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[21]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[21]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[22]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[22]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[23]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[23]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[24]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[24]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[25]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[25]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[26]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[26]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[27]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[27]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[28]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[28]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[29]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[29]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[3]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[3]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[30]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[30]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[31]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[31]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[4]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[4]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[5]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[5]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[6]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[6]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[7]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[7]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[8]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[8]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DI[9]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DI[9]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge WE[0]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(negedge WE[0]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(posedge WE[1]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(negedge WE[1]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(posedge WE[2]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(negedge WE[2]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(posedge WE[3]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(negedge WE[3]) (posedge WRCLK) (432)(160))
        (SETUPHOLD(posedge WRADDR[4]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[4]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[5]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[5]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[6]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[6]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[7]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[7]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[8]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[8]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[0]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[0]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[1]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[1]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[2]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[2]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[3]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[3]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WREN) (posedge WRCLK) (311)(150))
        (SETUPHOLD(negedge WREN) (posedge WRCLK) (311)(150))
        (SETUPHOLD(posedge RDADDR[4]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[4]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[5]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[5]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[6]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[6]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[7]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[7]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[8]) (posedge RDCLK) (222)(240))
        (SETUPHOLD(negedge RDADDR[8]) (posedge RDCLK) (222)(240))
        (SETUPHOLD(posedge RDADDR[0]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[0]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[1]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[1]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[2]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[2]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[3]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[3]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDEN) (posedge RDCLK) (311)(150))
        (SETUPHOLD(negedge RDEN) (posedge RDCLK) (311)(150))
        (SETUPHOLD(posedge SSR) (posedge RDCLK) (167)(225))
        (SETUPHOLD(negedge SSR) (posedge RDCLK) (167)(225))
      )
  )
  (CELL (CELLTYPE "X_RAMB18SDP")
    (INSTANCE best_hazor\/laser_shared_memory\/shared_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v5_init\.ram\/SDP\.WIDE_PRIM18\.TDP)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[10] ( 0 )( 0 ))
          (PORT DI[11] ( 0 )( 0 ))
          (PORT DI[12] ( 0 )( 0 ))
          (PORT DI[13] ( 0 )( 0 ))
          (PORT DI[14] ( 0 )( 0 ))
          (PORT DI[15] ( 0 )( 0 ))
          (PORT DI[16] ( 0 )( 0 ))
          (PORT DI[17] ( 0 )( 0 ))
          (PORT DI[18] ( 0 )( 0 ))
          (PORT DI[19] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[20] ( 0 )( 0 ))
          (PORT DI[21] ( 0 )( 0 ))
          (PORT DI[22] ( 0 )( 0 ))
          (PORT DI[23] ( 0 )( 0 ))
          (PORT DI[24] ( 0 )( 0 ))
          (PORT DI[25] ( 0 )( 0 ))
          (PORT DI[26] ( 0 )( 0 ))
          (PORT DI[27] ( 0 )( 0 ))
          (PORT DI[28] ( 0 )( 0 ))
          (PORT DI[29] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT DI[30] ( 0 )( 0 ))
          (PORT DI[31] ( 0 )( 0 ))
          (PORT DI[4] ( 0 )( 0 ))
          (PORT DI[5] ( 0 )( 0 ))
          (PORT DI[6] ( 0 )( 0 ))
          (PORT DI[7] ( 0 )( 0 ))
          (PORT DI[8] ( 0 )( 0 ))
          (PORT DI[9] ( 0 )( 0 ))
          (PORT DIP[0] ( 0 )( 0 ))
          (PORT DIP[1] ( 0 )( 0 ))
          (PORT DIP[2] ( 0 )( 0 ))
          (PORT DIP[3] ( 0 )( 0 ))
          (PORT RDADDR[4] ( 0 )( 0 ))
          (PORT RDADDR[5] ( 0 )( 0 ))
          (PORT RDADDR[6] ( 0 )( 0 ))
          (PORT RDADDR[7] ( 0 )( 0 ))
          (PORT RDADDR[8] ( 0 )( 0 ))
          (PORT RDADDR[0] ( 0 )( 0 ))
          (PORT RDADDR[1] ( 0 )( 0 ))
          (PORT RDADDR[2] ( 0 )( 0 ))
          (PORT RDADDR[3] ( 0 )( 0 ))
          (PORT RDCLK ( 0 )( 0 ))
          (PORT RDEN ( 0 )( 0 ))
          (PORT REGCE ( 0 )( 0 ))
          (PORT SSR ( 0 )( 0 ))
          (PORT WE[0] ( 0 )( 0 ))
          (PORT WE[1] ( 0 )( 0 ))
          (PORT WE[2] ( 0 )( 0 ))
          (PORT WE[3] ( 0 )( 0 ))
          (PORT WRADDR[4] ( 0 )( 0 ))
          (PORT WRADDR[5] ( 0 )( 0 ))
          (PORT WRADDR[6] ( 0 )( 0 ))
          (PORT WRADDR[7] ( 0 )( 0 ))
          (PORT WRADDR[8] ( 0 )( 0 ))
          (PORT WRADDR[0] ( 0 )( 0 ))
          (PORT WRADDR[1] ( 0 )( 0 ))
          (PORT WRADDR[2] ( 0 )( 0 ))
          (PORT WRADDR[3] ( 0 )( 0 ))
          (PORT WRCLK ( 0 )( 0 ))
          (PORT WREN ( 0 )( 0 ))
          (IOPATH RDCLK DO[0] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[1] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[10] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[11] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[12] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[13] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[14] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[15] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[16] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[17] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[18] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[19] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[2] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[20] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[21] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[22] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[23] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[24] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[25] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[26] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[27] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[28] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[29] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[3] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[30] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[31] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[4] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[5] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[6] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[7] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[8] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DO[9] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DOP[0] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DOP[1] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DOP[2] (380:1750:1750)(380:1750:1750))
          (IOPATH RDCLK DOP[3] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge DI[0]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[0]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[1]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[1]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[10]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[10]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[11]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[11]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[12]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[12]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[13]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[13]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[14]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[14]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[15]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[15]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[16]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[16]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[17]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[17]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[18]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[18]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[19]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[19]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[2]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[2]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[20]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[20]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[21]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[21]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[22]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[22]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[23]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[23]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[24]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[24]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[25]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[25]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[26]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[26]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[27]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[27]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[28]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[28]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[29]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[29]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[3]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[3]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[30]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[30]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[31]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[31]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[4]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[4]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[5]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[5]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[6]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[6]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[7]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[7]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[8]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[8]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DI[9]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(negedge DI[9]) (posedge WRCLK) (270:270:380)(276))
        (SETUPHOLD(posedge DIP[0]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[0]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DIP[1]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[1]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DIP[2]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[2]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge DIP[3]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(negedge DIP[3]) (posedge WRCLK) (270)(276))
        (SETUPHOLD(posedge WE[0]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(negedge WE[0]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(posedge WE[1]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(negedge WE[1]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(posedge WE[2]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(negedge WE[2]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(posedge WE[3]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(negedge WE[3]) (posedge WRCLK) (432:432:542)(160))
        (SETUPHOLD(posedge WRADDR[4]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[4]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WRADDR[5]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[5]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WRADDR[6]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[6]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WRADDR[7]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[7]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WRADDR[8]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(negedge WRADDR[8]) (posedge WRCLK) (222)(240))
        (SETUPHOLD(posedge WRADDR[0]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[0]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WRADDR[1]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[1]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WRADDR[2]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[2]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WRADDR[3]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(negedge WRADDR[3]) (posedge WRCLK) (222:222:332)(240))
        (SETUPHOLD(posedge WREN) (posedge WRCLK) (311)(150))
        (SETUPHOLD(negedge WREN) (posedge WRCLK) (311)(150))
        (SETUPHOLD(posedge RDADDR[4]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[4]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[5]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[5]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[6]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[6]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[7]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[7]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[8]) (posedge RDCLK) (222)(240))
        (SETUPHOLD(negedge RDADDR[8]) (posedge RDCLK) (222)(240))
        (SETUPHOLD(posedge RDADDR[0]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[0]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[1]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[1]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[2]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[2]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDADDR[3]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(negedge RDADDR[3]) (posedge RDCLK) (222:222:332)(240))
        (SETUPHOLD(posedge RDEN) (posedge RDCLK) (311)(150))
        (SETUPHOLD(negedge RDEN) (posedge RDCLK) (311)(150))
        (SETUPHOLD(posedge SSR) (posedge RDCLK) (167)(225))
        (SETUPHOLD(negedge SSR) (posedge RDCLK) (167)(225))
      )
  )
  (CELL (CELLTYPE "X_RAMB18")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM18\.SP)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT SSRA ( 0 )( 0 ))
          (PORT SSRB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[10] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[11] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[12] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[13] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[14] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[15] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[7] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[8] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[9] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOPA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[10] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[11] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[12] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[13] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[14] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[15] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[7] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[8] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[9] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOPB[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOPB[1] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (1818))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (311)(150))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (311)(150))
        (SETUPHOLD(posedge SSRA) (posedge CLKA) (167)(225))
        (SETUPHOLD(negedge SSRA) (posedge CLKA) (167)(225))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (432:432:542)(160))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (432:432:542)(160))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (432:432:542)(160))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (432:432:542)(160))
        (PERIOD (posedge CLKB) (1818))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (311)(150))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (311)(150))
        (SETUPHOLD(posedge SSRB) (posedge CLKB) (167)(225))
        (SETUPHOLD(negedge SSRB) (posedge CLKB) (167)(225))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (432)(160))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (432)(160))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (432)(160))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (432)(160))
      )
  )
  (CELL (CELLTYPE "X_RAMB18")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM18\.SP)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[0] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[1] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRB[0] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[1] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIB[0] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT SSRA ( 0 )( 0 ))
          (PORT SSRB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[10] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[11] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[12] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[13] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[14] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[15] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[7] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[8] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOA[9] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKA DOPA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[10] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[11] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[12] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[13] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[14] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[15] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[7] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[8] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOB[9] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOPB[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKB DOPB[1] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (1818))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (270)(276))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (311)(150))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (311)(150))
        (SETUPHOLD(posedge SSRA) (posedge CLKA) (167)(225))
        (SETUPHOLD(negedge SSRA) (posedge CLKA) (167)(225))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (432:432:542)(160))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (432:432:542)(160))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (432:432:542)(160))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (432:432:542)(160))
        (PERIOD (posedge CLKB) (1818))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (222)(240))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (270)(276))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (311)(150))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (311)(150))
        (SETUPHOLD(posedge SSRB) (posedge CLKB) (167)(225))
        (SETUPHOLD(negedge SSRB) (posedge CLKB) (167)(225))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (432)(160))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (432)(160))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (432)(160))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (432)(160))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[9\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[8\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[7\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[6\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[5\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[4\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[3\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[14\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[13\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[12\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[11\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[10\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[2] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[4] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[6] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOPA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[3] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[5] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[7] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311:311:421)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[2\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBLINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKBUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKALINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP\/REGCLKAUINV)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB36_EXP")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/ramloop\[1\]\.ram\.r\/v5_init\.ram\/SP\.SINGLE_PRIM36\.SP)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAL DOA[0] (380:1750:1750)(380:1750:1750))
          (IOPATH CLKAL DOA[1] (380:1750:1750)(380:1750:1750))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[1]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[10]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[11]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[12]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[13]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[14]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[2]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[3]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[4]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[5]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[6]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[7]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[8]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(negedge ADDRAL[9]) (posedge CLKAL) (222:222:332)(240))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(negedge ENAL) (posedge CLKAL) (311)(150))
        (SETUPHOLD(posedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(negedge SSRAL) (posedge CLKAL) (167)(225))
        (SETUPHOLD(posedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[0]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[1]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[2]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(negedge WEAL[3]) (posedge CLKAL) (432:432:542)(160))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKAL) (270:270:380)(276))
        (SETUPHOLD(posedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[1]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[10]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[11]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[12]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[13]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[14]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[2]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[3]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[4]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[5]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[6]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[7]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[8]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(negedge ADDRBL[9]) (posedge CLKBL) (222)(240))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(negedge ENBL) (posedge CLKBL) (311)(150))
        (SETUPHOLD(posedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(negedge SSRBL) (posedge CLKBL) (167)(225))
        (SETUPHOLD(posedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[0]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[1]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[2]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[3]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[4]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[5]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[6]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(negedge WEBL[7]) (posedge CLKBL) (432)(160))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKBL) (270)(276))
        (SETUPHOLD(posedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(negedge REGCEAL) (posedge REGCLKAL) (150)(215))
        (SETUPHOLD(posedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (SETUPHOLD(negedge REGCEBL) (posedge REGCLKBL) (150)(215))
        (PERIOD (posedge CLKAL) (1818))
        (PERIOD (posedge CLKBL) (1818))
      )
  )
  (CELL (CELLTYPE "X_DSP48E")
    (INSTANCE best_hazor\/cpu_physics\/mpy\/Mmult_mult)
      (DELAY
        (ABSOLUTE
          (IOPATH A[29:0] P[47:0] (2460:2645:2645)(2460:2645:2645))
          (IOPATH ALUMODE[3:0] P[47:0] (1430:1538:1538)(1430:1538:1538))
          (IOPATH B[17:0] P[47:0] (2460:2645:2645)(2460:2645:2645))
          (IOPATH C[47:0] P[47:0] (1389:1493:1493)(1389:1493:1493))
          (IOPATH CARRYIN P[47:0] (1331:1431:1431)(1331:1431:1431))
          (IOPATH CARRYINSEL[2:0] P[47:0] (1264:1359:1359)(1264:1359:1359))
          (IOPATH OPMODE[6:0] P[47:0] (1654:1778:1778)(1654:1778:1778))
        )
      )
  )
  (CELL (CELLTYPE "X_DSP48E")
    (INSTANCE best_hazor\/cpu_laser\/mpy\/Mmult_mult)
      (DELAY
        (ABSOLUTE
          (IOPATH A[29:0] P[47:0] (2460:2645:2645)(2460:2645:2645))
          (IOPATH ALUMODE[3:0] P[47:0] (1430:1538:1538)(1430:1538:1538))
          (IOPATH B[17:0] P[47:0] (2460:2645:2645)(2460:2645:2645))
          (IOPATH C[47:0] P[47:0] (1389:1493:1493)(1389:1493:1493))
          (IOPATH CARRYIN P[47:0] (1331:1431:1431)(1331:1431:1431))
          (IOPATH CARRYINSEL[2:0] P[47:0] (1264:1359:1359)(1264:1359:1359))
          (IOPATH OPMODE[6:0] P[47:0] (1654:1778:1778)(1654:1778:1778))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clk_50_gen\/DCM_ADV_INST\/CLKFB)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (1981:1780:1780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clk_50_gen\/DCM_ADV_INST\/CLKIN)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_DCM_ADV")
    (INSTANCE clk_50_gen\/DCM_ADV_INST)
      (TIMINGCHECK
        (SETUPHOLD(posedge DADDR[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DEN) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DEN) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[10]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[10]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[11]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[11]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[12]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[12]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[13]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[13]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[14]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[14]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[15]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[15]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[7]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[7]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[8]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[8]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[9]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[9]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DWE) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DWE) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge PSEN) (posedge PSCLK) (1200)(0))
        (SETUPHOLD(negedge PSEN) (posedge PSCLK) (1200)(0))
        (SETUPHOLD(posedge PSINCDEC) (posedge PSCLK) (1200)(0))
        (SETUPHOLD(negedge PSINCDEC) (posedge PSCLK) (1200)(0))
        (PERIOD (posedge PSCLK) (1817))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clk12_5_gen\/DCM_ADV_INST\/CLKFB)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (1981:1780:1780))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clk12_5_gen\/DCM_ADV_INST\/CLKIN)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O ( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_DCM_ADV")
    (INSTANCE clk12_5_gen\/DCM_ADV_INST)
      (TIMINGCHECK
        (SETUPHOLD(posedge DADDR[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DADDR[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DADDR[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DEN) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DEN) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[0]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[1]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[10]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[10]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[11]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[11]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[12]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[12]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[13]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[13]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[14]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[14]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[15]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[15]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[2]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[3]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[4]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[5]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[6]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[7]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[7]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[8]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[8]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DI[9]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DI[9]) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge DWE) (posedge DCLK) (1200)(0))
        (SETUPHOLD(negedge DWE) (posedge DCLK) (1200)(0))
        (SETUPHOLD(posedge PSEN) (posedge PSCLK) (1200)(0))
        (SETUPHOLD(negedge PSEN) (posedge PSCLK) (1200)(0))
        (SETUPHOLD(posedge PSINCDEC) (posedge PSCLK) (1200)(0))
        (SETUPHOLD(negedge PSINCDEC) (posedge PSCLK) (1200)(0))
        (PERIOD (posedge PSCLK) (1817))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>116)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>254)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>215)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>182)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<25\>\/best_hazor\/cpu_physics\/b\<25\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh261)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>98)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>116)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>214)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>145)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>203_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<31\>\/best_hazor\/cpu_physics\/b\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<27\>\/best_hazor\/cpu_physics\/b\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>254)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>215)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<31\>\/best_hazor\/cpu_physics\/pc_inc\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<31\>\/best_hazor\/cpu_physics\/pc_inc\<31\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>205)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>205_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>205_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<29\>\/best_hazor\/cpu_physics\/b\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>280_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>260_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>214_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh241)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>260_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>260)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>174)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>99)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>184_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>260_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>260_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>60)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<30\>\/best_hazor\/mdout_physics\<30\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<30\>\/best_hazor\/mdout_physics\<30\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_161\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176:176:286)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176:176:286)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren62\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209:209:319)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209:209:319)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_161\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_162\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (104:113:113)(104:113:113))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren62\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren61\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_162\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren61\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (203:221:221)(203:221:221))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N1021\/N1021_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>267)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>267_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>267_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>267_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>92)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>310_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>310)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<29\>\/best_hazor\/mdout_physics\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<29\>\/best_hazor\/mdout_physics\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<29\>\/best_hazor\/mdout_physics\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_15_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<29\>\/best_hazor\/cpu_physics\/rd2\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<29\>\/best_hazor\/cpu_physics\/rd2\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<29\>\/best_hazor\/cpu_physics\/rd2\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren5_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>336\/best_hazor\/cpu_physics\/wd\<29\>336_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>376)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>376_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>376_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>336)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/y\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>100)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<26\>\/best_hazor\/cpu_physics\/b\<26\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<26\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>317\/best_hazor\/cpu_physics\/wd\<31\>317_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>357)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>357_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>357_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<31\>317)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>184_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<30\>\/best_hazor\/cpu_physics\/b\<30\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>99)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh471)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<24\>1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>280_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>280)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>336\/best_hazor\/cpu_physics\/wd\<28\>336_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>376)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>376_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>376_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>336)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh421)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<28\>\/best_hazor\/cpu_physics\/b\<28\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<27\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<17\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<16\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<14\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<19\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<31\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<29\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<30\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile61\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (349:349:459)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (349:349:459)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile61\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (70:76:76)(70:76:76))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (525:525:635)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (525:525:635)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile62\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (510:510:620)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (510:510:620)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile62\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (211:229:229)(211:229:229))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (499:499:609)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (499:499:609)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>135)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>162)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>271_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<29\>\/best_hazor\/cpu_physics\/rd1\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<29\>\/best_hazor\/cpu_physics\/rd1\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<29\>\/best_hazor\/cpu_physics\/rd1\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile5_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>77)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>122)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>280_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>280)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<18\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh401)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<11\>\/best_hazor\/cpu_physics\/sr\/x\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>116)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>116_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>116_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>178)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>156)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>210)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh431)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh411)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh461)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>146)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>213)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>77)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>186)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh451)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>241_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<26\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<26\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/shift_right\<16\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>100)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/y\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<15\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<20\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<11\>\/best_hazor\/cpu_laser\/sr\/x\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>116)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>116_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>116_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<13\>135)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<19\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<24\>100)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<20\>119)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>280_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>465)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/msel)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<23\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>60\/best_hazor\/cpu_physics\/wd\<3\>60_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/boole_and\/best_hazor\/cpu_physics\/boole_and_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/boole_and1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/a\<21\>\/best_hazor\/cpu_physics\/a\<21\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>317\/best_hazor\/cpu_physics\/wd\<30\>317_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>357)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>357_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>357_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<30\>317)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<24\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<29\>203_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>188)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/shift_op1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>156)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<18\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>214\/best_hazor\/cpu_physics\/wd\<10\>214_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>252)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>252_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>252_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>214)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<28\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>98)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<5\>\/best_hazor\/mdout_physics\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<5\>\/best_hazor\/mdout_physics\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<5\>\/best_hazor\/mdout_physics\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_11_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_not0001123)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<5\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<6\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_10_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>116)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>145)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>448\/best_hazor\/cpu_laser\/wd\<0\>448_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>639)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>639_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>639_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>448)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>188)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>236)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>182)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>166)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>214)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>239)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>276)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>122)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<17\>\/best_hazor\/cpu_laser\/sr\/x\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>205)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<5\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>205_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>205_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh461)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh471)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>224)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>187)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>77)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>130)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_30_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_29_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_28_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_27_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<28\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<26\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>119)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>276\/best_hazor\/cpu_physics\/wd\<23\>276_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>313)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>313_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>313_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>276)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>271\/best_hazor\/cpu_physics\/wd\<24\>271_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>310)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>310_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>310_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>271)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>166)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>243)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>188)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>77)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>226_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>240_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>240)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>186)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<20\>228_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<20\>228)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<19\>87)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>182)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>156)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>117)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>98)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<19\>240_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<19\>240)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>227)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>186)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<27\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/csel1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<27\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<29\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<18\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/csel1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>271_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>119)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>228_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/Sh2\/best_hazor\/cpu_physics\/Sh2_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>205)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>205_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>205_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh28)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/shift_sxt1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>166)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<28\>1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>241_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>119)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>228_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh371)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh361)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<21\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<13\>241_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<13\>241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>92)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh441)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>336)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>280)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<24\>162)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>135)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>280_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>317)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>260_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<21\>119)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>58_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_31_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<23\>\/best_hazor\/cpu_physics\/b\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>57)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>57_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<23\>57_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/wd_boole1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>37)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<24\>100)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<28\>280_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>187)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>87\/best_hazor\/cpu_physics\/wd\<19\>87_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>122)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>122_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>122_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>87)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>214_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>241_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh371)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh110)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>91)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<4\>157)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<4\>221_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<4\>221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>90)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<22\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<4\>221_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/y\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>100)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<24\>271_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<24\>271)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>100)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/y\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>77)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<13\>95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>58)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>58_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>184_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>260_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh241)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>58)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>58_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<24\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<25\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<8\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>60\/best_hazor\/cpu_physics\/wd\<8\>60_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>116)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N1019\/N1019_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>310_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<25\>310)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>197)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>226_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/wd_shift1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<11\>\/best_hazor\/cpu_physics\/rd2\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<11\>\/best_hazor\/cpu_physics\/rd2\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<11\>\/best_hazor\/cpu_physics\/rd2\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren2_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>278_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<11\>278)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>285_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>285)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/wd_mult1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>239)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh110)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>246)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>116)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<21\>228_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<21\>228)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>86\/best_hazor\/cpu_laser\/wd\<18\>86_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>122)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<19\>86)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>87)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>122_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>122_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>95\/best_hazor\/cpu_laser\/wd\<12\>95_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>213)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>213_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>213_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>95)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/Sh2\/best_hazor\/cpu_laser\/Sh2_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>205)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>205_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>205_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh28)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<14\>98)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<14\>128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>336)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>280)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>203_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<20\>228_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>60\/best_hazor\/cpu_laser\/wd\<2\>60_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<8\>1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>60\/best_hazor\/cpu_physics\/wd\<2\>60_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/msel_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/w\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>35)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<24\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wa\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/wasel1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>344)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh401)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>86)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>87)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>520)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<5\>156)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>246)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/wd_shift1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>276)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>213)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>238)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>166)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>243)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>60)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<4\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<14\>226_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<14\>226)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh451)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<20\>\/best_hazor\/cpu_laser\/sr\/x\<20\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>153)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>153_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>153_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<24\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>280_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>99)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<19\>240_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>203_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>280_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<3\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<2\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_31_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<29\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<29\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<31\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<31\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_26_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_25_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_24_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_23_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_0_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/w\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>490_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>189_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_1_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/asel_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/bsel1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>520)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/w\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>448\/best_hazor\/cpu_physics\/wd\<0\>448_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>639)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>639_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>639_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>448)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/z200)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>130)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>756_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/sr\/N31\/best_hazor\/cpu_physics\/sr\/N31_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>153)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>153_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>153_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<24\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>56)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>252_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>252)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>196)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>278_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>278)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<12\>213_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<9\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/sclk)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (PORT SSET (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/sclk_mux000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>210)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>263)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>139)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/w\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>214_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>214)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<18\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/shift_right\<16\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh431)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>282)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>116)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>146)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<13\>241_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>317)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>260)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<31\>\/best_hazor\/cpu_laser\/b\<31\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh261)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<4\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<7\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_30_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_29_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_28_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_27_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<28\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<28\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<12\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<11\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<30\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/irq)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<30\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<4\>1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/trap_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/branch_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<4\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<8\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<20\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/addsub_op1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<12\>1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/z71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/z236)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/z262)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>698\/best_hazor\/cpu_physics\/wd\<0\>698_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<5\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>698)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/z128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>93)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>227)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<8\>181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh361)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/z132)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh441)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<12\>213)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>285_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<6\>285)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/wd_mult1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>277_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<9\>277)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<10\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/mosi)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/mosi_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd3\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>35)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>188)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<5\>214_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<5\>214)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<14\>77)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>227)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>260_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh411)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>58_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<21\>228_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>260_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<14\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<23\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<21\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/branch_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<4\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/cpu_physics\/npc_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (PORT SSET (144:157:157)(144:157:157))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>241)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Madd_addsub_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>303_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>303)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<18\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<22\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<21\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>176_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/z35)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/a\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>70)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<11\>\/best_hazor\/cpu_physics\/rd1\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<11\>\/best_hazor\/cpu_physics\/rd1\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<11\>\/best_hazor\/cpu_physics\/rd1\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile2_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<5\>\/best_hazor\/cpu_physics\/rd1\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<5\>\/best_hazor\/cpu_physics\/rd1\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<5\>\/best_hazor\/cpu_physics\/rd1\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile1_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<11\>\/best_hazor\/mdout_physics\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<11\>\/best_hazor\/mdout_physics\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<11\>\/best_hazor\/mdout_physics\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_12_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rc_save\<0\>\/best_hazor\/cpu_physics\/rc_save\<0\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<12\>213_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/rc_save_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<12\>213_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/rc_save_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (25:27:27)(25:27:27))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE N1281_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE best_hazor\/cpu_physics\/inst\<22\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O (97:105:105)(97:105:105))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/rc_save_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>241_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/rc_save_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<12\>213_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<5\>\/best_hazor\/cpu_physics\/rd2\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<5\>\/best_hazor\/cpu_physics\/rd2\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<5\>\/best_hazor\/cpu_physics\/rd2\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren1_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<8\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>241\/best_hazor\/cpu_physics\/wd\<13\>241_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>278)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>278_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>278_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<13\>241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_eq000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/clk_counter_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>119)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/boole_and\/best_hazor\/cpu_laser\/boole_and_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/boole_and1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/shift_op\/best_hazor\/cpu_laser\/shift_op_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/shift_op1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/pc_inc_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<26\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<26\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<24\>271_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh421)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>184_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Sh271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<11\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<11\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<13\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<9\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<10\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/branch_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<19\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<22\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/annul)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (PORT SSET (156:169:169)(156:169:169))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<31\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>243\/best_hazor\/cpu_physics\/wd\<2\>243_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>296)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>296_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>296_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<2\>243)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<7\>187)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<12\>278_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<12\>278)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_mem_read1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Madd_clk_counter_addsub0000_cy\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd3\-In10)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (PORT SSET (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Madd_clk_counter_addsub0000_cy\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>197)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>196)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>60\/best_hazor\/cpu_laser\/wd\<7\>60_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>60\/best_hazor\/cpu_laser\/wd\<9\>60_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>60\/best_hazor\/cpu_laser\/wd\<8\>60_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/x\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/z\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>210)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>174)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>99)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/N70\/best_hazor\/cpu_laser\/N70_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>57)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>57_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>57_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<4\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<18\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<3\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_3_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<12\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<12\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<24\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/irq_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<10\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<6\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc\<30\>\/best_hazor\/cpu_physics\/pc_inc\<30\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wa\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/cpu_physics\/Madd_npc_inc_Madd_xor\<30\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/pc_inc_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (19:21:21)(19:21:21))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc\<30\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wa\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wa\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>263\/best_hazor\/cpu_physics\/wd\<1\>263_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>301)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>301_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>301_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<1\>263)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<5\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (PORT SSET (131:142:142)(131:142:142))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd3\-In661)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge00002\/best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge00002_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge00001)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge00001_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge00001_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<19\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<19\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<18\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<18\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<17\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<16\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<15\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<14\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/w\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>187)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<18\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/Madd_addsub_lut\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>490_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>214_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/asel_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/bsel1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<14\>226_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/csel1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>254)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>215)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<18\>\/best_hazor\/cpu_laser\/b\<18\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>57)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>57_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<18\>57_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/branch)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<11\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<12\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/sel_pipe_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<14\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<16\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<8\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/sel_pipe_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<15\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<15\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<17\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<29\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>58_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<25\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<12\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<24\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and000055)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/b\<18\>\/best_hazor\/cpu_physics\/b\<18\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>57)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>57_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>57_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000308_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>228_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_not0001188_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/rf\/_and0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wa\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<28\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<30\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<28\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>226\/best_hazor\/cpu_physics\/wd\<14\>226_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>264)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>264_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>264_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<14\>226)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<31\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/N70\/best_hazor\/cpu_physics\/N70_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>57)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>57_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>57_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>241\/best_hazor\/cpu_physics\/wd\<17\>241_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>280)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>280_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>280_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<17\>241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<2\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_FFd3\-In24)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<16\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<16\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<17\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<17\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<18\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/sr\/w\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>698)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<21\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<20\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<19\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<18\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<5\>214_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/shift_sxt1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<17\>\/best_hazor\/cpu_laser\/b\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/z128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>254)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>215)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<23\>\/best_hazor\/cpu_laser\/b\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>57)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>57_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>57_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<1\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<3\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<0\>80_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<0\>101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<8\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<8\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_not00011_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<16\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<9\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<30\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<10\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<9\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<31\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<13\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<13\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<29\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>58)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>58_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>465)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<27\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>221_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>221_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>221\/best_hazor\/cpu_physics\/wd\<4\>221_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>260)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>260_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>260_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<16\>1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<23\>\/best_hazor\/cpu_physics\/rd2\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<23\>\/best_hazor\/cpu_physics\/rd2\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<23\>\/best_hazor\/cpu_physics\/rd2\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren4_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>756_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<0\>756)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_not0001188_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/z\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/msel_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<4\>157)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/Sh1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>139)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>265_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<15\>265)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<17\>\/best_hazor\/cpu_physics\/rd2\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<17\>\/best_hazor\/cpu_physics\/rd2\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd2\<17\>\/best_hazor\/cpu_physics\/rd2\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren3_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<12\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<4\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_31_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_30_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_29_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_28_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_27_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_30_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_29_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_28_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_27_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_eq0001\/best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_eq0001_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0001\<0\>_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0001\<0\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0001\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_Out01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<0\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_7)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>296)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<5\>\/best_hazor\/cpu_laser\/rd2\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<5\>\/best_hazor\/cpu_laser\/rd2\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<5\>\/best_hazor\/cpu_laser\/rd2\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren1_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<17\>\/best_hazor\/mdout_laser\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<17\>\/best_hazor\/mdout_laser\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<17\>\/best_hazor\/mdout_laser\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_13_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<5\>\/best_hazor\/cpu_laser\/rd1\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<5\>\/best_hazor\/cpu_laser\/rd1\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<5\>\/best_hazor\/cpu_laser\/rd1\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile1_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>93)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<17\>\/best_hazor\/cpu_laser\/rd2\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<17\>\/best_hazor\/cpu_laser\/rd2\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<17\>\/best_hazor\/cpu_laser\/rd2\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren3_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<11\>\/best_hazor\/cpu_laser\/rd1\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<11\>\/best_hazor\/cpu_laser\/rd1\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<11\>\/best_hazor\/cpu_laser\/rd1\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile2_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<17\>\/best_hazor\/cpu_laser\/rd1\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<17\>\/best_hazor\/cpu_laser\/rd1\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<17\>\/best_hazor\/cpu_laser\/rd1\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile3_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<23\>\/best_hazor\/mdout_laser\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<23\>\/best_hazor\/mdout_laser\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<23\>\/best_hazor\/mdout_laser\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_14_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<23\>\/best_hazor\/cpu_laser\/rd1\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<23\>\/best_hazor\/cpu_laser\/rd1\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<23\>\/best_hazor\/cpu_laser\/rd1\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile4_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<23\>\/best_hazor\/cpu_laser\/rd2\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<23\>\/best_hazor\/cpu_laser\/rd2\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<23\>\/best_hazor\/cpu_laser\/rd2\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren4_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/z132)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<26\>\/best_hazor\/cpu_laser\/b\<26\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<5\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<6\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_irq_enable_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_irq_enable)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_irq_enable_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<27\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<27\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<8\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<6\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<6\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_start1126)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<15\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<9\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<13\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00001_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<30\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>58_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<26\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<28\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000125)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<20\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<16\>1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>228\/best_hazor\/cpu_physics\/wd\<21\>228_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>267)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>267_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>267_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<21\>228)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<26\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>117)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>182)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>276\/best_hazor\/cpu_physics\/wd\<22\>276_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>314)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>314_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>314_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<22\>276)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<25\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>211)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/wd_addsub1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<1\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<3\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<2\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_31_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Msub_data_index_share0000_cy\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_eq000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/data_index_mux0000\<4\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>243\/best_hazor\/cpu_laser\/wd\<3\>243_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>297)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>297_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>297_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>243)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<17\>279)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<15\>265)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<20\>267)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/wd_boole1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<22\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<22\>314)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<21\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<21\>267)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<24\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<24\>310)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<23\>313)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/z71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/z35)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<9\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<16\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/z236)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/z262)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>303_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>303)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>397)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/msel_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>56)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>37)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/addsub_op1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/z200)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<30\>\/best_hazor\/cpu_laser\/b\<30\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<27\>\/best_hazor\/cpu_laser\/b\<27\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<28\>\/best_hazor\/cpu_laser\/b\<28\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<5\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<5\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<7\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<7\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<6\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<6\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<5\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<30\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<29\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<28\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<27\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<7\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<10\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<28\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/mwrite)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/mwrite_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/asel_cmp_eq000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/rc_save_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<12\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_read_decode\/old_read_select_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/read_select\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_read_decode\/old_read_select_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/read_select\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/rf\/_and0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000272)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>236\/best_hazor\/cpu_physics\/wd\<16\>236_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>275)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>275_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>275_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>236)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_10_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_not0001134)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<11\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<13\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<10\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/wd_cmp1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_26_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_25_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_24_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_23_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_14_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_13_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_12_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_11_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_14_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_13_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_12_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_11_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<1\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<1\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<3\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<3\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<3\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge000086_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge000086)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<15\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<15\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<14\>264)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<13\>278)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>278)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/branch)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<7\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<25\>\/best_hazor\/cpu_laser\/b\<25\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>176)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/b\<29\>\/best_hazor\/cpu_laser\/b\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>58)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>58_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>58_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<30\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<6\>21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<5\>21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<4\>21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<4\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<4\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<6\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<25\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<25\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<26\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<26\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/npc_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<10\>1211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<7\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<10\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<7\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<10\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<5\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<14\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_start1198_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<29\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000351)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000308)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<26\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/msel_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ctl\/mem_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<15\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>240_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>58)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<16\>58_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>228_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>240\/best_hazor\/cpu_physics\/wd\<19\>240_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>279)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>279_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>279_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<19\>240)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/b\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>297_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<3\>297)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<6\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_14_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_13_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_12_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_11_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<10\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<9\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<8\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<11\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<5\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<6\>49)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_26_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_25_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_24_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_23_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<2\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<2\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<1\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_82)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/FSM_state_cmp_ge000017)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<14\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<14\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b\<15\>\/best_hazor\/laser_beta_IO\/out_port_b\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_9)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_10)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_8)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<12\>278)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/b\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/a\<2\>\/best_hazor\/cpu_laser\/a\<2\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (75:81:81)(75:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>60)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (18:20:20)(18:20:20))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (104:113:113)(104:113:113))
          (IOPATH IB O (98:107:107)(98:107:107))
          (IOPATH SEL O (144:156:156)(144:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/a\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>70)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>60_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<3\>60_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<20\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<20\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/cpu_laser\/npc_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (PORT SSET (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>241)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<19\>279)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>130_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>189_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<2\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<2\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_10_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<1\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/npc_next\<4\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/mwe_)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_mwe1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_start1198_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<10\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/mem_mwe1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_not00012)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<16\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<23\>\/best_hazor\/cpu_physics\/rd1\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<23\>\/best_hazor\/cpu_physics\/rd1\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<23\>\/best_hazor\/cpu_physics\/rd1\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile4_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N1023\/N1023_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>282)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>282_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>282_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<18\>282_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000351_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<17\>\/best_hazor\/cpu_physics\/rd1\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<17\>\/best_hazor\/cpu_physics\/rd1\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/rd1\<17\>\/best_hazor\/cpu_physics\/rd1\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile3_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<6\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<6\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<5\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<5\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<7\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/status_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (PORT SSET (144:157:157)(144:157:157))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<7\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<8\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<8\>0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<11\>\/best_hazor\/mdout_laser\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<11\>\/best_hazor\/mdout_laser\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<11\>\/best_hazor\/mdout_laser\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_12_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<11\>\/best_hazor\/cpu_laser\/rd2\<11\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<11\>\/best_hazor\/cpu_laser\/rd2\<11\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<11\>\/best_hazor\/cpu_laser\/rd2\<11\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren2_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<4\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>31_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<5\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<6\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>1211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<21\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<21\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wa\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/wasel1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<23\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/rc_save_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<23\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<10\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<6\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_mem_read1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/branch_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<15\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<31\>357)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<30\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<30\>357)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<30\>\/best_hazor\/mdout_laser\<30\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<30\>\/best_hazor\/mdout_laser\<30\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_161\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176:176:286)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176:176:286)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren62\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209:209:319)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209:209:319)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_161\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_162\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (104:113:113)(104:113:113))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren62\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren61\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_162\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren61\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (203:221:221)(203:221:221))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<29\>\/best_hazor\/cpu_laser\/rd1\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<29\>\/best_hazor\/cpu_laser\/rd1\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd1\<29\>\/best_hazor\/cpu_laser\/rd1\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile5_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<29\>\/best_hazor\/cpu_laser\/rd2\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<29\>\/best_hazor\/cpu_laser\/rd2\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_laser\/rd2\<29\>\/best_hazor\/cpu_laser\/rd2\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren5_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and0000308_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<21\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<20\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<29\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<29\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<29\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<28\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<25\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<23\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<3\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<3\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<7\>21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<8\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<8\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<7\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<6\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<5\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<4\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<9\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<9\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_not00011_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<24\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<24\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<26\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<25\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<24\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<23\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_start1181)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_start1198)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_2_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_decode\/sel_ram_and0000351_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/ma\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_not0001170)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_not0001186)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<23\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<24\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>228\/best_hazor\/cpu_physics\/wd\<20\>228_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>267)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>267_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>267_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/wd\<20\>228)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<7\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<12\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<13\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_not0001188)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_10_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<2\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<3\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<0\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_not0001134)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<12\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<12\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<2\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<2\>0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<13\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<13\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<6\>285)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<5\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<5\>252)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>252)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<9\>277)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<16\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<16\>275)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<11\>278)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00041_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<5\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/rf\/_and0000)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wa\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<22\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<22\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<6\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<10\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<10\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<10\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00041)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<8\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/msel)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_read_decode\/old_read_select_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/read_select\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_read_decode\/old_read_select_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/read_select\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00031)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<12\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<13\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<17\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>344)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and0000272)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and0000351_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<18\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and0000351)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and0000308)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<22\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<10\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<30\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<10\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<24\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<23\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and000055)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<26\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<28\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and0000125)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<26\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<27\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<24\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<2\>21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<3\>21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/overflow)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/overflow_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<10\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<10\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_not0001134_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_22_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_21_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_20_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_19_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_18_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_17_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_16_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_15_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<5\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<4\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<6\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_not0001186_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_92)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<2\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<7\>285)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<4\>260)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_irq_enable_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<5\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_irq_enable)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_irq_enable_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/msel_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/mem_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/msel_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/rf\/_and0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_not00011_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/annul)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (PORT SSET (156:169:169)(156:169:169))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<31\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/rc_save_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wa\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/rc_save_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/rc_save_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wa\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/rc_save_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/irq_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<6\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<9\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<7\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<9\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<9\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<8\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<13\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<8\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<11\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<14\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<13\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<12\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<11\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<14\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<11\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<12\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/npc_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<19\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<20\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_decode\/sel_ram_and0000128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<1\>43)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<1\>103)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00011_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_26_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_25_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_24_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_23_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_cmp_eq0000128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<10\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<8\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<9\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<10\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<20\>1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_physics\/sr\/x\<20\>1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<1\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<3\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_18_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_17_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_16_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_15_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_reg_data_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/host_status_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_22_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_21_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_20_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_19_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_reg_data_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_not00012)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<7\>29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_shared_memory\/client_status_not0001170)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<8\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<1\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<1\>301)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<0\>756)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/csel1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_not00011_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_start1126)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/mwrite)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/mwrite_next1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wa\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<15\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/asel_cmp_eq000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/_and00041_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<9\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<7\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<13\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<8\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<14\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<11\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<13\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_start1181)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<12\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<12\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<11\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<19\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<18\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<17\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<21\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<22\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<0\>145)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<0\>177)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<0\>7_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<0\>42)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<3\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<2\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<1\>145)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<0\>203)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<14\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<13\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<12\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<11\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<14\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_physics\/inst_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<1\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<4\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<4\>74)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<2\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<1\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<0\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_start1198)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<3\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<5\>\/best_hazor\/mdout_laser\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<5\>\/best_hazor\/mdout_laser\<5\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<5\>\/best_hazor\/mdout_laser\<5\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_11_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<27\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/overflow_or0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/mwe_)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_mwe1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>211)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/wd_addsub1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<10\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/wd_cmp1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<29\>\/best_hazor\/mdout_laser\<29\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<29\>\/best_hazor\/mdout_laser\<29\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_laser\<29\>\/best_hazor\/mdout_laser\<29\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile_ren_15_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/sel_pipe_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<15\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/sel_pipe_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ma\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<14\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<29\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<29\>376)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<8\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile61\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (349:349:459)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (349:349:459)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile61\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (70:76:76)(70:76:76))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (525:525:635)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (525:525:635)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile62\/SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (510:510:620)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (510:510:620)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE best_hazor\/cpu_laser\/rf\/Mram_regfile62\/DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (211:229:229)(211:229:229))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH RADR5 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (499:499:609)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (499:499:609)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (199:199:309)(86))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_not00011_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<10\>1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/overflow_or0000_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_cmp_eq0000240)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_cmp_eq0000262)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/overflow_or0000_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<11\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<11\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<14\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<4\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<2\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<0\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<1\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<27\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<26\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<25\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/overflow)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/overflow_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<15\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<25\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<27\>310)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/trap_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/branch_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/ctl\/branch_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/cpu_laser\/inst_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<28\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<28\>376)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/npc_next\<15\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_eq0001\/best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_eq0001_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0001\<0\>_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0001\<0\>2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0001\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_Out01)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/status_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (PORT SSET (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_cmp_eq0000244)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<12\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<12\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<3\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_2_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<9\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<9\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<8\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<8\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<6\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<5\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<4\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<3\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_cmp_eq0000262)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/overflow_or0000_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_cmp_eq0000164)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_cmp_eq000071)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_cmp_eq000035)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_cmp_eq0000164)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<23\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<23\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<17\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<13\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<13\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<17\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<11\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<11\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_cmp_eq0000240)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_cmp_eq0000244)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<13\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<12\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<11\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_cmp_eq000035)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<25\>310)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/irq)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (PORT SRST (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>267)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_0_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_ge000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<0\>111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (PORT SSET (144:157:157)(144:157:157))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd3\-In661)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_ge000086_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_ge000086)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_ge000017)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin\<16\>\/best_hazor\/physics_beta_IO\/timer1_cin\<16\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin\<16\>\/best_hazor\/physics_beta_IO\/timer1_cin\<16\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (89:97:97)(89:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin\<16\>\/best_hazor\/physics_beta_IO\/timer1_cin\<16\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:94:94)(87:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin\<16\>\/best_hazor\/physics_beta_IO\/timer1_cin\<16\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<31\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_xor\<31\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (18:20:20)(18:20:20))
          (PORT S[1] (19:21:21)(19:21:21))
          (PORT S[2] (20:22:22)(20:22:22))
          (PORT S[3] (19:21:21)(19:21:21))
          (IOPATH CI CO[0] (129:140:140)(129:140:140))
          (IOPATH CI CO[1] (106:115:115)(106:115:115))
          (IOPATH CI CO[2] (153:166:166)(153:166:166))
          (IOPATH CI CO[3] (76:83:83)(76:83:83))
          (IOPATH CI O[0] (110:119:119)(110:119:119))
          (IOPATH CI O[1] (152:165:165)(152:165:165))
          (IOPATH CI O[2] (148:161:161)(148:161:161))
          (IOPATH CI O[3] (195:212:212)(195:212:212))
          (IOPATH DI[0] CO[0] (113:123:123)(113:123:123))
          (IOPATH DI[0] CO[1] (235:255:255)(235:255:255))
          (IOPATH DI[0] CO[2] (284:309:309)(284:309:309))
          (IOPATH DI[0] CO[3] (237:258:258)(237:258:258))
          (IOPATH DI[0] O[1] (144:157:157)(144:157:157))
          (IOPATH DI[0] O[2] (269:292:292)(269:292:292))
          (IOPATH DI[0] O[3] (308:335:335)(308:335:335))
          (IOPATH DI[1] CO[1] (173:188:188)(173:188:188))
          (IOPATH DI[1] CO[2] (226:246:246)(226:246:246))
          (IOPATH DI[1] CO[3] (181:197:197)(181:197:197))
          (IOPATH DI[1] O[2] (213:232:232)(213:232:232))
          (IOPATH DI[1] O[3] (266:289:289)(266:289:289))
          (IOPATH DI[2] CO[2] (142:154:154)(142:154:154))
          (IOPATH DI[2] CO[3] (123:134:134)(123:134:134))
          (IOPATH DI[2] O[3] (176:191:191)(176:191:191))
          (IOPATH S[0] CO[0] (149:162:162)(149:162:162))
          (IOPATH S[0] CO[1] (257:279:279)(257:279:279))
          (IOPATH S[0] CO[2] (307:334:334)(307:334:334))
          (IOPATH S[0] CO[3] (268:291:291)(268:291:291))
          (IOPATH S[0] O[0] (98:107:107)(98:107:107))
          (IOPATH S[0] O[1] (166:180:180)(166:180:180))
          (IOPATH S[0] O[2] (291:316:316)(291:316:316))
          (IOPATH S[0] O[3] (340:370:370)(340:370:370))
          (IOPATH S[1] CO[1] (248:269:269)(248:269:269))
          (IOPATH S[1] CO[2] (298:324:324)(298:324:324))
          (IOPATH S[1] CO[3] (260:283:283)(260:283:283))
          (IOPATH S[1] O[1] (102:111:111)(102:111:111))
          (IOPATH S[1] O[2] (281:305:305)(281:305:305))
          (IOPATH S[1] O[3] (320:348:348)(320:348:348))
          (IOPATH S[2] CO[2] (136:148:148)(136:148:148))
          (IOPATH S[2] CO[3] (202:219:219)(202:219:219))
          (IOPATH S[2] O[2] (121:131:131)(121:131:131))
          (IOPATH S[2] O[3] (174:189:189)(174:189:189))
          (IOPATH S[3] CO[3] (181:197:197)(181:197:197))
          (IOPATH S[3] O[3] (102:111:111)(102:111:111))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<30\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_3\.SLICEL_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<29\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_4\.SLICEL_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/timer1_cin_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/Msub_count_out_addsub0000_lut\<28\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE DVI_DE_OBUF_1_5\.SLICEL_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<14\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<14\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<15\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<23\>\/best_hazor\/mdout_physics\<23\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<23\>\/best_hazor\/mdout_physics\<23\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<23\>\/best_hazor\/mdout_physics\<23\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_14_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<20\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<17\>\/best_hazor\/mdout_physics\<17\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (88:96:96)(88:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<17\>\/best_hazor\/mdout_physics\<17\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (87:95:95)(87:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/mdout_physics\<17\>\/best_hazor\/mdout_physics\<17\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (86:93:93)(86:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(negedge I) (posedge CLK) (176)(90))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (93:101:101)(93:101:101))
          (IOPATH RADR1 O (93:101:101)(93:101:101))
          (IOPATH RADR2 O (87:94:94)(87:94:94))
          (IOPATH RADR3 O (88:96:96)(88:96:96))
          (IOPATH RADR4 O (93:101:101)(93:101:101))
          (IOPATH CLK O (900:978:978)(900:978:978))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(negedge I) (posedge CLK) (209)(-47))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (893:971:971)(893:971:971))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(negedge I) (posedge CLK) (180:180:290)(91))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (91:99:99)(91:99:99))
          (IOPATH RADR1 O (91:99:99)(91:99:99))
          (IOPATH RADR2 O (86:93:93)(86:93:93))
          (IOPATH RADR3 O (86:93:93)(86:93:93))
          (IOPATH RADR4 O (90:98:98)(90:98:98))
          (IOPATH CLK O (899:977:977)(899:977:977))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (314:314:424)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (886:963:963)(886:963:963))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(negedge I) (posedge CLK) (174:174:284)(89))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (94:102:102)(94:102:102))
          (IOPATH RADR1 O (94:102:102)(94:102:102))
          (IOPATH RADR2 O (89:97:97)(89:97:97))
          (IOPATH RADR3 O (89:97:97)(89:97:97))
          (IOPATH RADR4 O (94:102:102)(94:102:102))
          (IOPATH CLK O (894:972:972)(894:972:972))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(negedge I) (posedge CLK) (307:307:417)(-32))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (74:80:80)(74:80:80))
          (IOPATH RADR1 O (74:80:80)(74:80:80))
          (IOPATH RADR2 O (74:80:80)(74:80:80))
          (IOPATH RADR3 O (74:80:80)(74:80:80))
          (IOPATH RADR4 O (74:80:80)(74:80:80))
          (IOPATH CLK O (879:955:955)(879:955:955))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(negedge I) (posedge CLK) (170:170:280)(93))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE best_hazor\/cpu_physics\/rf\/Mram_regfile_ren_13_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (23:25:25)(23:25:25))
          (IOPATH RADR0 O (90:98:98)(90:98:98))
          (IOPATH RADR1 O (90:98:98)(90:98:98))
          (IOPATH RADR2 O (84:91:91)(84:91:91))
          (IOPATH RADR3 O (85:92:92)(85:92:92))
          (IOPATH RADR4 O (88:96:96)(88:96:96))
          (IOPATH CLK O (882:959:959)(882:959:959))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1400))
        (SETUPHOLD(posedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(negedge I) (posedge CLK) (303:303:413)(-30))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (341:341:451)(59))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (322:322:432)(69))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (244:244:354)(85))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (229:229:339)(89))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (143:143:253)(88))
        (SETUPHOLD(posedge WE) (posedge CLK) (424:424:534)(-164))
        (SETUPHOLD(negedge WE) (posedge CLK) (424:424:534)(-164))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<0\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<4\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<26\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/cpu_laser\/wd\<26\>0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_1_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<2\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/Msub_data_index_share0000_cy\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd3\-In24\/best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd3\-In24_CMUX_Delay)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (84:91:91)(84:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_ge00001)
      (DELAY
        (ABSOLUTE
          (PORT IA (19:21:21)(19:21:21))
          (PORT IB (20:22:22)(20:22:22))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O (111:121:121)(111:121:121))
          (IOPATH IB O (108:117:117)(108:117:117))
          (IOPATH SEL O (156:170:170)(156:170:170))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_ge00001_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_ge00001_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd3\-In24)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<14\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_timer1\/count_out_mux0000\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<18\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<17\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<16\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<15\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<22\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<21\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<20\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<19\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_14_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_13_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_12_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_11_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<16\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<15\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<22\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<19\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<18\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<21\>_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<8\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<7\>118)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<9\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<10\>31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_cmp_eq000071)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<27\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<26\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<25\>_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/Madd_clk_counter_addsub0000_cy\<3\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd3\-In10)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (PORT SSET (129:140:140)(129:140:140))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(posedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(negedge SRST) (posedge CLK) (327)(-171))
        (SETUPHOLD(posedge SSET) (posedge CLK) (327:327:437)(-171))
        (SETUPHOLD(negedge SSET) (posedge CLK) (327:327:437)(-171))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/Madd_clk_counter_addsub0000_cy\<5\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_eq000021)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<4\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<21\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<21\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<16\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<16\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<15\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<15\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<21\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<2\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<3\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<4\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<4\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<2\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<2\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<1\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/data_index_mux0000\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<22\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<22\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<18\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<16\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<18\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<17\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<16\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<15\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<25\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<24\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<23\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<22\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_mux0000\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<0\>21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_cmp_eq000011)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<17\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<17\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<20\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<18\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<18\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_18_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_17_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_16_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_15_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<8\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<8\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_tx_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_timer1\/count_out_cmp_eq0000128)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE db_3\/clean)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/clean_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/FSM_state_FFd3\-In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/beta_spi\/clk_counter_mux0000\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<19\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<19\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<20\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_b_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/dout_mux0000\<20\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_config_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<22\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_read_decode\/beta_mdin\<19\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/spi_tx_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<22\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<21\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<20\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_reg_data_mux0000\<19\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<0\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/beta_spi\/Mmux__COND_20_81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<6\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<6\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<5\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<5\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<7\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<7\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<10\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<10\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/timer1_cin_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/bindec_a\.bindec_inst_a\/enout_3_cmp_eq00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE db_3\/new)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count_cmp_eq00008)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count_cmp_eq000094)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count_cmp_eq000043)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/clean_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_3\/count_cmp_eq0000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_22_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_21_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_20_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_19_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_18_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_17_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_16_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_beta_IO\/out_port_a_15_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_22_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_21_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_20_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/physics_shared_memory\/client_status_19_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<9\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<9\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<11\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<11\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<12\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<12\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<13\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<13\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/clean_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count_cmp_eq0000111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE db_2\/new)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE db_2\/clean)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/clean_mux00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count_or00001)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<28\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<28\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<29\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<29\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<26\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<26\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<24\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<24\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<30\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<30\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<31\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<31\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<29\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (49:53:53)(49:53:53))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<28\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<27\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<26\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count_cmp_eq000094)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count_not00011)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count_cmp_eq00008)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE db_2\/count_cmp_eq000043)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<25\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<25\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<27\>41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<27\>62)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_b_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (48:52:52)(48:52:52))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<31\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (47:51:51)(47:51:51))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_IO\/dout_mux0000\<30\>108)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (93:101:101)(93:101:101))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/spi_config_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (149:162:162)(149:162:162))
          (PORT CLK (102:111:111)(102:111:111))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (90:98:98)(90:98:98))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (91:99:99)(91:99:99))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (83:90:90)(83:90:90))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE best_hazor\/laser_beta_IO\/out_port_a_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (144:157:157)(144:157:157))
          (PORT CLK (89:97:97)(89:97:97))
          (PORT I (86:93:93)(86:93:93))
          (IOPATH CLK O (211:229:229)(211:229:229))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (818))
        (SETUPHOLD(posedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(negedge CE) (posedge CLK) (103:103:213)(0))
        (SETUPHOLD(posedge I) (posedge CLK) (-14:-14:96)(153))
        (SETUPHOLD(negedge I) (posedge CLK) (-14:-14:96)(153))
        (RECREM(negedge SET) (posedge CLK) (279)(279))
        (RECREM(negedge RST) (posedge CLK) (212)(212))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<27\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<27\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<23\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<23\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<25\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<25\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<30\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<30\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<28\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<28\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<24\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<24\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<26\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<26\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<31\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<31\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_read_decode\/beta_mdin\<29\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE best_hazor\/laser_beta_ram\/BU2\/U0\/blk_mem_generator\/valid\.cstr\/has_mux_a\.A\/dout_mux\<29\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (74:80:80)(74:80:80))
          (IOPATH ADR1 O (74:80:80)(74:80:80))
          (IOPATH ADR2 O (74:80:80)(74:80:80))
          (IOPATH ADR3 O (74:80:80)(74:80:80))
          (IOPATH ADR4 O (74:80:80)(74:80:80))
          (IOPATH ADR5 O (74:80:80)(74:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE HDR1_42_OBUF_0\/OFF\/OMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (564:607:607))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE DVI_XCLK_P_OBUF_0\/OFF\/OMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (564:607:607))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE HDR1_10_OBUF_0\/OFF\/OMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (564:607:607))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE HDR1_12_OBUF_0\/OFF\/OMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (564:607:607))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE HDR1_14_OBUF_0\/OFF\/OMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (564:607:607))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE HDR1_421_INV_0_split_0\/OFF\/OMUX)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (564:607:607))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clk_50_gen\/CLKDV_BUFG_INST\/BUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (174:188:188))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clk12_5_gen\/CLKDV_BUFG_INST\/BUF)
      (DELAY
        (PATHPULSE (369))
        (ABSOLUTE
          (IOPATH I O (174:188:188))
        )
      )
  )
)
