Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug 24 16:53:39 2019
| Host         : sergaljerk-Standard-PC-i440FX-PIIX-1996 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Bounce_Timer_wrapper_timing_summary_postroute_physopted.rpt -pb Bounce_Timer_wrapper_timing_summary_postroute_physopted.pb -rpx Bounce_Timer_wrapper_timing_summary_postroute_physopted.rpx
| Design       : Bounce_Timer_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: Bounce_Timer_i/HZ_Counter_0/inst/r_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.319        0.000                      0                  160        0.131        0.000                      0                  160        4.020        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_CLK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK               0.319        0.000                      0                  110        0.131        0.000                      0                  110        4.020        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_CLK              i_CLK                    7.385        0.000                      0                   50        0.435        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.595ns (52.880%)  route 0.530ns (47.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 10.000    10.000    
    W14                                               0.000    10.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    10.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    10.539 r  i_Signal_IBUF_inst/O
                         net (fo=2, routed)           0.530    11.068    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.056    11.124 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    11.124    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_NEXT_STATE[0]
    SLICE_X43Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    10.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    10.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588    11.466    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X43Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/C
                         clock pessimism              0.000    11.466    
                         clock uncertainty           -0.035    11.431    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)        0.013    11.444    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         11.444    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.595ns (52.880%)  route 0.530ns (47.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 10.000    10.000    
    W14                                               0.000    10.000 f  i_Signal (IN)
                         net (fo=0)                   0.000    10.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    10.539 f  i_Signal_IBUF_inst/O
                         net (fo=2, routed)           0.530    11.068    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.056    11.124 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000    11.124    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_NEXT_STATE[1]
    SLICE_X43Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    10.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    10.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588    11.466    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X43Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[1]/C
                         clock pessimism              0.000    11.466    
                         clock uncertainty           -0.035    11.431    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)        0.014    11.445    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.355ns (59.878%)  route 1.578ns (40.122%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.372    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.570    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[2]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.227 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.461    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.695    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.929    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.168 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.837     9.004    Bounce_Timer_i/HZ_Counter_0/inst/data0[31]
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.301     9.305 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.305    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[31]
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.572    14.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.391    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X40Y33         FDCE (Setup_fdce_C_D)        0.032    15.318    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 2.212ns (58.550%)  route 1.566ns (41.450%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.372    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.570    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[2]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.227 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.461    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.695    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.031 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.825     8.855    Bounce_Timer_i/HZ_Counter_0/inst/data0[25]
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.295     9.150 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.150    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[25]
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.572    14.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism              0.391    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X40Y33         FDCE (Setup_fdce_C_D)        0.029    15.315    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.732%)  route 2.982ns (78.268%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.740     5.374    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.827     6.657    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[4]
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.781 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_8/O
                         net (fo=1, routed)           0.425     7.206    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_8_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.330 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_4/O
                         net (fo=33, routed)          1.730     9.060    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_4_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I2_O)        0.124     9.184 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.184    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[27]
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.572    14.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.429    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X40Y33         FDCE (Setup_fdce_C_D)        0.031    15.355    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 2.210ns (58.830%)  route 1.547ns (41.170%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.372    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.570    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[2]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.227 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.461    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.695    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.018 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.823    Bounce_Timer_i/HZ_Counter_0/inst/data0[22]
    SLICE_X37Y32         LUT5 (Prop_lut5_I4_O)        0.306     9.129 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.129    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[22]
    SLICE_X37Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570    14.928    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/C
                         clock pessimism              0.428    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.031    15.352    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 2.320ns (62.368%)  route 1.400ns (37.632%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.372    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.570    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[2]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.227 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.461    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.695    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.127 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.785    Bounce_Timer_i/HZ_Counter_0/inst/data0[28]
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.307     9.092 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.092    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[28]
    SLICE_X39Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.571    14.929    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism              0.428    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X39Y33         FDCE (Setup_fdce_C_D)        0.031    15.353    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.882%)  route 2.791ns (77.118%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.746     5.380    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456     5.836 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/Q
                         net (fo=2, routed)           0.821     6.657    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[29]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.781 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.263     7.044    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.168 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.707     8.875    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.999 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.999    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[6]
    SLICE_X40Y28         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.567    14.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y28         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)        0.031    15.312    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 2.444ns (67.306%)  route 1.187ns (32.694%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.372    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.570    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[2]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.227 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.461    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.695    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.929    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.252 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.446     8.697    Bounce_Timer_i/HZ_Counter_0/inst/data0[30]
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.306     9.003 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.003    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[30]
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.572    14.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.391    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X40Y33         FDCE (Setup_fdce_C_D)        0.031    15.317    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 2.121ns (57.856%)  route 1.545ns (42.144%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.372    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.570    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[2]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.227 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.461    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.578    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.695    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.934 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.804     8.737    Bounce_Timer_i/HZ_Counter_0/inst/data0[23]
    SLICE_X37Y32         LUT5 (Prop_lut5_I4_O)        0.301     9.038 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.038    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[23]
    SLICE_X37Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570    14.928    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/C
                         clock pessimism              0.428    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.031    15.352    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  6.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.470    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.676    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.986    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.470    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075     1.545    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.074     1.683    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[1]
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.858     1.983    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.078     1.546    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.688    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X42Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.858     1.983    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.515     1.468    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.060     1.528    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.083     1.715    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt[0]
    SLICE_X43Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.760 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.760    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0__0
    SLICE_X43Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.858     1.983    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.092     1.573    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.802%)  route 0.115ns (41.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.115     1.747    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_in1_in
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.858     1.983    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.075     1.558    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.590     1.468    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.075     1.671    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X40Y36         LUT5 (Prop_lut5_I2_O)        0.099     1.770 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.770    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.858     1.983    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     1.560    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.788%)  route 0.131ns (48.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.469    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.131     1.741    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[2]
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.858     1.983    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.047     1.530    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.340%)  route 0.133ns (41.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.470    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.133     1.744    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.789    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.858     1.983    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     1.574    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.378%)  route 0.163ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.470    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.163     1.774    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X40Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     1.984    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y37         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070     1.554    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.470    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.717    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.986    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.516     1.470    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.017     1.487    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y36    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y36    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y30    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y36    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y36    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y29    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y30    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X39Y30    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.518ns (24.617%)  route 1.586ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.586     7.488    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y27         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565    14.923    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X40Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.874    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.518ns (24.617%)  route 1.586ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.586     7.488    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y27         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565    14.923    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X40Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.874    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.518ns (26.383%)  route 1.445ns (73.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.445     7.348    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y28         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.567    14.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y28         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.518ns (26.383%)  route 1.445ns (73.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.445     7.348    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y28         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.567    14.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y28         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.518ns (26.383%)  route 1.445ns (73.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.445     7.348    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y28         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.567    14.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y28         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.876    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.518ns (26.396%)  route 1.444ns (73.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.444     7.347    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y27         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.564    14.922    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/C
                         clock pessimism              0.428    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X39Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.910    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.518ns (26.396%)  route 1.444ns (73.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.444     7.347    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y27         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.564    14.922    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                         clock pessimism              0.428    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X39Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.910    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.518ns (26.396%)  route 1.444ns (73.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.444     7.347    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y27         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.564    14.922    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y27         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.428    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X39Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.910    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.840%)  route 1.278ns (71.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.278     7.180    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X43Y29         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X43Y29         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
                         clock pessimism              0.391    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.877    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.840%)  route 1.278ns (71.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.750     5.384    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.902 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          1.278     7.180    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X43Y29         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X43Y29         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
                         clock pessimism              0.391    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.877    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  7.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.045%)  route 0.192ns (53.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.192     1.822    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.854     1.979    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.045%)  route 0.192ns (53.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.192     1.822    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.854     1.979    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.460%)  route 0.274ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.274     1.904    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X40Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.460%)  route 0.274ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.274     1.904    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X40Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.460%)  route 0.274ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.274     1.904    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X40Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.460%)  route 0.274ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.274     1.904    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.856     1.981    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X40Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.152%)  route 0.266ns (61.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.266     1.896    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     1.978    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.152%)  route 0.266ns (61.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.266     1.896    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     1.978    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.152%)  route 0.266ns (61.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.266     1.896    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     1.978    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.471%)  route 0.312ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X38Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=50, routed)          0.312     1.942    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X43Y32         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.855     1.980    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X43Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X43Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.534    





