/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __DISP_DRV_PLATFORM_H__
#define __DISP_DRV_PLATFORM_H__

#include <linux/dma-mapping.h>
//#include "mt-plat/mtk_gpio.h"
/* #include <mach/mt_reg_base.h> */
/* #include <mach/mt_irq.h> */
#include "mt-plat/sync_write.h"
#include "disp_assert_layer.h"

#include "ddp_hal.h"
#include "ddp_drv.h"
#include "ddp_path.h"

/* #include <mach/mt6585_pwm.h> */
/* #include <mach/boot.h> */

#define ALIGN_TO(x, n)  (((x) + ((n) - 1)) & ~((n) - 1))

#if defined(CONFIG_FPGA_EARLY_PORTING) || !defined(CONFIG_MTK_GPU_SUPPORT)
/* SW 3D already use 32 */
#define MTK_FB_ALIGNMENT 32 /* SW 3D */
#else
#define MTK_FB_ALIGNMENT 32 /* HW 3D */
#endif

/* Wrap SPM/MMDVFS code for early porting */
/* #define MTK_FB_SPM_SUPPORT */
/* #define MTK_FB_MMDVFS_SUPPORT */
/* #define MTK_FB_SHARE_WDMA0_SUPPORT */

/* #define SUPPORT_MMPROFILE */
#ifdef CONFIG_MTK_IOMNMU_V2
#define MTK_FB_ION_SUPPORT
#endif
//#define FPGA_DEBUG_PAN
//#define DISP_SYNC_ENABLE
#define VIDEO_LAYER_COUNT            (3)
/* #define HW_OVERLAY_COUNT                  (4) */

#ifdef CONFIG_MTK_ROUND_CORNER_SUPPORT
/* phy(4+1) + ext(3+2) */
#define PRIMARY_SESSION_INPUT_LAYER_COUNT (10)
#else
/* phy(4+2) + ext(3+3) */
#define PRIMARY_SESSION_INPUT_LAYER_COUNT (12)
#endif
/* 2 is enough, no need ext layer */
#define EXTERNAL_SESSION_INPUT_LAYER_COUNT (2)
/* 2 is enough, no need ext layer */
#define MEMORY_SESSION_INPUT_LAYER_COUNT (2)
#define DISP_SESSION_OVL_TIMELINE_ID(x)	(x)

/* Display HW Capabilities */
#define DISP_HW_MODE_CAP DISP_OUTPUT_CAP_SWITCHABLE
#define DISP_HW_PASS_MODE DISP_OUTPUT_CAP_SINGLE_PASS
#define DISP_HW_MAX_LAYER 4

enum DISP_SESSION_ENUM {
	DISP_SESSION_OUTPUT_TIMELINE_ID = PRIMARY_SESSION_INPUT_LAYER_COUNT,
	DISP_SESSION_PRESENT_TIMELINE_ID,
	DISP_SESSION_OUTPUT_INTERFACE_TIMELINE_ID,
	DISP_SESSION_TIMELINE_COUNT,
};

#define MAX_SESSION_COUNT					5

/* macros for display path hardware */
/* #define FBCONFIG_SHOULD_KICK_IDLEMGR */

/* Other platform-dependent features */
/* #define DISP_PATH_DELAYED_TRIGGER_33ms_SUPPORT */
/* #define DISP_PLATFORM_HAS_SHADOW_REG */

/* define MET ready to use*/
/* #define CONFIG_MTK_MET */

#endif				/* __DISP_DRV_PLATFORM_H__ */
