{"vcs1":{"timestamp_begin":1698966613.465862961, "rt":0.35, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1698966613.870973629, "rt":0.41, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1698966614.318844134, "rt":0.29, "ut":0.07, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698966613.133264020}
{"VCS_COMP_START_TIME": 1698966613.133264020}
{"VCS_COMP_END_TIME": 1698966614.664387218}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222592}}
