blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_7,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
spram_512x72.v,verilog,xil_defaultlib,../../../../07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
