// Seed: 2963373180
module module_0 #(
    parameter id_1 = 32'd50
) (
    output _id_1,
    output id_2,
    input reg id_3,
    output logic id_4,
    output id_5
);
  always @(posedge id_1[1+1]) begin
    id_3[id_1 : 1] <= id_1[1'b0];
  end
  assign id_2 = 1;
endmodule
