// Seed: 1920130521
module module_0 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(posedge id_2) id_2)
  else $display;
  assign id_1 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
    , id_28, id_29,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    input supply0 id_10,
    output supply1 id_11
    , id_30,
    output supply0 id_12,
    input supply1 id_13,
    output tri1 id_14,
    output tri1 id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri1 id_18,
    output tri id_19,
    input tri0 id_20,
    input supply1 id_21,
    input tri1 id_22,
    output wor id_23,
    input uwire id_24,
    input wor id_25,
    input wor id_26
);
  module_0 modCall_1 (id_28);
endmodule
