##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Bluetooth_IntClock
		4.4::Critical Path Report for UART_JY901_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_JY901_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Bluetooth_IntClock:R)
		5.3::Critical Path Report for (UART_JY901_IntClock:R vs. UART_JY901_IntClock:R)
		5.4::Critical Path Report for (Clock:R vs. Clock:R)
		5.5::Critical Path Report for (UART_Bluetooth_IntClock:R vs. UART_Bluetooth_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock                    | Frequency: 47.65 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                | Frequency: 74.63 MHz  | Target: 64.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK             | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 64.00 MHz  | 
Clock: UART_Bluetooth_IntClock  | Frequency: 55.19 MHz  | Target: 0.08 MHz   | 
Clock: UART_JY901_IntClock      | Frequency: 50.98 MHz  | Target: 3.76 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock             Capture Clock            Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------  -----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock                    Clock                    1e+006           979013      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                UART_Bluetooth_IntClock  15625            2857        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                UART_JY901_IntClock      15625            2226        N/A              N/A         N/A              N/A         N/A              N/A         
UART_Bluetooth_IntClock  UART_Bluetooth_IntClock  1.30156e+007     12997505    N/A              N/A         N/A              N/A         N/A              N/A         
UART_JY901_IntClock      UART_JY901_IntClock      265625           246010      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
Pin_PWM_1(0)_PAD  25753         Clock:R           
Pin_PWM_2(0)_PAD  25983         Clock:R           
Pin_PWM_3(0)_PAD  25286         Clock:R           
Pin_PWM_4(0)_PAD  24766         Clock:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 47.65 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979013p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    3617   8327  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  13457  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  13457  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell10   3300  16757  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/ci         datapathcell11      0  16757  979013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 74.63 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                          synccell        1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/main_2         macrocell7      3243   4263   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/q              macrocell7      3350   7613   2226  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2316   9929   2226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Bluetooth_IntClock
*****************************************************
Clock: UART_Bluetooth_IntClock
Frequency: 55.19 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997505p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -5360
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13010265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12760
-------------------------------------   ----- 
End-of-path arrival time (ps)           12760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q            macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/main_3  macrocell2    5848   7098  12997505  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/q       macrocell2    3350  10448  12997505  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/load   count7cell    2312  12760  12997505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_JY901_IntClock
*************************************************
Clock: UART_JY901_IntClock
Frequency: 50.98 MHz | Target: 3.76 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY901:BUART:sRX:RxBitCounter\/clock
Path slack     : 246010p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -5360
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         260265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14255
-------------------------------------   ----- 
End-of-path arrival time (ps)           14255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q            macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_counter_load\/main_0  macrocell6    7336   8586  246010  RISE       1
\UART_JY901:BUART:rx_counter_load\/q       macrocell6    3350  11936  246010  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/load   count7cell    2318  14255  246010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_JY901_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                          synccell        1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/main_2         macrocell7      3243   4263   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/q              macrocell7      3350   7613   2226  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2316   9929   2226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Bluetooth_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2857p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9298
-------------------------------------   ---- 
End-of-path arrival time (ps)           9298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                          synccell        1020   1020   2857  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/main_2         macrocell3      2694   3714   2857  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/q              macrocell3      3350   7064   2857  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2233   9298   2857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (UART_JY901_IntClock:R vs. UART_JY901_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY901:BUART:sRX:RxBitCounter\/clock
Path slack     : 246010p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -5360
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         260265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14255
-------------------------------------   ----- 
End-of-path arrival time (ps)           14255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q            macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_counter_load\/main_0  macrocell6    7336   8586  246010  RISE       1
\UART_JY901:BUART:rx_counter_load\/q       macrocell6    3350  11936  246010  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/load   count7cell    2318  14255  246010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


5.4::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979013p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    3617   8327  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  13457  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  13457  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell10   3300  16757  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/ci         datapathcell11      0  16757  979013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1


5.5::Critical Path Report for (UART_Bluetooth_IntClock:R vs. UART_Bluetooth_IntClock:R)
***************************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997505p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -5360
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13010265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12760
-------------------------------------   ----- 
End-of-path arrival time (ps)           12760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q            macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/main_3  macrocell2    5848   7098  12997505  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/q       macrocell2    3350  10448  12997505  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/load   count7cell    2312  12760  12997505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                          synccell        1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/main_2         macrocell7      3243   4263   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/q              macrocell7      3350   7613   2226  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2316   9929   2226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2857p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9298
-------------------------------------   ---- 
End-of-path arrival time (ps)           9298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                          synccell        1020   1020   2857  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/main_2         macrocell3      2694   3714   2857  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/q              macrocell3      3350   7064   2857  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2233   9298   2857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 7528p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out  synccell      1020   1020   2857  RISE       1
MODIN3_1/main_4           macrocell24   3567   4587   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 7528p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out  synccell      1020   1020   2857  RISE       1
MODIN3_0/main_3           macrocell25   3567   4587   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 7528p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                   synccell      1020   1020   2857  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_7  macrocell26   3567   4587   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_state_0\/main_10
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 7829p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_state_0\/main_10  macrocell29   3266   4286   7829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_state_2\/main_9
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 7829p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                  synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_state_2\/main_9  macrocell32   3266   4286   7829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:pollcount_1\/main_4
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:pollcount_1\/main_4  macrocell35   3257   4277   7838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:pollcount_0\/main_3
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:pollcount_0\/main_3  macrocell36   3257   4277   7838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_last\/main_0
Capture Clock  : \UART_JY901:BUART:rx_last\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out               synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_last\/main_0  macrocell38   3257   4277   7838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_last\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_status_3\/main_7
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 7844p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#17 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_status_3\/main_7  macrocell37   3251   4271   7844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 8392p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                  synccell      1020   1020   2857  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_9  macrocell21   2703   3723   8392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_last\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_last\/clock_0
Path slack     : 8392p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out               synccell      1020   1020   2857  RISE       1
\UART_Bluetooth:BUART:rx_last\/main_0  macrocell27   2703   3723   8392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_last\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 8401p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                   synccell      1020   1020   2857  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_10  macrocell18   2694   3714   8401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY901:BUART:sRX:RxBitCounter\/clock
Path slack     : 246010p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -5360
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         260265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14255
-------------------------------------   ----- 
End-of-path arrival time (ps)           14255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q            macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_counter_load\/main_0  macrocell6    7336   8586  246010  RISE       1
\UART_JY901:BUART:rx_counter_load\/q       macrocell6    3350  11936  246010  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/load   count7cell    2318  14255  246010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 252883p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         259615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_0\/q                macrocell29     1250   1250  248421  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   5482   6732  252883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_JY901:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_JY901:BUART:sRX:RxSts\/clock
Path slack     : 252951p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         265125

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  252951  RISE       1
\UART_JY901:BUART:rx_status_4\/main_1                 macrocell8      2927   6507  252951  RISE       1
\UART_JY901:BUART:rx_status_4\/q                      macrocell8      3350   9857  252951  RISE       1
\UART_JY901:BUART:sRX:RxSts\/status_4                 statusicell3    2317  12174  252951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 253529p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q         macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_0  macrocell30   7336   8586  253529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 253529p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q               macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_0  macrocell34   7336   8586  253529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_0
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 253529p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q        macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_status_3\/main_0  macrocell37   7336   8586  253529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 253555p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q       macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_state_0\/main_0  macrocell29   7310   8560  253555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 253555p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q       macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_state_3\/main_0  macrocell31   7310   8560  253555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 253555p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q       macrocell28   1250   1250  246010  RISE       1
\UART_JY901:BUART:rx_state_2\/main_0  macrocell32   7310   8560  253555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 254107p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         259615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_1\/q                macrocell28     1250   1250  246010  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   4258   5508  254107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 254211p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         259615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  254211  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   4154   5404  254211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 255387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_0\/q       macrocell29   1250   1250  248421  RISE       1
\UART_JY901:BUART:rx_state_0\/main_1  macrocell29   5478   6728  255387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 255387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_0\/q       macrocell29   1250   1250  248421  RISE       1
\UART_JY901:BUART:rx_state_3\/main_1  macrocell31   5478   6728  255387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 255387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_0\/q       macrocell29   1250   1250  248421  RISE       1
\UART_JY901:BUART:rx_state_2\/main_1  macrocell32   5478   6728  255387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 255939p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_0\/q         macrocell29   1250   1250  248421  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_1  macrocell30   4926   6176  255939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 255939p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_0\/q               macrocell29   1250   1250  248421  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_1  macrocell34   4926   6176  255939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_1
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 255939p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_0\/q        macrocell29   1250   1250  248421  RISE       1
\UART_JY901:BUART:rx_status_3\/main_1  macrocell37   4926   6176  255939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 256012p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  254211  RISE       1
\UART_JY901:BUART:rx_state_0\/main_2   macrocell29   4853   6103  256012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 256012p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  254211  RISE       1
\UART_JY901:BUART:rx_state_3\/main_2   macrocell31   4853   6103  256012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 256012p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  254211  RISE       1
\UART_JY901:BUART:rx_state_2\/main_2   macrocell32   4853   6103  256012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 256023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  254211  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_2  macrocell30   4842   6092  256023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_2
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 256023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  254211  RISE       1
\UART_JY901:BUART:rx_status_3\/main_2  macrocell37   4842   6092  256023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_4
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 256656p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_2\/q       macrocell32   1250   1250  249687  RISE       1
\UART_JY901:BUART:rx_state_0\/main_4  macrocell29   4209   5459  256656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_4
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 256656p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_2\/q       macrocell32   1250   1250  249687  RISE       1
\UART_JY901:BUART:rx_state_3\/main_4  macrocell31   4209   5459  256656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_4
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 256656p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_2\/q       macrocell32   1250   1250  249687  RISE       1
\UART_JY901:BUART:rx_state_2\/main_4  macrocell32   4209   5459  256656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_JY901:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_JY901:BUART:rx_bitclk_enable\/clock_0
Path slack     : 256764p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  256764  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/main_1   macrocell33   3411   5351  256764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_JY901:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_JY901:BUART:rx_bitclk_enable\/clock_0
Path slack     : 256767p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  256767  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/main_0   macrocell33   3408   5348  256767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 257206p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_2\/q         macrocell32   1250   1250  249687  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_4  macrocell30   3659   4909  257206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 257206p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_2\/q               macrocell32   1250   1250  249687  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_3  macrocell34   3659   4909  257206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_4
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 257206p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_2\/q        macrocell32   1250   1250  249687  RISE       1
\UART_JY901:BUART:rx_status_3\/main_4  macrocell37   3659   4909  257206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_JY901:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_JY901:BUART:rx_bitclk_enable\/clock_0
Path slack     : 257248p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  257248  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/main_2   macrocell33   2927   4867  257248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_6
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 257287p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:pollcount_0\/q       macrocell36   1250   1250  251835  RISE       1
\UART_JY901:BUART:rx_status_3\/main_6  macrocell37   3578   4828  257287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:pollcount_1\/main_3
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 257288p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:pollcount_0\/q       macrocell36   1250   1250  251835  RISE       1
\UART_JY901:BUART:pollcount_1\/main_3  macrocell35   3577   4827  257288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:pollcount_0\/main_2
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 257288p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:pollcount_0\/q       macrocell36   1250   1250  251835  RISE       1
\UART_JY901:BUART:pollcount_0\/main_2  macrocell36   3577   4827  257288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_state_0\/main_6
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 257377p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  257377  RISE       1
\UART_JY901:BUART:rx_state_0\/main_6         macrocell29   2798   4738  257377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_state_3\/main_6
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 257377p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  257377  RISE       1
\UART_JY901:BUART:rx_state_3\/main_6         macrocell31   2798   4738  257377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_state_2\/main_6
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 257377p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  257377  RISE       1
\UART_JY901:BUART:rx_state_2\/main_6         macrocell32   2798   4738  257377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_state_0\/main_5
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 257380p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  257380  RISE       1
\UART_JY901:BUART:rx_state_0\/main_5         macrocell29   2795   4735  257380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_state_3\/main_5
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 257380p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  257380  RISE       1
\UART_JY901:BUART:rx_state_3\/main_5         macrocell31   2795   4735  257380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_state_2\/main_5
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 257380p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  257380  RISE       1
\UART_JY901:BUART:rx_state_2\/main_5         macrocell32   2795   4735  257380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 257389p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  257377  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_6       macrocell30   2786   4726  257389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 257393p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  257380  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_5       macrocell30   2782   4722  257393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_9
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 257416p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:pollcount_0\/q      macrocell36   1250   1250  251835  RISE       1
\UART_JY901:BUART:rx_state_0\/main_9  macrocell29   3449   4699  257416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_1\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_5
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 257503p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:pollcount_1\/q       macrocell35   1250   1250  251880  RISE       1
\UART_JY901:BUART:rx_status_3\/main_5  macrocell37   3362   4612  257503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_1\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_8
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 257506p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:pollcount_1\/q      macrocell35   1250   1250  251880  RISE       1
\UART_JY901:BUART:rx_state_0\/main_8  macrocell29   3359   4609  257506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_JY901:BUART:pollcount_1\/main_0
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 257513p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  256767  RISE       1
\UART_JY901:BUART:pollcount_1\/main_0        macrocell35   2662   4602  257513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_JY901:BUART:pollcount_0\/main_0
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 257513p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  256767  RISE       1
\UART_JY901:BUART:pollcount_0\/main_0        macrocell36   2662   4602  257513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_JY901:BUART:pollcount_1\/main_1
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 257514p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  256764  RISE       1
\UART_JY901:BUART:pollcount_1\/main_1        macrocell35   2661   4601  257514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_JY901:BUART:pollcount_0\/main_1
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 257514p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  256764  RISE       1
\UART_JY901:BUART:pollcount_0\/main_1        macrocell36   2661   4601  257514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_state_0\/main_7
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 257550p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  257550  RISE       1
\UART_JY901:BUART:rx_state_0\/main_7         macrocell29   2625   4565  257550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_state_3\/main_7
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 257550p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  257550  RISE       1
\UART_JY901:BUART:rx_state_3\/main_7         macrocell31   2625   4565  257550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_state_2\/main_7
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 257550p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  257550  RISE       1
\UART_JY901:BUART:rx_state_2\/main_7         macrocell32   2625   4565  257550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 257559p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  257550  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_7       macrocell30   2616   4556  257559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_1\/q
Path End       : \UART_JY901:BUART:pollcount_1\/main_2
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 257772p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:pollcount_1\/q       macrocell35   1250   1250  251880  RISE       1
\UART_JY901:BUART:pollcount_1\/main_2  macrocell35   3093   4343  257772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 258057p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_3\/q         macrocell31   1250   1250  250539  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_3  macrocell30   2808   4058  258057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 258057p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_3\/q               macrocell31   1250   1250  250539  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_2  macrocell34   2808   4058  258057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_3
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 258057p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_3\/q        macrocell31   1250   1250  250539  RISE       1
\UART_JY901:BUART:rx_status_3\/main_3  macrocell37   2808   4058  258057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 258063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_3\/q       macrocell31   1250   1250  250539  RISE       1
\UART_JY901:BUART:rx_state_0\/main_3  macrocell29   2802   4052  258063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 258063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_3\/q       macrocell31   1250   1250  250539  RISE       1
\UART_JY901:BUART:rx_state_3\/main_3  macrocell31   2802   4052  258063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 258063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_state_3\/q       macrocell31   1250   1250  250539  RISE       1
\UART_JY901:BUART:rx_state_2\/main_3  macrocell32   2802   4052  258063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_last\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_8
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 258574p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_last\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_last\/q          macrocell38   1250   1250  258574  RISE       1
\UART_JY901:BUART:rx_state_2\/main_8  macrocell32   2291   3541  258574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_load_fifo\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 258632p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                            -3130
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         262495

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_load_fifo\/q            macrocell30     1250   1250  254797  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   2613   3863  258632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_status_3\/q
Path End       : \UART_JY901:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_JY901:BUART:sRX:RxSts\/clock
Path slack     : 260973p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   265625
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         265125

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_JY901:BUART:rx_status_3\/q       macrocell37    1250   1250  260973  RISE       1
\UART_JY901:BUART:sRX:RxSts\/status_3  statusicell3   2902   4152  260973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979013p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    3617   8327  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  13457  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  13457  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell10   3300  16757  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/ci         datapathcell11      0  16757  979013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 982313p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13457
-------------------------------------   ----- 
End-of-path arrival time (ps)           13457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    3617   8327  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  13457  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  13457  982313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984248p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2892   6392  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  11522  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  11522  984248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984347p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2793   6293  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11423  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11423  984347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984596p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2544   6044  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11174  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11174  984596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985613p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    3617   8327  985613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985614p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell10   3616   8326  985614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Control:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986634p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12866
-------------------------------------   ----- 
End-of-path arrival time (ps)           12866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0       datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0       datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:status_tc\/main_1         macrocell10      2551   7261  986634  RISE       1
\Timer_Control:TimerUDB:status_tc\/q              macrocell10      3350  10611  986634  RISE       1
\Timer_Control:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2255  12866  986634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:rstSts:stsreg\/clock               statusicell4        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986693p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  979013  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell11   2537   7247  986693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987428p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  984248  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell1      2908   6408  987428  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell1      3350   9758  987428  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  12072  987428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987548p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2892   6392  987548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987550p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6390
-------------------------------------   ---- 
End-of-path arrival time (ps)           6390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984248  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2890   6390  987550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987647p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2793   6293  987647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987653p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2787   6287  987653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987896p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2544   6044  987896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987896p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984596  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2544   6044  987896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988168p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  985442  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   4562   5772  988168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988742p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  985442  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   3988   5198  988742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 989040p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  983495  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell11   3690   4900  989040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989400p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  986100  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3290   4540  989400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989416p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  986100  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3274   4524  989416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989675p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  986505  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3015   4265  989675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989805p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  986505  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2885   4135  989805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 990091p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  983495  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell10   2639   3849  990091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 990095p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  983495  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell9   2635   3845  990095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2205/main_1
Capture Clock  : Net_2205/clock_0
Path slack     : 990318p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  990318  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  990318  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  990318  RISE       1
Net_2205/main_1                        macrocell16     2302   6172  990318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2205/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2173/main_1
Capture Clock  : Net_2173/clock_0
Path slack     : 990381p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  990381  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  990381  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  990381  RISE       1
Net_2173/main_1                        macrocell13     2239   6109  990381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2173/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2161/main_1
Capture Clock  : Net_2161/clock_0
Path slack     : 990438p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990438  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990438  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990438  RISE       1
Net_2161/main_1                        macrocell15     2302   6052  990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_775/main_1
Capture Clock  : Net_775/clock_0
Path slack     : 990496p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990496  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990496  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990496  RISE       1
Net_775/main_1                         macrocell12     2244   5994  990496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_2161/main_0
Capture Clock  : Net_2161/clock_0
Path slack     : 991997p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  986100  RISE       1
Net_2161/main_0                  macrocell15   3243   4493  991997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_2205/main_0
Capture Clock  : Net_2205/clock_0
Path slack     : 991997p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  986100  RISE       1
Net_2205/main_0                  macrocell16   3243   4493  991997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2205/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_775/main_0
Capture Clock  : Net_775/clock_0
Path slack     : 992237p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  986505  RISE       1
Net_775/main_0                   macrocell12   3003   4253  992237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_2173/main_0
Capture Clock  : Net_2173/clock_0
Path slack     : 992237p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  986505  RISE       1
Net_2173/main_0                  macrocell13   3003   4253  992237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2173/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992954  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell14    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 993030p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  993030  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell11    2250   3460  993030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997505p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -5360
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13010265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12760
-------------------------------------   ----- 
End-of-path arrival time (ps)           12760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q            macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/main_3  macrocell2    5848   7098  12997505  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/q       macrocell2    3350  10448  12997505  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/load   count7cell    2312  12760  12997505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bluetooth:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxSts\/clock
Path slack     : 13002311p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                       -500
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13015125

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12814
-------------------------------------   ----- 
End-of-path arrival time (ps)           12814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13002311  RISE       1
\UART_Bluetooth:BUART:rx_status_4\/main_1                 macrocell4      3573   7153  13002311  RISE       1
\UART_Bluetooth:BUART:rx_status_4\/q                      macrocell4      3350  10503  13002311  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/status_4                 statusicell2    2311  12814  13002311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/clock                     statusicell2        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13002968p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -6010
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13009615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  13002968  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   5397   6647  13002968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13004180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q       macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_4  macrocell20   6685   7935  13004180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13004180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q       macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_4  macrocell21   6685   7935  13004180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13004446p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q        macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_4  macrocell26   6419   7669  13004446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13004671p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -6010
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13009615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q                macrocell17     1250   1250  12999235  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   3694   4944  13004671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13004719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q       macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_4  macrocell18   6146   7396  13004719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13004936p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13002968  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_2   macrocell20   5929   7179  13004936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13004936p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13002968  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_2   macrocell21   5929   7179  13004936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13004953p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13002968  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_2   macrocell18   5912   7162  13004953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13005017p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q         macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_4  macrocell19   5848   7098  13005017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13005017p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q               macrocell21   1250   1250  12997505  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_3  macrocell23   5848   7098  13005017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13005198p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -6010
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13009615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q                macrocell18     1250   1250  12998378  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   3167   4417  13005198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13005318p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q        macrocell18   1250   1250  12998378  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_1  macrocell26   5547   6797  13005318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13005346p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13005346  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_8         macrocell18   4829   6769  13005346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13005367p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13005367  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_9         macrocell18   4808   6748  13005367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13005549p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13005549  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_5         macrocell20   4626   6566  13005549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13005549p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13005549  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_6         macrocell21   4626   6566  13005549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13005879p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13005346  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_6         macrocell20   4296   6236  13005879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13005879p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13005346  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_7         macrocell21   4296   6236  13005879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13005890p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q         macrocell18   1250   1250  12998378  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_1  macrocell19   4975   6225  13005890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13005890p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q               macrocell18   1250   1250  12998378  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_1  macrocell23   4975   6225  13005890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13005899p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13005367  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_7         macrocell20   4276   6216  13005899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13005899p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13005367  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_8         macrocell21   4276   6216  13005899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13005549  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_7         macrocell18   4104   6044  13006071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006251p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q       macrocell17   1250   1250  12999235  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_0  macrocell18   4614   5864  13006251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13006747p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q         macrocell17   1250   1250  12999235  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_0  macrocell19   4118   5368  13006747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006747p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q               macrocell17   1250   1250  12999235  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_0  macrocell23   4118   5368  13006747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13006769p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q        macrocell17   1250   1250  12999235  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_0  macrocell26   4096   5346  13006769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13006794p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q       macrocell17   1250   1250  12999235  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_0  macrocell20   4071   5321  13006794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13006794p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q       macrocell17   1250   1250  12999235  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_0  macrocell21   4071   5321  13006794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007245p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q         macrocell20   1250   1250  12999733  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_3  macrocell19   3620   4870  13007245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007245p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q               macrocell20   1250   1250  12999733  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_2  macrocell23   3620   4870  13007245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13007261p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q        macrocell20   1250   1250  12999733  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_3  macrocell26   3604   4854  13007261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007483p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                macrocell24   1250   1250  13001939  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_5  macrocell18   3382   4632  13007483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007500p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                macrocell25   1250   1250  13001957  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_6  macrocell18   3365   4615  13007500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007533p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13005367  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_7       macrocell19   2642   4582  13007533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007535p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13005346  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_6       macrocell19   2640   4580  13007535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007725p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q       macrocell18   1250   1250  12998378  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_1  macrocell18   3140   4390  13007725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007738p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q       macrocell18   1250   1250  12998378  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_1  macrocell20   3127   4377  13007738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007738p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q       macrocell18   1250   1250  12998378  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_1  macrocell21   3127   4377  13007738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007837p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13005549  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_5       macrocell19   2338   4278  13007837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Bluetooth:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13007849  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/main_2   macrocell22   2326   4266  13007849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bluetooth:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13007861  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/main_1   macrocell22   2314   4254  13007861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13007861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13007861  RISE       1
MODIN3_1/main_1                                  macrocell24   2314   4254  13007861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 13007861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13007861  RISE       1
MODIN3_0/main_1                                  macrocell25   2314   4254  13007861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bluetooth:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007863p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13007863  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/main_0   macrocell22   2312   4252  13007863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13007863p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13007863  RISE       1
MODIN3_1/main_0                                  macrocell24   2312   4252  13007863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 13007863p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13007863  RISE       1
MODIN3_0/main_0                                  macrocell25   2312   4252  13007863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_load_fifo\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008034p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3130
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012495

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_load_fifo\/q            macrocell19     1250   1250  13004998  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   3211   4461  13008034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13008076p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13002968  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_2  macrocell26   2789   4039  13008076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13008091p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  13002968  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_2  macrocell19   2774   4024  13008091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13008220p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell25   1250   1250  13001957  RISE       1
MODIN3_1/main_3  macrocell24   2645   3895  13008220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 13008220p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell25   1250   1250  13001957  RISE       1
MODIN3_0/main_2  macrocell25   2645   3895  13008220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13008220p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                 macrocell25   1250   1250  13001957  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_6  macrocell26   2645   3895  13008220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13008229p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell24   1250   1250  13001939  RISE       1
MODIN3_1/main_2  macrocell24   2636   3886  13008229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13008229p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                 macrocell24   1250   1250  13001939  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_5  macrocell26   2636   3886  13008229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13008324p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q       macrocell20   1250   1250  12999733  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_3  macrocell18   2541   3791  13008324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13008330p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q       macrocell20   1250   1250  12999733  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_3  macrocell20   2535   3785  13008330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13008330p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q       macrocell20   1250   1250  12999733  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_3  macrocell21   2535   3785  13008330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_last\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13008609p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_last\/q          macrocell27   1250   1250  13008609  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_5  macrocell21   2256   3506  13008609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_status_3\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxSts\/clock
Path slack     : 13010942p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                       -500
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13015125

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_status_3\/q       macrocell26    1250   1250  13010942  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/status_3  statusicell2   2933   4183  13010942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

