Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Mar 17 17:36:45 2023
| Host         : big24.seas.upenn.edu running 64-bit openSUSE Leap 15.4
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                                                                                                  Path #1                                                                                                                                                                                                                                                                                                                 |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 57.250                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Path Delay                | 56.999                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Logic Delay               | 14.572(26%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Net Delay                 | 42.427(74%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Clock Skew                | -0.053                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Slack                     | 0.130                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Logic Levels              | 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Routes                    | 62                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Logical Path              | FDRE-(3)-LUT6-(1)-LUT2-(16)-LUT6-(61)-LUT2-(1)-CARRY4-LUT6-(1)-CARRY4-(1)-CARRY4-LUT4-(1)-LUT4-(1)-CARRY4-(42)-LUT6-(9)-LUT6-(1)-CARRY4-(69)-LUT3-(2)-LUT6-(1)-CARRY4-(53)-LUT5-(8)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT3-(2)-LUT6-(1)-CARRY4-(49)-LUT5-(4)-LUT6-(1)-CARRY4-(56)-LUT3-(5)-LUT6-(1)-CARRY4-(56)-LUT5-(9)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT5-(10)-LUT6-(1)-CARRY4-(61)-LUT5-(10)-LUT6-(1)-CARRY4-(59)-LUT5-(10)-LUT6-(1)-CARRY4-(60)-LUT5-(9)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT5-(8)-LUT6-(1)-CARRY4-(58)-LUT5-(3)-LUT6-(1)-CARRY4-(4)-LUT2-(15)-LUT6-(1)-LUT6-(1)-LUT6-(4)-LUT2-(3)-CARRY4-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(1)-FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| BRAM                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Config Crossings          | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| High Fanout               | 97                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Start Point Pin           | state_reg[30]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| End Point Pin             | state_reg[2]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+-----+----+-----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1  |  2 |  3  |  4 |  5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 57 | 58 | 59 | 62 | 63 |
+------------------------------------+-------------+----+-----+----+-----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  4 | 351 | 34 | 211 | 94 | 50 | 3 | 4 | 4 | 4 |  4 |  4 |  4 |  4 |  4 |  4 | 26 |  2 |  2 |  1 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 |  24 |  0 |   0 |  0 |  0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 16 |  24 | 29 |   5 |  0 |  0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+-----+----+-----+----+----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


