

================================================================
== Vivado HLS Report for 'aesl_mux_load_4i368P'
================================================================
* Date:           Thu Jan 25 10:43:58 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        RSECore
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.61ns
ST_1: StgValue_2 (6)  [1/1] 0.00ns
entry_ifconv:0  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)

ST_1: tmp (7)  [1/1] 0.00ns
entry_ifconv:1  %tmp = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %empty)

ST_1: parity_buffer_3_load (8)  [1/1] 0.00ns
entry_ifconv:2  %parity_buffer_3_load = load i368* @parity_buffer_3, align 16

ST_1: parity_buffer_0_load (9)  [1/1] 0.00ns
entry_ifconv:3  %parity_buffer_0_load = load i368* @parity_buffer_0, align 16

ST_1: parity_buffer_1_load (10)  [1/1] 0.00ns
entry_ifconv:4  %parity_buffer_1_load = load i368* @parity_buffer_1, align 16

ST_1: parity_buffer_2_load (11)  [1/1] 0.00ns
entry_ifconv:5  %parity_buffer_2_load = load i368* @parity_buffer_2, align 16

ST_1: sel_tmp (12)  [1/1] 0.51ns
entry_ifconv:6  %sel_tmp = icmp eq i2 %tmp, 0

ST_1: sel_tmp2 (13)  [1/1] 0.51ns
entry_ifconv:7  %sel_tmp2 = icmp eq i2 %tmp, 1

ST_1: sel_tmp4 (14)  [1/1] 0.51ns
entry_ifconv:8  %sel_tmp4 = icmp eq i2 %tmp, -2

ST_1: newSel (15)  [1/1] 0.00ns (grouped into LUT with out node newSel3)
entry_ifconv:9  %newSel = select i1 %sel_tmp4, i368 %parity_buffer_2_load, i368 %parity_buffer_1_load

ST_1: or_cond (16)  [1/1] 0.00ns (grouped into LUT with out node newSel3)
entry_ifconv:10  %or_cond = or i1 %sel_tmp4, %sel_tmp2

ST_1: newSel1 (17)  [1/1] 0.55ns (out node of the LUT)
entry_ifconv:11  %newSel1 = select i1 %sel_tmp, i368 %parity_buffer_0_load, i368 %parity_buffer_3_load

ST_1: newSel3 (18)  [1/1] 0.55ns (out node of the LUT)
entry_ifconv:12  %newSel3 = select i1 %or_cond, i368 %newSel, i368 %newSel1

ST_1: StgValue_15 (19)  [1/1] 0.00ns
entry_ifconv:13  ret i368 %newSel3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parity_buffer_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ parity_buffer_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ parity_buffer_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ parity_buffer_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2           (specclockdomain) [ 00]
tmp                  (read           ) [ 00]
parity_buffer_3_load (load           ) [ 00]
parity_buffer_0_load (load           ) [ 00]
parity_buffer_1_load (load           ) [ 00]
parity_buffer_2_load (load           ) [ 00]
sel_tmp              (icmp           ) [ 01]
sel_tmp2             (icmp           ) [ 00]
sel_tmp4             (icmp           ) [ 01]
newSel               (select         ) [ 00]
or_cond              (or             ) [ 01]
newSel1              (select         ) [ 00]
newSel3              (select         ) [ 00]
StgValue_15          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="parity_buffer_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parity_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="parity_buffer_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parity_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="parity_buffer_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parity_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="parity_buffer_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parity_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="default"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="tmp_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="2" slack="0"/>
<pin id="26" dir="0" index="1" bw="2" slack="0"/>
<pin id="27" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="parity_buffer_3_load_load_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="368" slack="0"/>
<pin id="32" dir="1" index="1" bw="368" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parity_buffer_3_load/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="parity_buffer_0_load_load_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="368" slack="0"/>
<pin id="36" dir="1" index="1" bw="368" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parity_buffer_0_load/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="parity_buffer_1_load_load_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="368" slack="0"/>
<pin id="40" dir="1" index="1" bw="368" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parity_buffer_1_load/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="parity_buffer_2_load_load_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="368" slack="0"/>
<pin id="44" dir="1" index="1" bw="368" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parity_buffer_2_load/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sel_tmp_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="2" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sel_tmp2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sel_tmp4_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="0"/>
<pin id="60" dir="0" index="1" bw="2" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="newSel_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="368" slack="0"/>
<pin id="67" dir="0" index="2" bw="368" slack="0"/>
<pin id="68" dir="1" index="3" bw="368" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="or_cond_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="newSel1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="368" slack="0"/>
<pin id="81" dir="0" index="2" bw="368" slack="0"/>
<pin id="82" dir="1" index="3" bw="368" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="newSel3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="368" slack="0"/>
<pin id="89" dir="0" index="2" bw="368" slack="0"/>
<pin id="90" dir="1" index="3" bw="368" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="24" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="42" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="38" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="58" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="52" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="46" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="30" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="64" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="78" pin="3"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: aesl_mux_load_4i368P : empty | {1 }
	Port: aesl_mux_load_4i368P : parity_buffer_3 | {1 }
	Port: aesl_mux_load_4i368P : parity_buffer_0 | {1 }
	Port: aesl_mux_load_4i368P : parity_buffer_1 | {1 }
	Port: aesl_mux_load_4i368P : parity_buffer_2 | {1 }
  - Chain level:
	State 1
		newSel : 1
		or_cond : 1
		newSel1 : 1
		newSel3 : 1
		StgValue_15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|          |  newSel_fu_64  |    0    |   368   |
|  select  |  newSel1_fu_78 |    0    |   368   |
|          |  newSel3_fu_86 |    0    |   368   |
|----------|----------------|---------|---------|
|          |  sel_tmp_fu_46 |    0    |    8    |
|   icmp   | sel_tmp2_fu_52 |    0    |    8    |
|          | sel_tmp4_fu_58 |    0    |    8    |
|----------|----------------|---------|---------|
|    or    |  or_cond_fu_72 |    0    |    9    |
|----------|----------------|---------|---------|
|   read   | tmp_read_fu_24 |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |   1137  |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1137  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |  1137  |
+-----------+--------+--------+
