
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    PVILLA-X250
Date:        Mon Feb 05 21:19:32 2018
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log leon3mp_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr"

Running: synthesis in foreground



Running leon3mp_syn|synthesis


Running: compile (Compile) on leon3mp_syn|synthesis
# Mon Feb 05 21:19:32 2018


Running: compile_flow (Compile Process) on leon3mp_syn|synthesis
# Mon Feb 05 21:19:32 2018


Running: compiler (Compile Input) on leon3mp_syn|synthesis
# Mon Feb 05 21:19:32 2018

Copied C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_comp.srs to C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srs


compiler completed
# Mon Feb 05 21:20:06 2018

Return Code: 0
Run Time:00h:00m:34s


Running: multi_srs_gen (Multi-srs Generator) on leon3mp_syn|synthesis
# Mon Feb 05 21:20:06 2018


multi_srs_gen completed
# Mon Feb 05 21:20:07 2018

Return Code: 0
Run Time:00h:00m:01s

Copied C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_mult.srs to C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srs

Complete: Compile Process on leon3mp_syn|synthesis


Running: premap (Pre-mapping) on leon3mp_syn|synthesis
# Mon Feb 05 21:20:07 2018


premap completed with warnings
# Mon Feb 05 21:20:14 2018

Return Code: 1
Run Time:00h:00m:07s

Complete: Compile on leon3mp_syn|synthesis


Running: map (Map) on leon3mp_syn|synthesis
# Mon Feb 05 21:20:14 2018

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on leon3mp_syn|synthesis
# Mon Feb 05 21:20:14 2018

Copied C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_m.srm to C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srm


fpga_mapper completed with warnings
# Mon Feb 05 21:21:29 2018

Return Code: 1
Run Time:00h:01m:15s

Complete: Map on leon3mp_syn|synthesis

Complete: Logic Synthesis on leon3mp_syn|synthesis

TCL script complete: "leon3mp_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

