Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  PWMgeneration_top.vho
Sim SDF file          :  PWMgeneration_top__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File PWMgeneration_top_run_msim_gate_vhdl.do already exists - backing up current file as PWMgeneration_top_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do PWMgeneration_top_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {PWMgeneration_top.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 16:19:52 on Jun 16,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work PWMgeneration_top.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package fiftyfivenm_atom_pack
ModelSim-Altera Info: # -- Loading package fiftyfivenm_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Compiling entity PWMgeneration_top
ModelSim-Altera Info: # -- Compiling architecture structure of PWMgeneration_top
ModelSim-Altera Info: # End time: 16:19:52 on Jun 16,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 16:20:05 on Jun 16,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity PWMgeneration_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of PWMgeneration_tb
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Info: # End time: 16:20:05 on Jun 16,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 1
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/VHDL/PWMgenerationv1/PWMgeneration_top.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 16:20:05 on Jun 16,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/VHDL/PWMgenerationv1/PWMgeneration_top.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Compiling entity PWMgeneration_top
ModelSim-Altera Info: # -- Compiling architecture beh of PWMgeneration_top
ModelSim-Altera Info: # End time: 16:20:05 on Jun 16,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.pwmgeneration_tb
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.pwmgeneration_tb 
ModelSim-Altera Info: # Start time: 16:20:16 on Jun 16,2021
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading work.pwmgeneration_tb(testbench)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwmgeneration_top(beh)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftbwcji6".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftbwcji6
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: # End time: 16:21:54 on Jun 16,2021, Elapsed time: 0:01:38
ModelSim-Altera Info: # Errors: 0, Warnings: 2
Info: NativeLink simulation flow was successful
