#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc308205600 .scope module, "tb_modular_alu" "tb_modular_alu" 2 3;
 .timescale -9 -12;
v0x7fc308543ee0_0 .var "A", 31 0;
v0x7fc308543f90_0 .var "B", 31 0;
v0x7fc308544130_0 .var "M", 31 0;
v0x7fc3085441e0_0 .net "R", 31 0, v0x7fc308543ad0_0;  1 drivers
v0x7fc308544270_0 .var "op", 3 0;
S_0x7fc308205770 .scope module, "dut" "modular_alu_ext" 2 9, 3 1 0, S_0x7fc308205600;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 32 "M";
    .port_info 4 /OUTPUT 32 "R";
P_0x7fc308204ae0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x7fc308543700_0 .net "A", 31 0, v0x7fc308543ee0_0;  1 drivers
v0x7fc3085438b0_0 .net "B", 31 0, v0x7fc308543f90_0;  1 drivers
v0x7fc308543940_0 .net "M", 31 0, v0x7fc308544130_0;  1 drivers
v0x7fc308543ad0_0 .var "R", 31 0;
v0x7fc308543b60_0 .net "add_r", 31 0, L_0x7fc30854a800;  1 drivers
v0x7fc308543bf0_0 .net "div_r", 31 0, v0x7fc308543610_0;  1 drivers
v0x7fc308543c80_0 .net "mul_r", 31 0, L_0x7fc3085b95b0;  1 drivers
v0x7fc308543d10_0 .net "op", 3 0, v0x7fc308544270_0;  1 drivers
v0x7fc308543da0_0 .net "sub_r", 31 0, L_0x7fc30856d1a0;  1 drivers
E_0x7fc3082059f0/0 .event anyedge, v0x7fc308543d10_0, v0x7fc3080aef90_0, v0x7fc30850b4c0_0, v0x7fc308542850_0;
E_0x7fc3082059f0/1 .event anyedge, v0x7fc30819a1e0_0, v0x7fc30819a150_0, v0x7fc308543610_0, v0x7fc3080a1f30_0;
E_0x7fc3082059f0 .event/or E_0x7fc3082059f0/0, E_0x7fc3082059f0/1;
S_0x7fc3080ffad0 .scope function.vec4.s32, "pow" "pow" 3 28, 3 28 0, S_0x7fc308205770;
 .timescale -9 -12;
v0x7fc2ff70bfd0_0 .var "base", 31 0;
v0x7fc30812dcf0_0 .var "expn", 31 0;
v0x7fc3081afc50_0 .var/i "j", 31 0;
v0x7fc3081e8550_0 .var "mod", 31 0;
v0x7fc3081e6fc0_0 .var "p", 31 0;
; Variable pow is vec4 return value of scope S_0x7fc3080ffad0
v0x7fc3081e44c0_0 .var "res", 31 0;
TD_tb_modular_alu.dut.pow ;
    %load/vec4 v0x7fc2ff70bfd0_0;
    %load/vec4 v0x7fc3081e8550_0;
    %mod;
    %store/vec4 v0x7fc3081e6fc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc3081e44c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3081afc50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fc3081afc50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fc30812dcf0_0;
    %load/vec4 v0x7fc3081afc50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc3081e44c0_0;
    %load/vec4 v0x7fc3081e6fc0_0;
    %mul;
    %load/vec4 v0x7fc3081e8550_0;
    %mod;
    %store/vec4 v0x7fc3081e44c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fc3081e6fc0_0;
    %load/vec4 v0x7fc3081e6fc0_0;
    %mul;
    %load/vec4 v0x7fc3081e8550_0;
    %mod;
    %store/vec4 v0x7fc3081e6fc0_0, 0, 32;
    %load/vec4 v0x7fc3081afc50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc3081afc50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7fc3081e44c0_0;
    %ret/vec4 0, 0, 32;  Assign to pow (store_vec4_to_lval)
    %end;
S_0x7fc3080fe570 .scope module, "u0" "mod_add_gate" 3 7, 4 1 0, S_0x7fc308205770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "m";
    .port_info 3 /OUTPUT 32 "r";
P_0x7fc3081157d0 .param/l "W" 0 4 1, +C4<00000000000000000000000000100000>;
v0x7fc3080b5a70_0 .net "_", 0 0, L_0x7fc308558ef0;  1 drivers
v0x7fc3080b5b00_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc3080b4500_0 .net "b", 31 0, v0x7fc308543f90_0;  alias, 1 drivers
v0x7fc3080b45b0_0 .net "borrow", 0 0, L_0x7fc308566270;  1 drivers
v0x7fc3080b1a20_0 .net "diff", 31 0, L_0x7fc30855f590;  1 drivers
v0x7fc3080aef00_0 .net "m", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc3080aef90_0 .net "r", 31 0, L_0x7fc30854a800;  alias, 1 drivers
v0x7fc3080ac400_0 .net "sum", 31 0, L_0x7fc308551a80;  1 drivers
L_0x7fc3085443d0 .part L_0x7fc30855f590, 0, 1;
L_0x7fc308544470 .part L_0x7fc308551a80, 0, 1;
L_0x7fc308544760 .part L_0x7fc30855f590, 1, 1;
L_0x7fc308544880 .part L_0x7fc308551a80, 1, 1;
L_0x7fc308544b70 .part L_0x7fc30855f590, 2, 1;
L_0x7fc308544c10 .part L_0x7fc308551a80, 2, 1;
L_0x7fc308544e80 .part L_0x7fc30855f590, 3, 1;
L_0x7fc308544f60 .part L_0x7fc308551a80, 3, 1;
L_0x7fc3085451d0 .part L_0x7fc30855f590, 4, 1;
L_0x7fc3085452c0 .part L_0x7fc308551a80, 4, 1;
L_0x7fc308545570 .part L_0x7fc30855f590, 5, 1;
L_0x7fc308545770 .part L_0x7fc308551a80, 5, 1;
L_0x7fc308545a60 .part L_0x7fc30855f590, 6, 1;
L_0x7fc308545b00 .part L_0x7fc308551a80, 6, 1;
L_0x7fc308545d30 .part L_0x7fc30855f590, 7, 1;
L_0x7fc308545dd0 .part L_0x7fc308551a80, 7, 1;
L_0x7fc308546040 .part L_0x7fc30855f590, 8, 1;
L_0x7fc308546170 .part L_0x7fc308551a80, 8, 1;
L_0x7fc3085463a0 .part L_0x7fc30855f590, 9, 1;
L_0x7fc3085464e0 .part L_0x7fc308551a80, 9, 1;
L_0x7fc3085466d0 .part L_0x7fc30855f590, 10, 1;
L_0x7fc308546440 .part L_0x7fc308551a80, 10, 1;
L_0x7fc308546a10 .part L_0x7fc30855f590, 11, 1;
L_0x7fc308546b70 .part L_0x7fc308551a80, 11, 1;
L_0x7fc308546d60 .part L_0x7fc30855f590, 12, 1;
L_0x7fc308546ed0 .part L_0x7fc308551a80, 12, 1;
L_0x7fc3085471e0 .part L_0x7fc30855f590, 13, 1;
L_0x7fc308547480 .part L_0x7fc308551a80, 13, 1;
L_0x7fc308545960 .part L_0x7fc30855f590, 14, 1;
L_0x7fc308547810 .part L_0x7fc308551a80, 14, 1;
L_0x7fc308547a40 .part L_0x7fc30855f590, 15, 1;
L_0x7fc308547ae0 .part L_0x7fc308551a80, 15, 1;
L_0x7fc308547d70 .part L_0x7fc30855f590, 16, 1;
L_0x7fc308545610 .part L_0x7fc308551a80, 16, 1;
L_0x7fc3085480b0 .part L_0x7fc30855f590, 17, 1;
L_0x7fc308547e10 .part L_0x7fc308551a80, 17, 1;
L_0x7fc308548400 .part L_0x7fc30855f590, 18, 1;
L_0x7fc308548150 .part L_0x7fc308551a80, 18, 1;
L_0x7fc308548720 .part L_0x7fc30855f590, 19, 1;
L_0x7fc3085484a0 .part L_0x7fc308551a80, 19, 1;
L_0x7fc308548a90 .part L_0x7fc30855f590, 20, 1;
L_0x7fc3085487c0 .part L_0x7fc308551a80, 20, 1;
L_0x7fc308548db0 .part L_0x7fc30855f590, 21, 1;
L_0x7fc308548b30 .part L_0x7fc308551a80, 21, 1;
L_0x7fc308549100 .part L_0x7fc30855f590, 22, 1;
L_0x7fc308548e50 .part L_0x7fc308551a80, 22, 1;
L_0x7fc308549440 .part L_0x7fc30855f590, 23, 1;
L_0x7fc3085491a0 .part L_0x7fc308551a80, 23, 1;
L_0x7fc308549790 .part L_0x7fc30855f590, 24, 1;
L_0x7fc3085494e0 .part L_0x7fc308551a80, 24, 1;
L_0x7fc308549ab0 .part L_0x7fc30855f590, 25, 1;
L_0x7fc308549830 .part L_0x7fc308551a80, 25, 1;
L_0x7fc308549e20 .part L_0x7fc30855f590, 26, 1;
L_0x7fc308549b50 .part L_0x7fc308551a80, 26, 1;
L_0x7fc30854a160 .part L_0x7fc30855f590, 27, 1;
L_0x7fc308549ec0 .part L_0x7fc308551a80, 27, 1;
L_0x7fc30854a4b0 .part L_0x7fc30855f590, 28, 1;
L_0x7fc30854a200 .part L_0x7fc308551a80, 28, 1;
L_0x7fc308547020 .part L_0x7fc30855f590, 29, 1;
L_0x7fc3085470c0 .part L_0x7fc308551a80, 29, 1;
L_0x7fc308547610 .part L_0x7fc30855f590, 30, 1;
L_0x7fc3085476b0 .part L_0x7fc308551a80, 30, 1;
LS_0x7fc30854a800_0_0 .concat8 [ 1 1 1 1], L_0x7fc3085445b0, L_0x7fc308544920, L_0x7fc308544cb0, L_0x7fc308545000;
LS_0x7fc30854a800_0_4 .concat8 [ 1 1 1 1], L_0x7fc308545460, L_0x7fc308545810, L_0x7fc308545ba0, L_0x7fc308545e70;
LS_0x7fc30854a800_0_8 .concat8 [ 1 1 1 1], L_0x7fc308546210, L_0x7fc308546580, L_0x7fc308546820, L_0x7fc308546770;
LS_0x7fc30854a800_0_12 .concat8 [ 1 1 1 1], L_0x7fc308546ab0, L_0x7fc308546e00, L_0x7fc3085478b0, L_0x7fc308547b80;
LS_0x7fc30854a800_0_16 .concat8 [ 1 1 1 1], L_0x7fc308547f20, L_0x7fc308548270, L_0x7fc3085485d0, L_0x7fc308548900;
LS_0x7fc30854a800_0_20 .concat8 [ 1 1 1 1], L_0x7fc308548860, L_0x7fc308548bd0, L_0x7fc308548ef0, L_0x7fc308549240;
LS_0x7fc30854a800_0_24 .concat8 [ 1 1 1 1], L_0x7fc308549580, L_0x7fc3085498d0, L_0x7fc308549bf0, L_0x7fc308549f60;
LS_0x7fc30854a800_0_28 .concat8 [ 1 1 1 1], L_0x7fc30854a2a0, L_0x7fc308547280, L_0x7fc308547750, L_0x7fc30854b2c0;
LS_0x7fc30854a800_1_0 .concat8 [ 4 4 4 4], LS_0x7fc30854a800_0_0, LS_0x7fc30854a800_0_4, LS_0x7fc30854a800_0_8, LS_0x7fc30854a800_0_12;
LS_0x7fc30854a800_1_4 .concat8 [ 4 4 4 4], LS_0x7fc30854a800_0_16, LS_0x7fc30854a800_0_20, LS_0x7fc30854a800_0_24, LS_0x7fc30854a800_0_28;
L_0x7fc30854a800 .concat8 [ 16 16 0 0], LS_0x7fc30854a800_1_0, LS_0x7fc30854a800_1_4;
L_0x7fc30854a5c0 .part L_0x7fc30855f590, 31, 1;
L_0x7fc30854a660 .part L_0x7fc308551a80, 31, 1;
S_0x7fc3080fdfa0 .scope module, "adder" "rca" 4 4, 5 1 0, S_0x7fc3080fe570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "cout";
P_0x7fc308113290 .param/l "W" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fc300078008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fc308558e40 .functor BUFZ 1, L_0x7fc300078008, C4<0>, C4<0>, C4<0>;
v0x7fc3081bfb10_0 .net *"_ivl_229", 0 0, L_0x7fc308558e40;  1 drivers
v0x7fc30819a150_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc30819a1e0_0 .net "b", 31 0, v0x7fc308543f90_0;  alias, 1 drivers
v0x7fc3081af880_0 .net "c", 32 0, L_0x7fc308557c30;  1 drivers
v0x7fc3081af910_0 .net "cin", 0 0, L_0x7fc300078008;  1 drivers
v0x7fc308198bf0_0 .net "cout", 0 0, L_0x7fc308558ef0;  alias, 1 drivers
v0x7fc308198c80_0 .net "s", 31 0, L_0x7fc308551a80;  alias, 1 drivers
L_0x7fc30854b7d0 .part v0x7fc308543ee0_0, 0, 1;
L_0x7fc30854b870 .part v0x7fc308543f90_0, 0, 1;
L_0x7fc30854b910 .part L_0x7fc308557c30, 0, 1;
L_0x7fc30854bd60 .part v0x7fc308543ee0_0, 1, 1;
L_0x7fc30854be00 .part v0x7fc308543f90_0, 1, 1;
L_0x7fc30854bea0 .part L_0x7fc308557c30, 1, 1;
L_0x7fc30854c330 .part v0x7fc308543ee0_0, 2, 1;
L_0x7fc30854c410 .part v0x7fc308543f90_0, 2, 1;
L_0x7fc30854c4b0 .part L_0x7fc308557c30, 2, 1;
L_0x7fc30854c910 .part v0x7fc308543ee0_0, 3, 1;
L_0x7fc30854c9b0 .part v0x7fc308543f90_0, 3, 1;
L_0x7fc30854cab0 .part L_0x7fc308557c30, 3, 1;
L_0x7fc30854cf40 .part v0x7fc308543ee0_0, 4, 1;
L_0x7fc30854d050 .part v0x7fc308543f90_0, 4, 1;
L_0x7fc30854d0f0 .part L_0x7fc308557c30, 4, 1;
L_0x7fc30854d5c0 .part v0x7fc308543ee0_0, 5, 1;
L_0x7fc30854d660 .part v0x7fc308543f90_0, 5, 1;
L_0x7fc30854d790 .part L_0x7fc308557c30, 5, 1;
L_0x7fc30854dc20 .part v0x7fc308543ee0_0, 6, 1;
L_0x7fc30854dec0 .part v0x7fc308543f90_0, 6, 1;
L_0x7fc30854df60 .part L_0x7fc308557c30, 6, 1;
L_0x7fc30854e340 .part v0x7fc308543ee0_0, 7, 1;
L_0x7fc30854e3e0 .part v0x7fc308543f90_0, 7, 1;
L_0x7fc30854e680 .part L_0x7fc308557c30, 7, 1;
L_0x7fc30854eb10 .part v0x7fc308543ee0_0, 8, 1;
L_0x7fc30854ec80 .part v0x7fc308543f90_0, 8, 1;
L_0x7fc30854ed20 .part L_0x7fc308557c30, 8, 1;
L_0x7fc30854f170 .part v0x7fc308543ee0_0, 9, 1;
L_0x7fc30854f210 .part v0x7fc308543f90_0, 9, 1;
L_0x7fc30854f3a0 .part L_0x7fc308557c30, 9, 1;
L_0x7fc30854f7f0 .part v0x7fc308543ee0_0, 10, 1;
L_0x7fc30854f990 .part v0x7fc308543f90_0, 10, 1;
L_0x7fc30854fa30 .part L_0x7fc308557c30, 10, 1;
L_0x7fc30854fe50 .part v0x7fc308543ee0_0, 11, 1;
L_0x7fc30854fef0 .part v0x7fc308543f90_0, 11, 1;
L_0x7fc30854ff90 .part L_0x7fc308557c30, 11, 1;
L_0x7fc3085504b0 .part v0x7fc308543ee0_0, 12, 1;
L_0x7fc308550550 .part v0x7fc308543f90_0, 12, 1;
L_0x7fc3085505f0 .part L_0x7fc308557c30, 12, 1;
L_0x7fc308550b10 .part v0x7fc308543ee0_0, 13, 1;
L_0x7fc308550bb0 .part v0x7fc308543f90_0, 13, 1;
L_0x7fc308550690 .part L_0x7fc308557c30, 13, 1;
L_0x7fc308551150 .part v0x7fc308543ee0_0, 14, 1;
L_0x7fc308550c50 .part v0x7fc308543f90_0, 14, 1;
L_0x7fc308550cf0 .part L_0x7fc308557c30, 14, 1;
L_0x7fc3085517c0 .part v0x7fc308543ee0_0, 15, 1;
L_0x7fc308551860 .part v0x7fc308543f90_0, 15, 1;
L_0x7fc3085511f0 .part L_0x7fc308557c30, 15, 1;
L_0x7fc308551f10 .part v0x7fc308543ee0_0, 16, 1;
L_0x7fc308551900 .part v0x7fc308543f90_0, 16, 1;
L_0x7fc3085519a0 .part L_0x7fc308557c30, 16, 1;
L_0x7fc308552590 .part v0x7fc308543ee0_0, 17, 1;
L_0x7fc308552630 .part v0x7fc308543f90_0, 17, 1;
L_0x7fc308551fb0 .part L_0x7fc308557c30, 17, 1;
L_0x7fc308552be0 .part v0x7fc308543ee0_0, 18, 1;
L_0x7fc3085526d0 .part v0x7fc308543f90_0, 18, 1;
L_0x7fc308552770 .part L_0x7fc308557c30, 18, 1;
L_0x7fc308553220 .part v0x7fc308543ee0_0, 19, 1;
L_0x7fc3085532c0 .part v0x7fc308543f90_0, 19, 1;
L_0x7fc308552c80 .part L_0x7fc308557c30, 19, 1;
L_0x7fc308553880 .part v0x7fc308543ee0_0, 20, 1;
L_0x7fc308553360 .part v0x7fc308543f90_0, 20, 1;
L_0x7fc308553400 .part L_0x7fc308557c30, 20, 1;
L_0x7fc308553ec0 .part v0x7fc308543ee0_0, 21, 1;
L_0x7fc308553f60 .part v0x7fc308543f90_0, 21, 1;
L_0x7fc308553920 .part L_0x7fc308557c30, 21, 1;
L_0x7fc308554550 .part v0x7fc308543ee0_0, 22, 1;
L_0x7fc30854dcc0 .part v0x7fc308543f90_0, 22, 1;
L_0x7fc30854dd60 .part L_0x7fc308557c30, 22, 1;
L_0x7fc3085549c0 .part v0x7fc308543ee0_0, 23, 1;
L_0x7fc308554a60 .part v0x7fc308543f90_0, 23, 1;
L_0x7fc30854e480 .part L_0x7fc308557c30, 23, 1;
L_0x7fc308554e20 .part v0x7fc308543ee0_0, 24, 1;
L_0x7fc308554b00 .part v0x7fc308543f90_0, 24, 1;
L_0x7fc308554ba0 .part L_0x7fc308557c30, 24, 1;
L_0x7fc3085554a0 .part v0x7fc308543ee0_0, 25, 1;
L_0x7fc308555540 .part v0x7fc308543f90_0, 25, 1;
L_0x7fc308554ec0 .part L_0x7fc308557c30, 25, 1;
L_0x7fc308555ae0 .part v0x7fc308543ee0_0, 26, 1;
L_0x7fc3085555e0 .part v0x7fc308543f90_0, 26, 1;
L_0x7fc308555680 .part L_0x7fc308557c30, 26, 1;
L_0x7fc308556150 .part v0x7fc308543ee0_0, 27, 1;
L_0x7fc3085561f0 .part v0x7fc308543f90_0, 27, 1;
L_0x7fc308555b80 .part L_0x7fc308557c30, 27, 1;
L_0x7fc3085567c0 .part v0x7fc308543ee0_0, 28, 1;
L_0x7fc308556860 .part v0x7fc308543f90_0, 28, 1;
L_0x7fc308556900 .part L_0x7fc308557c30, 28, 1;
L_0x7fc308556e40 .part v0x7fc308543ee0_0, 29, 1;
L_0x7fc308556ee0 .part v0x7fc308543f90_0, 29, 1;
L_0x7fc308556290 .part L_0x7fc308557c30, 29, 1;
L_0x7fc308557490 .part v0x7fc308543ee0_0, 30, 1;
L_0x7fc308557530 .part v0x7fc308543f90_0, 30, 1;
L_0x7fc3085575d0 .part L_0x7fc308557c30, 30, 1;
L_0x7fc308557af0 .part v0x7fc308543ee0_0, 31, 1;
L_0x7fc308557b90 .part v0x7fc308543f90_0, 31, 1;
L_0x7fc308556f80 .part L_0x7fc308557c30, 31, 1;
LS_0x7fc308551a80_0_0 .concat8 [ 1 1 1 1], L_0x7fc30854b490, L_0x7fc30854ba20, L_0x7fc30854bff0, L_0x7fc30854c610;
LS_0x7fc308551a80_0_4 .concat8 [ 1 1 1 1], L_0x7fc30854cc40, L_0x7fc30854d210, L_0x7fc30854d190, L_0x7fc30854d700;
LS_0x7fc308551a80_0_8 .concat8 [ 1 1 1 1], L_0x7fc30854cb50, L_0x7fc30854ebb0, L_0x7fc30854ee00, L_0x7fc30854f900;
LS_0x7fc308551a80_0_12 .concat8 [ 1 1 1 1], L_0x7fc3085500e0, L_0x7fc30854fb40, L_0x7fc308550da0, L_0x7fc3085513f0;
LS_0x7fc308551a80_0_16 .concat8 [ 1 1 1 1], L_0x7fc30854e720, L_0x7fc3085521c0, L_0x7fc3085520c0, L_0x7fc308552e50;
LS_0x7fc308551a80_0_20 .concat8 [ 1 1 1 1], L_0x7fc308552db0, L_0x7fc308553b20, L_0x7fc308553a70, L_0x7fc308554000;
LS_0x7fc308551a80_0_24 .concat8 [ 1 1 1 1], L_0x7fc30854e5b0, L_0x7fc308554cd0, L_0x7fc308554ff0, L_0x7fc3085557b0;
LS_0x7fc308551a80_0_28 .concat8 [ 1 1 1 1], L_0x7fc308555cb0, L_0x7fc308556a50, L_0x7fc3085563c0, L_0x7fc308557720;
LS_0x7fc308551a80_1_0 .concat8 [ 4 4 4 4], LS_0x7fc308551a80_0_0, LS_0x7fc308551a80_0_4, LS_0x7fc308551a80_0_8, LS_0x7fc308551a80_0_12;
LS_0x7fc308551a80_1_4 .concat8 [ 4 4 4 4], LS_0x7fc308551a80_0_16, LS_0x7fc308551a80_0_20, LS_0x7fc308551a80_0_24, LS_0x7fc308551a80_0_28;
L_0x7fc308551a80 .concat8 [ 16 16 0 0], LS_0x7fc308551a80_1_0, LS_0x7fc308551a80_1_4;
LS_0x7fc308557c30_0_0 .concat8 [ 1 1 1 1], L_0x7fc308558e40, L_0x7fc30854b6e0, L_0x7fc30854bc70, L_0x7fc30854c240;
LS_0x7fc308557c30_0_4 .concat8 [ 1 1 1 1], L_0x7fc30854c820, L_0x7fc30854ce50, L_0x7fc30854d4a0, L_0x7fc30854db00;
LS_0x7fc308557c30_0_8 .concat8 [ 1 1 1 1], L_0x7fc30854e250, L_0x7fc30854ea20, L_0x7fc30854f080, L_0x7fc30854f6d0;
LS_0x7fc308557c30_0_12 .concat8 [ 1 1 1 1], L_0x7fc30854fd30, L_0x7fc308550390, L_0x7fc3085509f0, L_0x7fc308551030;
LS_0x7fc308557c30_0_16 .concat8 [ 1 1 1 1], L_0x7fc3085516a0, L_0x7fc308551e20, L_0x7fc308552470, L_0x7fc308552ac0;
LS_0x7fc308557c30_0_20 .concat8 [ 1 1 1 1], L_0x7fc308553100, L_0x7fc308553760, L_0x7fc308553dd0, L_0x7fc308554410;
LS_0x7fc308557c30_0_24 .concat8 [ 1 1 1 1], L_0x7fc3085548d0, L_0x7fc308554d40, L_0x7fc308555360, L_0x7fc3085559f0;
LS_0x7fc308557c30_0_28 .concat8 [ 1 1 1 1], L_0x7fc308556030, L_0x7fc308556680, L_0x7fc308556d00, L_0x7fc3085573a0;
LS_0x7fc308557c30_0_32 .concat8 [ 1 0 0 0], L_0x7fc3085579d0;
LS_0x7fc308557c30_1_0 .concat8 [ 4 4 4 4], LS_0x7fc308557c30_0_0, LS_0x7fc308557c30_0_4, LS_0x7fc308557c30_0_8, LS_0x7fc308557c30_0_12;
LS_0x7fc308557c30_1_4 .concat8 [ 4 4 4 4], LS_0x7fc308557c30_0_16, LS_0x7fc308557c30_0_20, LS_0x7fc308557c30_0_24, LS_0x7fc308557c30_0_28;
LS_0x7fc308557c30_1_8 .concat8 [ 1 0 0 0], LS_0x7fc308557c30_0_32;
L_0x7fc308557c30 .concat8 [ 16 16 1 0], LS_0x7fc308557c30_1_0, LS_0x7fc308557c30_1_4, LS_0x7fc308557c30_1_8;
L_0x7fc308558ef0 .part L_0x7fc308557c30, 32, 1;
S_0x7fc3080fca00 .scope generate, "loop[0]" "loop[0]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc30810dc90 .param/l "i" 1 5 6, +C4<00>;
S_0x7fc3080bdda0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080fca00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854b420 .functor XOR 1, L_0x7fc30854b7d0, L_0x7fc30854b870, C4<0>, C4<0>;
L_0x7fc30854b490 .functor XOR 1, L_0x7fc30854b420, L_0x7fc30854b910, C4<0>, C4<0>;
L_0x7fc30854b540 .functor AND 1, L_0x7fc30854b7d0, L_0x7fc30854b870, C4<1>, C4<1>;
L_0x7fc30854b630 .functor AND 1, L_0x7fc30854b420, L_0x7fc30854b910, C4<1>, C4<1>;
L_0x7fc30854b6e0 .functor OR 1, L_0x7fc30854b540, L_0x7fc30854b630, C4<0>, C4<0>;
v0x7fc3081e2f50_0 .net "a", 0 0, L_0x7fc30854b7d0;  1 drivers
v0x7fc3081e19c0_0 .net "b", 0 0, L_0x7fc30854b870;  1 drivers
v0x7fc3081e0450_0 .net "cin", 0 0, L_0x7fc30854b910;  1 drivers
v0x7fc3081deec0_0 .net "cout", 0 0, L_0x7fc30854b6e0;  1 drivers
v0x7fc3081dd950_0 .net "s", 0 0, L_0x7fc30854b490;  1 drivers
v0x7fc3081dc3c0_0 .net "t1", 0 0, L_0x7fc30854b420;  1 drivers
v0x7fc3081dae50_0 .net "t2", 0 0, L_0x7fc30854b540;  1 drivers
v0x7fc3081d98c0_0 .net "t3", 0 0, L_0x7fc30854b630;  1 drivers
S_0x7fc3080b8860 .scope generate, "loop[1]" "loop[1]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc30812b160 .param/l "i" 1 5 6, +C4<01>;
S_0x7fc3080dde60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080b8860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854b9b0 .functor XOR 1, L_0x7fc30854bd60, L_0x7fc30854be00, C4<0>, C4<0>;
L_0x7fc30854ba20 .functor XOR 1, L_0x7fc30854b9b0, L_0x7fc30854bea0, C4<0>, C4<0>;
L_0x7fc30854bad0 .functor AND 1, L_0x7fc30854bd60, L_0x7fc30854be00, C4<1>, C4<1>;
L_0x7fc30854bbc0 .functor AND 1, L_0x7fc30854b9b0, L_0x7fc30854bea0, C4<1>, C4<1>;
L_0x7fc30854bc70 .functor OR 1, L_0x7fc30854bad0, L_0x7fc30854bbc0, C4<0>, C4<0>;
v0x7fc3081d8350_0 .net "a", 0 0, L_0x7fc30854bd60;  1 drivers
v0x7fc3081d6dc0_0 .net "b", 0 0, L_0x7fc30854be00;  1 drivers
v0x7fc3081d5850_0 .net "cin", 0 0, L_0x7fc30854bea0;  1 drivers
v0x7fc3081d42c0_0 .net "cout", 0 0, L_0x7fc30854bc70;  1 drivers
v0x7fc3081d2d50_0 .net "s", 0 0, L_0x7fc30854ba20;  1 drivers
v0x7fc3081d17c0_0 .net "t1", 0 0, L_0x7fc30854b9b0;  1 drivers
v0x7fc3081d0250_0 .net "t2", 0 0, L_0x7fc30854bad0;  1 drivers
v0x7fc3081cecc0_0 .net "t3", 0 0, L_0x7fc30854bbc0;  1 drivers
S_0x7fc3080dc8f0 .scope generate, "loop[2]" "loop[2]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc30814a5c0 .param/l "i" 1 5 6, +C4<010>;
S_0x7fc3080db360 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080dc8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854bf80 .functor XOR 1, L_0x7fc30854c330, L_0x7fc30854c410, C4<0>, C4<0>;
L_0x7fc30854bff0 .functor XOR 1, L_0x7fc30854bf80, L_0x7fc30854c4b0, C4<0>, C4<0>;
L_0x7fc30854c0a0 .functor AND 1, L_0x7fc30854c330, L_0x7fc30854c410, C4<1>, C4<1>;
L_0x7fc30854c190 .functor AND 1, L_0x7fc30854bf80, L_0x7fc30854c4b0, C4<1>, C4<1>;
L_0x7fc30854c240 .functor OR 1, L_0x7fc30854c0a0, L_0x7fc30854c190, C4<0>, C4<0>;
v0x7fc3081cd750_0 .net "a", 0 0, L_0x7fc30854c330;  1 drivers
v0x7fc3081cc1c0_0 .net "b", 0 0, L_0x7fc30854c410;  1 drivers
v0x7fc3081cac50_0 .net "cin", 0 0, L_0x7fc30854c4b0;  1 drivers
v0x7fc3081abbc0_0 .net "cout", 0 0, L_0x7fc30854c240;  1 drivers
v0x7fc3080fb3b0_0 .net "s", 0 0, L_0x7fc30854bff0;  1 drivers
v0x7fc3080fc020_0 .net "t1", 0 0, L_0x7fc30854bf80;  1 drivers
v0x7fc3080feac0_0 .net "t2", 0 0, L_0x7fc30854c0a0;  1 drivers
v0x7fc3080fd570_0 .net "t3", 0 0, L_0x7fc30854c190;  1 drivers
S_0x7fc3080d9df0 .scope generate, "loop[3]" "loop[3]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc308140f30 .param/l "i" 1 5 6, +C4<011>;
S_0x7fc3080d8860 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080d9df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854c5a0 .functor XOR 1, L_0x7fc30854c910, L_0x7fc30854c9b0, C4<0>, C4<0>;
L_0x7fc30854c610 .functor XOR 1, L_0x7fc30854c5a0, L_0x7fc30854cab0, C4<0>, C4<0>;
L_0x7fc30854c680 .functor AND 1, L_0x7fc30854c910, L_0x7fc30854c9b0, C4<1>, C4<1>;
L_0x7fc30854c770 .functor AND 1, L_0x7fc30854c5a0, L_0x7fc30854cab0, C4<1>, C4<1>;
L_0x7fc30854c820 .functor OR 1, L_0x7fc30854c680, L_0x7fc30854c770, C4<0>, C4<0>;
v0x7fc3080ff520_0 .net "a", 0 0, L_0x7fc30854c910;  1 drivers
v0x7fc3080fd090_0 .net "b", 0 0, L_0x7fc30854c9b0;  1 drivers
v0x7fc3080c6360_0 .net "cin", 0 0, L_0x7fc30854cab0;  1 drivers
v0x7fc3080c4df0_0 .net "cout", 0 0, L_0x7fc30854c820;  1 drivers
v0x7fc3080c3860_0 .net "s", 0 0, L_0x7fc30854c610;  1 drivers
v0x7fc3080c0d60_0 .net "t1", 0 0, L_0x7fc30854c5a0;  1 drivers
v0x7fc3080bf7f0_0 .net "t2", 0 0, L_0x7fc30854c680;  1 drivers
v0x7fc3080bb9f0_0 .net "t3", 0 0, L_0x7fc30854c770;  1 drivers
S_0x7fc3080d72f0 .scope generate, "loop[4]" "loop[4]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc308134dc0 .param/l "i" 1 5 6, +C4<0100>;
S_0x7fc3080d5d60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080d72f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854cbd0 .functor XOR 1, L_0x7fc30854cf40, L_0x7fc30854d050, C4<0>, C4<0>;
L_0x7fc30854cc40 .functor XOR 1, L_0x7fc30854cbd0, L_0x7fc30854d0f0, C4<0>, C4<0>;
L_0x7fc30854ccb0 .functor AND 1, L_0x7fc30854cf40, L_0x7fc30854d050, C4<1>, C4<1>;
L_0x7fc30854cda0 .functor AND 1, L_0x7fc30854cbd0, L_0x7fc30854d0f0, C4<1>, C4<1>;
L_0x7fc30854ce50 .functor OR 1, L_0x7fc30854ccb0, L_0x7fc30854cda0, C4<0>, C4<0>;
v0x7fc3080bb780_0 .net "a", 0 0, L_0x7fc30854cf40;  1 drivers
v0x7fc3080b9060_0 .net "b", 0 0, L_0x7fc30854d050;  1 drivers
v0x7fc3080de9b0_0 .net "cin", 0 0, L_0x7fc30854d0f0;  1 drivers
v0x7fc3080dbb60_0 .net "cout", 0 0, L_0x7fc30854ce50;  1 drivers
v0x7fc3080da5f0_0 .net "s", 0 0, L_0x7fc30854cc40;  1 drivers
v0x7fc3080d9060_0 .net "t1", 0 0, L_0x7fc30854cbd0;  1 drivers
v0x7fc3080b7b30_0 .net "t2", 0 0, L_0x7fc30854ccb0;  1 drivers
v0x7fc3080d7af0_0 .net "t3", 0 0, L_0x7fc30854cda0;  1 drivers
S_0x7fc3080d47f0 .scope generate, "loop[5]" "loop[5]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3081d6e50 .param/l "i" 1 5 6, +C4<0101>;
S_0x7fc3080d3260 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080d47f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854cfe0 .functor XOR 1, L_0x7fc30854d5c0, L_0x7fc30854d660, C4<0>, C4<0>;
L_0x7fc30854d210 .functor XOR 1, L_0x7fc30854cfe0, L_0x7fc30854d790, C4<0>, C4<0>;
L_0x7fc30854d2c0 .functor AND 1, L_0x7fc30854d5c0, L_0x7fc30854d660, C4<1>, C4<1>;
L_0x7fc30854d3f0 .functor AND 1, L_0x7fc30854cfe0, L_0x7fc30854d790, C4<1>, C4<1>;
L_0x7fc30854d4a0 .functor OR 1, L_0x7fc30854d2c0, L_0x7fc30854d3f0, C4<0>, C4<0>;
v0x7fc3080d6560_0 .net "a", 0 0, L_0x7fc30854d5c0;  1 drivers
v0x7fc3080d4ff0_0 .net "b", 0 0, L_0x7fc30854d660;  1 drivers
v0x7fc3080b7780_0 .net "cin", 0 0, L_0x7fc30854d790;  1 drivers
v0x7fc3080d3a60_0 .net "cout", 0 0, L_0x7fc30854d4a0;  1 drivers
v0x7fc3080d0f60_0 .net "s", 0 0, L_0x7fc30854d210;  1 drivers
v0x7fc3080cf9f0_0 .net "t1", 0 0, L_0x7fc30854cfe0;  1 drivers
v0x7fc3080ce460_0 .net "t2", 0 0, L_0x7fc30854d2c0;  1 drivers
v0x7fc3080ccef0_0 .net "t3", 0 0, L_0x7fc30854d3f0;  1 drivers
S_0x7fc3080d1cf0 .scope generate, "loop[6]" "loop[6]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3081e5ae0 .param/l "i" 1 5 6, +C4<0110>;
S_0x7fc3080d0760 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080d1cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854d830 .functor XOR 1, L_0x7fc30854dc20, L_0x7fc30854dec0, C4<0>, C4<0>;
L_0x7fc30854d190 .functor XOR 1, L_0x7fc30854d830, L_0x7fc30854df60, C4<0>, C4<0>;
L_0x7fc30854d920 .functor AND 1, L_0x7fc30854dc20, L_0x7fc30854dec0, C4<1>, C4<1>;
L_0x7fc30854da50 .functor AND 1, L_0x7fc30854d830, L_0x7fc30854df60, C4<1>, C4<1>;
L_0x7fc30854db00 .functor OR 1, L_0x7fc30854d920, L_0x7fc30854da50, C4<0>, C4<0>;
v0x7fc3080cb960_0 .net "a", 0 0, L_0x7fc30854dc20;  1 drivers
v0x7fc3080c8e60_0 .net "b", 0 0, L_0x7fc30854dec0;  1 drivers
v0x7fc3080c78f0_0 .net "cin", 0 0, L_0x7fc30854df60;  1 drivers
v0x7fc3080bdac0_0 .net "cout", 0 0, L_0x7fc30854db00;  1 drivers
v0x7fc3080bcb60_0 .net "s", 0 0, L_0x7fc30854d190;  1 drivers
v0x7fc3080bc840_0 .net "t1", 0 0, L_0x7fc30854d830;  1 drivers
v0x7fc3080bc550_0 .net "t2", 0 0, L_0x7fc30854d920;  1 drivers
v0x7fc3080bb340_0 .net "t3", 0 0, L_0x7fc30854da50;  1 drivers
S_0x7fc3080cf1f0 .scope generate, "loop[7]" "loop[7]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc308107e40 .param/l "i" 1 5 6, +C4<0111>;
S_0x7fc3080cdc60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080cf1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854e000 .functor XOR 1, L_0x7fc30854e340, L_0x7fc30854e3e0, C4<0>, C4<0>;
L_0x7fc30854d700 .functor XOR 1, L_0x7fc30854e000, L_0x7fc30854e680, C4<0>, C4<0>;
L_0x7fc30854e0b0 .functor AND 1, L_0x7fc30854e340, L_0x7fc30854e3e0, C4<1>, C4<1>;
L_0x7fc30854e1a0 .functor AND 1, L_0x7fc30854e000, L_0x7fc30854e680, C4<1>, C4<1>;
L_0x7fc30854e250 .functor OR 1, L_0x7fc30854e0b0, L_0x7fc30854e1a0, C4<0>, C4<0>;
v0x7fc3080b8580_0 .net "a", 0 0, L_0x7fc30854e340;  1 drivers
v0x7fc3080b7620_0 .net "b", 0 0, L_0x7fc30854e3e0;  1 drivers
v0x7fc30809dc60_0 .net "cin", 0 0, L_0x7fc30854e680;  1 drivers
v0x7fc30809c6f0_0 .net "cout", 0 0, L_0x7fc30854e250;  1 drivers
v0x7fc30809b160_0 .net "s", 0 0, L_0x7fc30854d700;  1 drivers
v0x7fc308099bf0_0 .net "t1", 0 0, L_0x7fc30854e000;  1 drivers
v0x7fc308098660_0 .net "t2", 0 0, L_0x7fc30854e0b0;  1 drivers
v0x7fc308097110_0 .net "t3", 0 0, L_0x7fc30854e1a0;  1 drivers
S_0x7fc3080cc6f0 .scope generate, "loop[8]" "loop[8]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc308136330 .param/l "i" 1 5 6, +C4<01000>;
S_0x7fc3080cb160 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080cc6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085437b0 .functor XOR 1, L_0x7fc30854eb10, L_0x7fc30854ec80, C4<0>, C4<0>;
L_0x7fc30854cb50 .functor XOR 1, L_0x7fc3085437b0, L_0x7fc30854ed20, C4<0>, C4<0>;
L_0x7fc30854e860 .functor AND 1, L_0x7fc30854eb10, L_0x7fc30854ec80, C4<1>, C4<1>;
L_0x7fc30854e970 .functor AND 1, L_0x7fc3085437b0, L_0x7fc30854ed20, C4<1>, C4<1>;
L_0x7fc30854ea20 .functor OR 1, L_0x7fc30854e860, L_0x7fc30854e970, C4<0>, C4<0>;
v0x7fc30808cb30_0 .net "a", 0 0, L_0x7fc30854eb10;  1 drivers
v0x7fc308091dc0_0 .net "b", 0 0, L_0x7fc30854ec80;  1 drivers
v0x7fc308090960_0 .net "cin", 0 0, L_0x7fc30854ed20;  1 drivers
v0x7fc3080b62b0_0 .net "cout", 0 0, L_0x7fc30854ea20;  1 drivers
v0x7fc3080b3460_0 .net "s", 0 0, L_0x7fc30854cb50;  1 drivers
v0x7fc3080b1ef0_0 .net "t1", 0 0, L_0x7fc3085437b0;  1 drivers
v0x7fc3080b0960_0 .net "t2", 0 0, L_0x7fc30854e860;  1 drivers
v0x7fc30808f410_0 .net "t3", 0 0, L_0x7fc30854e970;  1 drivers
S_0x7fc3080c9bf0 .scope generate, "loop[9]" "loop[9]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff7233f0 .param/l "i" 1 5 6, +C4<01001>;
S_0x7fc3080c8660 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080c9bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308544030 .functor XOR 1, L_0x7fc30854f170, L_0x7fc30854f210, C4<0>, C4<0>;
L_0x7fc30854ebb0 .functor XOR 1, L_0x7fc308544030, L_0x7fc30854f3a0, C4<0>, C4<0>;
L_0x7fc30854eee0 .functor AND 1, L_0x7fc30854f170, L_0x7fc30854f210, C4<1>, C4<1>;
L_0x7fc30854efd0 .functor AND 1, L_0x7fc308544030, L_0x7fc30854f3a0, C4<1>, C4<1>;
L_0x7fc30854f080 .functor OR 1, L_0x7fc30854eee0, L_0x7fc30854efd0, C4<0>, C4<0>;
v0x7fc3080af3f0_0 .net "a", 0 0, L_0x7fc30854f170;  1 drivers
v0x7fc3080ade60_0 .net "b", 0 0, L_0x7fc30854f210;  1 drivers
v0x7fc3080ab360_0 .net "cin", 0 0, L_0x7fc30854f3a0;  1 drivers
v0x7fc3080a8860_0 .net "cout", 0 0, L_0x7fc30854f080;  1 drivers
v0x7fc3080a72f0_0 .net "s", 0 0, L_0x7fc30854ebb0;  1 drivers
v0x7fc3080a5d60_0 .net "t1", 0 0, L_0x7fc308544030;  1 drivers
v0x7fc3080a47f0_0 .net "t2", 0 0, L_0x7fc30854eee0;  1 drivers
v0x7fc30808deb0_0 .net "t3", 0 0, L_0x7fc30854efd0;  1 drivers
S_0x7fc3080c70f0 .scope generate, "loop[10]" "loop[10]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff71f9e0 .param/l "i" 1 5 6, +C4<01010>;
S_0x7fc3080c5b60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080c70f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854f440 .functor XOR 1, L_0x7fc30854f7f0, L_0x7fc30854f990, C4<0>, C4<0>;
L_0x7fc30854ee00 .functor XOR 1, L_0x7fc30854f440, L_0x7fc30854fa30, C4<0>, C4<0>;
L_0x7fc30854f510 .functor AND 1, L_0x7fc30854f7f0, L_0x7fc30854f990, C4<1>, C4<1>;
L_0x7fc30854f620 .functor AND 1, L_0x7fc30854f440, L_0x7fc30854fa30, C4<1>, C4<1>;
L_0x7fc30854f6d0 .functor OR 1, L_0x7fc30854f510, L_0x7fc30854f620, C4<0>, C4<0>;
v0x7fc3080a0760_0 .net "a", 0 0, L_0x7fc30854f7f0;  1 drivers
v0x7fc308096f90_0 .net "b", 0 0, L_0x7fc30854f990;  1 drivers
v0x7fc308093e70_0 .net "cin", 0 0, L_0x7fc30854fa30;  1 drivers
v0x7fc3080913c0_0 .net "cout", 0 0, L_0x7fc30854f6d0;  1 drivers
v0x7fc30808e920_0 .net "s", 0 0, L_0x7fc30854ee00;  1 drivers
v0x7fc30808c0a0_0 .net "t1", 0 0, L_0x7fc30854f440;  1 drivers
v0x7fc3081c96b0_0 .net "t2", 0 0, L_0x7fc30854f510;  1 drivers
v0x7fc3081c8160_0 .net "t3", 0 0, L_0x7fc30854f620;  1 drivers
S_0x7fc3080c45f0 .scope generate, "loop[11]" "loop[11]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff71ab90 .param/l "i" 1 5 6, +C4<01011>;
S_0x7fc3080c3060 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080c45f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854f890 .functor XOR 1, L_0x7fc30854fe50, L_0x7fc30854fef0, C4<0>, C4<0>;
L_0x7fc30854f900 .functor XOR 1, L_0x7fc30854f890, L_0x7fc30854ff90, C4<0>, C4<0>;
L_0x7fc30854f310 .functor AND 1, L_0x7fc30854fe50, L_0x7fc30854fef0, C4<1>, C4<1>;
L_0x7fc30854fc80 .functor AND 1, L_0x7fc30854f890, L_0x7fc30854ff90, C4<1>, C4<1>;
L_0x7fc30854fd30 .functor OR 1, L_0x7fc30854f310, L_0x7fc30854fc80, C4<0>, C4<0>;
v0x7fc3081c6a90_0 .net "a", 0 0, L_0x7fc30854fe50;  1 drivers
v0x7fc3081c56b0_0 .net "b", 0 0, L_0x7fc30854fef0;  1 drivers
v0x7fc3081c4100_0 .net "cin", 0 0, L_0x7fc30854ff90;  1 drivers
v0x7fc3081e9a50_0 .net "cout", 0 0, L_0x7fc30854fd30;  1 drivers
v0x7fc3081e6c00_0 .net "s", 0 0, L_0x7fc30854f900;  1 drivers
v0x7fc3081e4100_0 .net "t1", 0 0, L_0x7fc30854f890;  1 drivers
v0x7fc3081c2bd0_0 .net "t2", 0 0, L_0x7fc30854f310;  1 drivers
v0x7fc3081e2b90_0 .net "t3", 0 0, L_0x7fc30854fc80;  1 drivers
S_0x7fc3080c1af0 .scope generate, "loop[12]" "loop[12]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff717920 .param/l "i" 1 5 6, +C4<01100>;
S_0x7fc3080c0560 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080c1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308550030 .functor XOR 1, L_0x7fc3085504b0, L_0x7fc308550550, C4<0>, C4<0>;
L_0x7fc3085500e0 .functor XOR 1, L_0x7fc308550030, L_0x7fc3085505f0, C4<0>, C4<0>;
L_0x7fc3085501d0 .functor AND 1, L_0x7fc3085504b0, L_0x7fc308550550, C4<1>, C4<1>;
L_0x7fc3085502e0 .functor AND 1, L_0x7fc308550030, L_0x7fc3085505f0, C4<1>, C4<1>;
L_0x7fc308550390 .functor OR 1, L_0x7fc3085501d0, L_0x7fc3085502e0, C4<0>, C4<0>;
v0x7fc3081e1600_0 .net "a", 0 0, L_0x7fc3085504b0;  1 drivers
v0x7fc3081deb00_0 .net "b", 0 0, L_0x7fc308550550;  1 drivers
v0x7fc3081dc000_0 .net "cin", 0 0, L_0x7fc3085505f0;  1 drivers
v0x7fc3081daa90_0 .net "cout", 0 0, L_0x7fc308550390;  1 drivers
v0x7fc3081c8b60_0 .net "s", 0 0, L_0x7fc3085500e0;  1 drivers
v0x7fc3081c7c00_0 .net "t1", 0 0, L_0x7fc308550030;  1 drivers
v0x7fc3081c78e0_0 .net "t2", 0 0, L_0x7fc3085501d0;  1 drivers
v0x7fc3081c75f0_0 .net "t3", 0 0, L_0x7fc3085502e0;  1 drivers
S_0x7fc3080beff0 .scope generate, "loop[13]" "loop[13]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff715220 .param/l "i" 1 5 6, +C4<01101>;
S_0x7fc3080be070 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080beff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854fad0 .functor XOR 1, L_0x7fc308550b10, L_0x7fc308550bb0, C4<0>, C4<0>;
L_0x7fc30854fb40 .functor XOR 1, L_0x7fc30854fad0, L_0x7fc308550690, C4<0>, C4<0>;
L_0x7fc308550810 .functor AND 1, L_0x7fc308550b10, L_0x7fc308550bb0, C4<1>, C4<1>;
L_0x7fc308550940 .functor AND 1, L_0x7fc30854fad0, L_0x7fc308550690, C4<1>, C4<1>;
L_0x7fc3085509f0 .functor OR 1, L_0x7fc308550810, L_0x7fc308550940, C4<0>, C4<0>;
v0x7fc3081c63e0_0 .net "a", 0 0, L_0x7fc308550b10;  1 drivers
v0x7fc3081c3620_0 .net "b", 0 0, L_0x7fc308550bb0;  1 drivers
v0x7fc3081c26c0_0 .net "cin", 0 0, L_0x7fc308550690;  1 drivers
v0x7fc3081a7790_0 .net "cout", 0 0, L_0x7fc3085509f0;  1 drivers
v0x7fc3081a6200_0 .net "s", 0 0, L_0x7fc30854fb40;  1 drivers
v0x7fc3081a3700_0 .net "t1", 0 0, L_0x7fc30854fad0;  1 drivers
v0x7fc3081a21b0_0 .net "t2", 0 0, L_0x7fc308550810;  1 drivers
v0x7fc308197bd0_0 .net "t3", 0 0, L_0x7fc308550940;  1 drivers
S_0x7fc3080bb5c0 .scope generate, "loop[14]" "loop[14]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff711120 .param/l "i" 1 5 6, +C4<01110>;
S_0x7fc3080b8b30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080bb5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308550730 .functor XOR 1, L_0x7fc308551150, L_0x7fc308550c50, C4<0>, C4<0>;
L_0x7fc308550da0 .functor XOR 1, L_0x7fc308550730, L_0x7fc308550cf0, C4<0>, C4<0>;
L_0x7fc308550e70 .functor AND 1, L_0x7fc308551150, L_0x7fc308550c50, C4<1>, C4<1>;
L_0x7fc308550f80 .functor AND 1, L_0x7fc308550730, L_0x7fc308550cf0, C4<1>, C4<1>;
L_0x7fc308551030 .functor OR 1, L_0x7fc308550e70, L_0x7fc308550f80, C4<0>, C4<0>;
v0x7fc30819ce60_0 .net "a", 0 0, L_0x7fc308551150;  1 drivers
v0x7fc30819ba00_0 .net "b", 0 0, L_0x7fc308550c50;  1 drivers
v0x7fc3081c1350_0 .net "cin", 0 0, L_0x7fc308550cf0;  1 drivers
v0x7fc3081be500_0 .net "cout", 0 0, L_0x7fc308551030;  1 drivers
v0x7fc3081bcf90_0 .net "s", 0 0, L_0x7fc308550da0;  1 drivers
v0x7fc3081bba00_0 .net "t1", 0 0, L_0x7fc308550730;  1 drivers
v0x7fc30819a4b0_0 .net "t2", 0 0, L_0x7fc308550e70;  1 drivers
v0x7fc3081ba490_0 .net "t3", 0 0, L_0x7fc308550f80;  1 drivers
S_0x7fc308094150 .scope generate, "loop[15]" "loop[15]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff70dc00 .param/l "i" 1 5 6, +C4<01111>;
S_0x7fc3080916a0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308094150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308551360 .functor XOR 1, L_0x7fc3085517c0, L_0x7fc308551860, C4<0>, C4<0>;
L_0x7fc3085513f0 .functor XOR 1, L_0x7fc308551360, L_0x7fc3085511f0, C4<0>, C4<0>;
L_0x7fc3085514e0 .functor AND 1, L_0x7fc3085517c0, L_0x7fc308551860, C4<1>, C4<1>;
L_0x7fc3085515f0 .functor AND 1, L_0x7fc308551360, L_0x7fc3085511f0, C4<1>, C4<1>;
L_0x7fc3085516a0 .functor OR 1, L_0x7fc3085514e0, L_0x7fc3085515f0, C4<0>, C4<0>;
v0x7fc3081b8f00_0 .net "a", 0 0, L_0x7fc3085517c0;  1 drivers
v0x7fc3081b6400_0 .net "b", 0 0, L_0x7fc308551860;  1 drivers
v0x7fc3081b3900_0 .net "cin", 0 0, L_0x7fc3085511f0;  1 drivers
v0x7fc3081b2390_0 .net "cout", 0 0, L_0x7fc3085516a0;  1 drivers
v0x7fc3081b0e00_0 .net "s", 0 0, L_0x7fc3085513f0;  1 drivers
v0x7fc308198f50_0 .net "t1", 0 0, L_0x7fc308551360;  1 drivers
v0x7fc3081ab800_0 .net "t2", 0 0, L_0x7fc3085514e0;  1 drivers
v0x7fc3081a2030_0 .net "t3", 0 0, L_0x7fc3085515f0;  1 drivers
S_0x7fc3080b5760 .scope generate, "loop[16]" "loop[16]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc2ff70c330 .param/l "i" 1 5 6, +C4<010000>;
S_0x7fc3080b41f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080b5760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308551290 .functor XOR 1, L_0x7fc308551f10, L_0x7fc308551900, C4<0>, C4<0>;
L_0x7fc30854e720 .functor XOR 1, L_0x7fc308551290, L_0x7fc3085519a0, C4<0>, C4<0>;
L_0x7fc308551c80 .functor AND 1, L_0x7fc308551f10, L_0x7fc308551900, C4<1>, C4<1>;
L_0x7fc308551d70 .functor AND 1, L_0x7fc308551290, L_0x7fc3085519a0, C4<1>, C4<1>;
L_0x7fc308551e20 .functor OR 1, L_0x7fc308551c80, L_0x7fc308551d70, C4<0>, C4<0>;
v0x7fc30819c460_0 .net "a", 0 0, L_0x7fc308551f10;  1 drivers
v0x7fc3081999c0_0 .net "b", 0 0, L_0x7fc308551900;  1 drivers
v0x7fc308197140_0 .net "cin", 0 0, L_0x7fc3085519a0;  1 drivers
v0x7fc308162130_0 .net "cout", 0 0, L_0x7fc308551e20;  1 drivers
v0x7fc308160bc0_0 .net "s", 0 0, L_0x7fc30854e720;  1 drivers
v0x7fc30815f630_0 .net "t1", 0 0, L_0x7fc308551290;  1 drivers
v0x7fc30815e0c0_0 .net "t2", 0 0, L_0x7fc308551c80;  1 drivers
v0x7fc30815cb30_0 .net "t3", 0 0, L_0x7fc308551d70;  1 drivers
S_0x7fc3080b2c60 .scope generate, "loop[17]" "loop[17]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080d7c20 .param/l "i" 1 5 6, +C4<010001>;
S_0x7fc3080b16f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080b2c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308552150 .functor XOR 1, L_0x7fc308552590, L_0x7fc308552630, C4<0>, C4<0>;
L_0x7fc3085521c0 .functor XOR 1, L_0x7fc308552150, L_0x7fc308551fb0, C4<0>, C4<0>;
L_0x7fc3085522b0 .functor AND 1, L_0x7fc308552590, L_0x7fc308552630, C4<1>, C4<1>;
L_0x7fc3085523c0 .functor AND 1, L_0x7fc308552150, L_0x7fc308551fb0, C4<1>, C4<1>;
L_0x7fc308552470 .functor OR 1, L_0x7fc3085522b0, L_0x7fc3085523c0, C4<0>, C4<0>;
v0x7fc30815b5e0_0 .net "a", 0 0, L_0x7fc308552590;  1 drivers
v0x7fc30815a010_0 .net "b", 0 0, L_0x7fc308552630;  1 drivers
v0x7fc308156290_0 .net "cin", 0 0, L_0x7fc308551fb0;  1 drivers
v0x7fc308154e30_0 .net "cout", 0 0, L_0x7fc308552470;  1 drivers
v0x7fc30817a780_0 .net "s", 0 0, L_0x7fc3085521c0;  1 drivers
v0x7fc308177930_0 .net "t1", 0 0, L_0x7fc308552150;  1 drivers
v0x7fc3081763c0_0 .net "t2", 0 0, L_0x7fc3085522b0;  1 drivers
v0x7fc308174e30_0 .net "t3", 0 0, L_0x7fc3085523c0;  1 drivers
S_0x7fc3080b0160 .scope generate, "loop[18]" "loop[18]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc308071130 .param/l "i" 1 5 6, +C4<010010>;
S_0x7fc3080aebf0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080b0160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308552050 .functor XOR 1, L_0x7fc308552be0, L_0x7fc3085526d0, C4<0>, C4<0>;
L_0x7fc3085520c0 .functor XOR 1, L_0x7fc308552050, L_0x7fc308552770, C4<0>, C4<0>;
L_0x7fc3085528e0 .functor AND 1, L_0x7fc308552be0, L_0x7fc3085526d0, C4<1>, C4<1>;
L_0x7fc308552a10 .functor AND 1, L_0x7fc308552050, L_0x7fc308552770, C4<1>, C4<1>;
L_0x7fc308552ac0 .functor OR 1, L_0x7fc3085528e0, L_0x7fc308552a10, C4<0>, C4<0>;
v0x7fc3081538e0_0 .net "a", 0 0, L_0x7fc308552be0;  1 drivers
v0x7fc3081738c0_0 .net "b", 0 0, L_0x7fc3085526d0;  1 drivers
v0x7fc308170dc0_0 .net "cin", 0 0, L_0x7fc308552770;  1 drivers
v0x7fc30816f830_0 .net "cout", 0 0, L_0x7fc308552ac0;  1 drivers
v0x7fc30816e2c0_0 .net "s", 0 0, L_0x7fc3085520c0;  1 drivers
v0x7fc30816cd30_0 .net "t1", 0 0, L_0x7fc308552050;  1 drivers
v0x7fc30816a230_0 .net "t2", 0 0, L_0x7fc3085528e0;  1 drivers
v0x7fc308168cc0_0 .net "t3", 0 0, L_0x7fc308552a10;  1 drivers
S_0x7fc3080ad660 .scope generate, "loop[19]" "loop[19]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3081a0860 .param/l "i" 1 5 6, +C4<010011>;
S_0x7fc3080ac0f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080ad660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308552810 .functor XOR 1, L_0x7fc308553220, L_0x7fc3085532c0, C4<0>, C4<0>;
L_0x7fc308552e50 .functor XOR 1, L_0x7fc308552810, L_0x7fc308552c80, C4<0>, C4<0>;
L_0x7fc308552f40 .functor AND 1, L_0x7fc308553220, L_0x7fc3085532c0, C4<1>, C4<1>;
L_0x7fc308553050 .functor AND 1, L_0x7fc308552810, L_0x7fc308552c80, C4<1>, C4<1>;
L_0x7fc308553100 .functor OR 1, L_0x7fc308552f40, L_0x7fc308553050, C4<0>, C4<0>;
v0x7fc308167730_0 .net "a", 0 0, L_0x7fc308553220;  1 drivers
v0x7fc3081661c0_0 .net "b", 0 0, L_0x7fc3085532c0;  1 drivers
v0x7fc3081636c0_0 .net "cin", 0 0, L_0x7fc308552c80;  1 drivers
v0x7fc30815b460_0 .net "cout", 0 0, L_0x7fc308553100;  1 drivers
v0x7fc308158340_0 .net "s", 0 0, L_0x7fc308552e50;  1 drivers
v0x7fc308155890_0 .net "t1", 0 0, L_0x7fc308552810;  1 drivers
v0x7fc308153400_0 .net "t2", 0 0, L_0x7fc308552f40;  1 drivers
v0x7fc30810e890_0 .net "t3", 0 0, L_0x7fc308553050;  1 drivers
S_0x7fc3080aab60 .scope generate, "loop[20]" "loop[20]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc308155690 .param/l "i" 1 5 6, +C4<010100>;
S_0x7fc3080a95f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080aab60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308552d20 .functor XOR 1, L_0x7fc308553880, L_0x7fc308553360, C4<0>, C4<0>;
L_0x7fc308552db0 .functor XOR 1, L_0x7fc308552d20, L_0x7fc308553400, C4<0>, C4<0>;
L_0x7fc3085535a0 .functor AND 1, L_0x7fc308553880, L_0x7fc308553360, C4<1>, C4<1>;
L_0x7fc3085536b0 .functor AND 1, L_0x7fc308552d20, L_0x7fc308553400, C4<1>, C4<1>;
L_0x7fc308553760 .functor OR 1, L_0x7fc3085535a0, L_0x7fc3085536b0, C4<0>, C4<0>;
v0x7fc308109270_0 .net "a", 0 0, L_0x7fc308553880;  1 drivers
v0x7fc3081052a0_0 .net "b", 0 0, L_0x7fc308553360;  1 drivers
v0x7fc3081299e0_0 .net "cin", 0 0, L_0x7fc308553400;  1 drivers
v0x7fc308128120_0 .net "cout", 0 0, L_0x7fc308553760;  1 drivers
v0x7fc308126b90_0 .net "s", 0 0, L_0x7fc308552db0;  1 drivers
v0x7fc308125620_0 .net "t1", 0 0, L_0x7fc308552d20;  1 drivers
v0x7fc308121590_0 .net "t2", 0 0, L_0x7fc3085535a0;  1 drivers
v0x7fc308120020_0 .net "t3", 0 0, L_0x7fc3085536b0;  1 drivers
S_0x7fc3080a8060 .scope generate, "loop[21]" "loop[21]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc30812ba20 .param/l "i" 1 5 6, +C4<010101>;
S_0x7fc3080a6af0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080a8060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085534a0 .functor XOR 1, L_0x7fc308553ec0, L_0x7fc308553f60, C4<0>, C4<0>;
L_0x7fc308553b20 .functor XOR 1, L_0x7fc3085534a0, L_0x7fc308553920, C4<0>, C4<0>;
L_0x7fc308553c10 .functor AND 1, L_0x7fc308553ec0, L_0x7fc308553f60, C4<1>, C4<1>;
L_0x7fc308553d20 .functor AND 1, L_0x7fc3085534a0, L_0x7fc308553920, C4<1>, C4<1>;
L_0x7fc308553dd0 .functor OR 1, L_0x7fc308553c10, L_0x7fc308553d20, C4<0>, C4<0>;
v0x7fc30811ea90_0 .net "a", 0 0, L_0x7fc308553ec0;  1 drivers
v0x7fc30811d520_0 .net "b", 0 0, L_0x7fc308553f60;  1 drivers
v0x7fc30811bf90_0 .net "cin", 0 0, L_0x7fc308553920;  1 drivers
v0x7fc308119490_0 .net "cout", 0 0, L_0x7fc308553dd0;  1 drivers
v0x7fc308116990_0 .net "s", 0 0, L_0x7fc308553b20;  1 drivers
v0x7fc308115420_0 .net "t1", 0 0, L_0x7fc3085534a0;  1 drivers
v0x7fc30810a6c0_0 .net "t2", 0 0, L_0x7fc308553c10;  1 drivers
v0x7fc3081075a0_0 .net "t3", 0 0, L_0x7fc308553d20;  1 drivers
S_0x7fc3080a5560 .scope generate, "loop[22]" "loop[22]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080c1910 .param/l "i" 1 5 6, +C4<010110>;
S_0x7fc3080a3ff0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080a5560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085539c0 .functor XOR 1, L_0x7fc308554550, L_0x7fc30854dcc0, C4<0>, C4<0>;
L_0x7fc308553a70 .functor XOR 1, L_0x7fc3085539c0, L_0x7fc30854dd60, C4<0>, C4<0>;
L_0x7fc308554250 .functor AND 1, L_0x7fc308554550, L_0x7fc30854dcc0, C4<1>, C4<1>;
L_0x7fc308554360 .functor AND 1, L_0x7fc3085539c0, L_0x7fc30854dd60, C4<1>, C4<1>;
L_0x7fc308554410 .functor OR 1, L_0x7fc308554250, L_0x7fc308554360, C4<0>, C4<0>;
v0x7fc308106040_0 .net "a", 0 0, L_0x7fc308554550;  1 drivers
v0x7fc3081384c0_0 .net "b", 0 0, L_0x7fc30854dcc0;  1 drivers
v0x7fc308136f30_0 .net "cin", 0 0, L_0x7fc30854dd60;  1 drivers
v0x7fc308134430_0 .net "cout", 0 0, L_0x7fc308554410;  1 drivers
v0x7fc308132ec0_0 .net "s", 0 0, L_0x7fc308553a70;  1 drivers
v0x7fc30812c730_0 .net "t1", 0 0, L_0x7fc3085539c0;  1 drivers
v0x7fc308152080_0 .net "t2", 0 0, L_0x7fc308554250;  1 drivers
v0x7fc30814f230_0 .net "t3", 0 0, L_0x7fc308554360;  1 drivers
S_0x7fc3080a2a60 .scope generate, "loop[23]" "loop[23]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080d70e0 .param/l "i" 1 5 6, +C4<010111>;
S_0x7fc3080a14f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080a2a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854de00 .functor XOR 1, L_0x7fc3085549c0, L_0x7fc308554a60, C4<0>, C4<0>;
L_0x7fc308554000 .functor XOR 1, L_0x7fc30854de00, L_0x7fc30854e480, C4<0>, C4<0>;
L_0x7fc3085540d0 .functor AND 1, L_0x7fc3085549c0, L_0x7fc308554a60, C4<1>, C4<1>;
L_0x7fc308554820 .functor AND 1, L_0x7fc30854de00, L_0x7fc30854e480, C4<1>, C4<1>;
L_0x7fc3085548d0 .functor OR 1, L_0x7fc3085540d0, L_0x7fc308554820, C4<0>, C4<0>;
v0x7fc30814dcc0_0 .net "a", 0 0, L_0x7fc3085549c0;  1 drivers
v0x7fc30814c730_0 .net "b", 0 0, L_0x7fc308554a60;  1 drivers
v0x7fc30812b1e0_0 .net "cin", 0 0, L_0x7fc30854e480;  1 drivers
v0x7fc30814b1c0_0 .net "cout", 0 0, L_0x7fc3085548d0;  1 drivers
v0x7fc308149c30_0 .net "s", 0 0, L_0x7fc308554000;  1 drivers
v0x7fc30812ae80_0 .net "t1", 0 0, L_0x7fc30854de00;  1 drivers
v0x7fc308147130_0 .net "t2", 0 0, L_0x7fc3085540d0;  1 drivers
v0x7fc308145bc0_0 .net "t3", 0 0, L_0x7fc308554820;  1 drivers
S_0x7fc30809ff60 .scope generate, "loop[24]" "loop[24]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080cefe0 .param/l "i" 1 5 6, +C4<011000>;
S_0x7fc30809e9f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30809ff60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30854e520 .functor XOR 1, L_0x7fc308554e20, L_0x7fc308554b00, C4<0>, C4<0>;
L_0x7fc30854e5b0 .functor XOR 1, L_0x7fc30854e520, L_0x7fc308554ba0, C4<0>, C4<0>;
L_0x7fc308554630 .functor AND 1, L_0x7fc308554e20, L_0x7fc308554b00, C4<1>, C4<1>;
L_0x7fc308554720 .functor AND 1, L_0x7fc30854e520, L_0x7fc308554ba0, C4<1>, C4<1>;
L_0x7fc308554d40 .functor OR 1, L_0x7fc308554630, L_0x7fc308554720, C4<0>, C4<0>;
v0x7fc308144630_0 .net "a", 0 0, L_0x7fc308554e20;  1 drivers
v0x7fc308141b30_0 .net "b", 0 0, L_0x7fc308554b00;  1 drivers
v0x7fc3081405c0_0 .net "cin", 0 0, L_0x7fc308554ba0;  1 drivers
v0x7fc30813c530_0 .net "cout", 0 0, L_0x7fc308554d40;  1 drivers
v0x7fc308131190_0 .net "s", 0 0, L_0x7fc30854e5b0;  1 drivers
v0x7fc30812e6f0_0 .net "t1", 0 0, L_0x7fc30854e520;  1 drivers
v0x7fc30812bc40_0 .net "t2", 0 0, L_0x7fc308554630;  1 drivers
v0x7fc3080ffcb0_0 .net "t3", 0 0, L_0x7fc308554720;  1 drivers
S_0x7fc30809d460 .scope generate, "loop[25]" "loop[25]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080c6ee0 .param/l "i" 1 5 6, +C4<011001>;
S_0x7fc30809bef0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30809d460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308554c40 .functor XOR 1, L_0x7fc3085554a0, L_0x7fc308555540, C4<0>, C4<0>;
L_0x7fc308554cd0 .functor XOR 1, L_0x7fc308554c40, L_0x7fc308554ec0, C4<0>, C4<0>;
L_0x7fc3085551a0 .functor AND 1, L_0x7fc3085554a0, L_0x7fc308555540, C4<1>, C4<1>;
L_0x7fc3085552b0 .functor AND 1, L_0x7fc308554c40, L_0x7fc308554ec0, C4<1>, C4<1>;
L_0x7fc308555360 .functor OR 1, L_0x7fc3085551a0, L_0x7fc3085552b0, C4<0>, C4<0>;
v0x7fc3080ffd40_0 .net "a", 0 0, L_0x7fc3085554a0;  1 drivers
v0x7fc3080fe750_0 .net "b", 0 0, L_0x7fc308555540;  1 drivers
v0x7fc3080fe7e0_0 .net "cin", 0 0, L_0x7fc308554ec0;  1 drivers
v0x7fc3080a1ce0_0 .net "cout", 0 0, L_0x7fc308555360;  1 drivers
v0x7fc3080a1d70_0 .net "s", 0 0, L_0x7fc308554cd0;  1 drivers
v0x7fc3080be4b0_0 .net "t1", 0 0, L_0x7fc308554c40;  1 drivers
v0x7fc3080be540_0 .net "t2", 0 0, L_0x7fc3085551a0;  1 drivers
v0x7fc3080bcf50_0 .net "t3", 0 0, L_0x7fc3085552b0;  1 drivers
S_0x7fc30809a960 .scope generate, "loop[26]" "loop[26]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc308097c70 .param/l "i" 1 5 6, +C4<011010>;
S_0x7fc3080993f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30809a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308554f60 .functor XOR 1, L_0x7fc308555ae0, L_0x7fc3085555e0, C4<0>, C4<0>;
L_0x7fc308554ff0 .functor XOR 1, L_0x7fc308554f60, L_0x7fc308555680, C4<0>, C4<0>;
L_0x7fc308555850 .functor AND 1, L_0x7fc308555ae0, L_0x7fc3085555e0, C4<1>, C4<1>;
L_0x7fc308555940 .functor AND 1, L_0x7fc308554f60, L_0x7fc308555680, C4<1>, C4<1>;
L_0x7fc3085559f0 .functor OR 1, L_0x7fc308555850, L_0x7fc308555940, C4<0>, C4<0>;
v0x7fc3080bcfe0_0 .net "a", 0 0, L_0x7fc308555ae0;  1 drivers
v0x7fc3080bcce0_0 .net "b", 0 0, L_0x7fc3085555e0;  1 drivers
v0x7fc3080bcd70_0 .net "cin", 0 0, L_0x7fc308555680;  1 drivers
v0x7fc3080ba490_0 .net "cout", 0 0, L_0x7fc3085559f0;  1 drivers
v0x7fc3080ba520_0 .net "s", 0 0, L_0x7fc308554ff0;  1 drivers
v0x7fc3080d24e0_0 .net "t1", 0 0, L_0x7fc308554f60;  1 drivers
v0x7fc3080d2570_0 .net "t2", 0 0, L_0x7fc308555850;  1 drivers
v0x7fc3080dd0e0_0 .net "t3", 0 0, L_0x7fc308555940;  1 drivers
S_0x7fc308097e60 .scope generate, "loop[27]" "loop[27]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080ae9e0 .param/l "i" 1 5 6, +C4<011011>;
S_0x7fc308096910 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308097e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308555720 .functor XOR 1, L_0x7fc308556150, L_0x7fc3085561f0, C4<0>, C4<0>;
L_0x7fc3085557b0 .functor XOR 1, L_0x7fc308555720, L_0x7fc308555b80, C4<0>, C4<0>;
L_0x7fc308555e70 .functor AND 1, L_0x7fc308556150, L_0x7fc3085561f0, C4<1>, C4<1>;
L_0x7fc308555f80 .functor AND 1, L_0x7fc308555720, L_0x7fc308555b80, C4<1>, C4<1>;
L_0x7fc308556030 .functor OR 1, L_0x7fc308555e70, L_0x7fc308555f80, C4<0>, C4<0>;
v0x7fc3080dd170_0 .net "a", 0 0, L_0x7fc308556150;  1 drivers
v0x7fc308097350_0 .net "b", 0 0, L_0x7fc3085561f0;  1 drivers
v0x7fc3080973e0_0 .net "cin", 0 0, L_0x7fc308555b80;  1 drivers
v0x7fc308094860_0 .net "cout", 0 0, L_0x7fc308556030;  1 drivers
v0x7fc3080948f0_0 .net "s", 0 0, L_0x7fc3085557b0;  1 drivers
v0x7fc308093300_0 .net "t1", 0 0, L_0x7fc308555720;  1 drivers
v0x7fc308093390_0 .net "t2", 0 0, L_0x7fc308555e70;  1 drivers
v0x7fc3080905f0_0 .net "t3", 0 0, L_0x7fc308555f80;  1 drivers
S_0x7fc308095950 .scope generate, "loop[28]" "loop[28]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080a68e0 .param/l "i" 1 5 6, +C4<011100>;
S_0x7fc308095380 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308095950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308555c20 .functor XOR 1, L_0x7fc3085567c0, L_0x7fc308556860, C4<0>, C4<0>;
L_0x7fc308555cb0 .functor XOR 1, L_0x7fc308555c20, L_0x7fc308556900, C4<0>, C4<0>;
L_0x7fc308555da0 .functor AND 1, L_0x7fc3085567c0, L_0x7fc308556860, C4<1>, C4<1>;
L_0x7fc3085565d0 .functor AND 1, L_0x7fc308555c20, L_0x7fc308556900, C4<1>, C4<1>;
L_0x7fc308556680 .functor OR 1, L_0x7fc308555da0, L_0x7fc3085565d0, C4<0>, C4<0>;
v0x7fc308090680_0 .net "a", 0 0, L_0x7fc3085567c0;  1 drivers
v0x7fc3080a9de0_0 .net "b", 0 0, L_0x7fc308556860;  1 drivers
v0x7fc3080a9e70_0 .net "cin", 0 0, L_0x7fc308556900;  1 drivers
v0x7fc3080b49e0_0 .net "cout", 0 0, L_0x7fc308556680;  1 drivers
v0x7fc3080b4a70_0 .net "s", 0 0, L_0x7fc308555cb0;  1 drivers
v0x7fc30808f0b0_0 .net "t1", 0 0, L_0x7fc308555c20;  1 drivers
v0x7fc30808f140_0 .net "t2", 0 0, L_0x7fc308555da0;  1 drivers
v0x7fc30808db50_0 .net "t3", 0 0, L_0x7fc3085565d0;  1 drivers
S_0x7fc308094420 .scope generate, "loop[29]" "loop[29]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3080a1310 .param/l "i" 1 5 6, +C4<011101>;
S_0x7fc308092eb0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308094420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085569a0 .functor XOR 1, L_0x7fc308556e40, L_0x7fc308556ee0, C4<0>, C4<0>;
L_0x7fc308556a50 .functor XOR 1, L_0x7fc3085569a0, L_0x7fc308556290, C4<0>, C4<0>;
L_0x7fc308556b40 .functor AND 1, L_0x7fc308556e40, L_0x7fc308556ee0, C4<1>, C4<1>;
L_0x7fc308556c50 .functor AND 1, L_0x7fc3085569a0, L_0x7fc308556290, C4<1>, C4<1>;
L_0x7fc308556d00 .functor OR 1, L_0x7fc308556b40, L_0x7fc308556c50, C4<0>, C4<0>;
v0x7fc30808dbe0_0 .net "a", 0 0, L_0x7fc308556e40;  1 drivers
v0x7fc3081acd80_0 .net "b", 0 0, L_0x7fc308556ee0;  1 drivers
v0x7fc3081ace10_0 .net "cin", 0 0, L_0x7fc308556290;  1 drivers
v0x7fc3081c9550_0 .net "cout", 0 0, L_0x7fc308556d00;  1 drivers
v0x7fc3081c95e0_0 .net "s", 0 0, L_0x7fc308556a50;  1 drivers
v0x7fc3081c7ff0_0 .net "t1", 0 0, L_0x7fc3085569a0;  1 drivers
v0x7fc3081c8080_0 .net "t2", 0 0, L_0x7fc308556b40;  1 drivers
v0x7fc3081c5530_0 .net "t3", 0 0, L_0x7fc308556c50;  1 drivers
S_0x7fc3080928e0 .scope generate, "loop[30]" "loop[30]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3081cb3f0 .param/l "i" 1 5 6, +C4<011110>;
S_0x7fc308091970 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080928e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308556330 .functor XOR 1, L_0x7fc308557490, L_0x7fc308557530, C4<0>, C4<0>;
L_0x7fc3085563c0 .functor XOR 1, L_0x7fc308556330, L_0x7fc3085575d0, C4<0>, C4<0>;
L_0x7fc3085564b0 .functor AND 1, L_0x7fc308557490, L_0x7fc308557530, C4<1>, C4<1>;
L_0x7fc3085572f0 .functor AND 1, L_0x7fc308556330, L_0x7fc3085575d0, C4<1>, C4<1>;
L_0x7fc3085573a0 .functor OR 1, L_0x7fc3085564b0, L_0x7fc3085572f0, C4<0>, C4<0>;
v0x7fc3081c55c0_0 .net "a", 0 0, L_0x7fc308557490;  1 drivers
v0x7fc3081e8180_0 .net "b", 0 0, L_0x7fc308557530;  1 drivers
v0x7fc3081e8210_0 .net "cin", 0 0, L_0x7fc3085575d0;  1 drivers
v0x7fc3081a8cf0_0 .net "cout", 0 0, L_0x7fc3085573a0;  1 drivers
v0x7fc3081a8d80_0 .net "s", 0 0, L_0x7fc3085563c0;  1 drivers
v0x7fc3081a23f0_0 .net "t1", 0 0, L_0x7fc308556330;  1 drivers
v0x7fc3081a2480_0 .net "t2", 0 0, L_0x7fc3085564b0;  1 drivers
v0x7fc30819f900_0 .net "t3", 0 0, L_0x7fc3085572f0;  1 drivers
S_0x7fc308090410 .scope generate, "loop[31]" "loop[31]" 5 6, 5 6 0, S_0x7fc3080fdfa0;
 .timescale -9 -12;
P_0x7fc3081e2180 .param/l "i" 1 5 6, +C4<011111>;
S_0x7fc30808fe40 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308090410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308557670 .functor XOR 1, L_0x7fc308557af0, L_0x7fc308557b90, C4<0>, C4<0>;
L_0x7fc308557720 .functor XOR 1, L_0x7fc308557670, L_0x7fc308556f80, C4<0>, C4<0>;
L_0x7fc308557810 .functor AND 1, L_0x7fc308557af0, L_0x7fc308557b90, C4<1>, C4<1>;
L_0x7fc308557920 .functor AND 1, L_0x7fc308557670, L_0x7fc308556f80, C4<1>, C4<1>;
L_0x7fc3085579d0 .functor OR 1, L_0x7fc308557810, L_0x7fc308557920, C4<0>, C4<0>;
v0x7fc30819f990_0 .net "a", 0 0, L_0x7fc308557af0;  1 drivers
v0x7fc30819e3a0_0 .net "b", 0 0, L_0x7fc308557b90;  1 drivers
v0x7fc30819e430_0 .net "cin", 0 0, L_0x7fc308556f80;  1 drivers
v0x7fc30819b690_0 .net "cout", 0 0, L_0x7fc3085579d0;  1 drivers
v0x7fc30819b720_0 .net "s", 0 0, L_0x7fc308557720;  1 drivers
v0x7fc3081b4e80_0 .net "t1", 0 0, L_0x7fc308557670;  1 drivers
v0x7fc3081b4f10_0 .net "t2", 0 0, L_0x7fc308557810;  1 drivers
v0x7fc3081bfa80_0 .net "t3", 0 0, L_0x7fc308557920;  1 drivers
S_0x7fc30808eed0 .scope generate, "sel[0]" "sel[0]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081d5ff0 .param/l "i" 1 4 8, +C4<00>;
L_0x7fc308544300 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc30815b820_0 .net *"_ivl_0", 0 0, L_0x7fc308544300;  1 drivers
v0x7fc30815b8b0_0 .net *"_ivl_2", 0 0, L_0x7fc3085443d0;  1 drivers
v0x7fc308158d30_0 .net *"_ivl_3", 0 0, L_0x7fc308544470;  1 drivers
v0x7fc308158dc0_0 .net *"_ivl_4", 0 0, L_0x7fc3085445b0;  1 drivers
L_0x7fc3085445b0 .functor MUXZ 1, L_0x7fc308544470, L_0x7fc3085443d0, L_0x7fc308544300, C4<>;
S_0x7fc30808d970 .scope generate, "sel[1]" "sel[1]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081d1f80 .param/l "i" 1 4 8, +C4<01>;
L_0x7fc3085446f0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3081577d0_0 .net *"_ivl_0", 0 0, L_0x7fc3085446f0;  1 drivers
v0x7fc308157860_0 .net *"_ivl_2", 0 0, L_0x7fc308544760;  1 drivers
v0x7fc308157560_0 .net *"_ivl_3", 0 0, L_0x7fc308544880;  1 drivers
v0x7fc3081575f0_0 .net *"_ivl_4", 0 0, L_0x7fc308544920;  1 drivers
L_0x7fc308544920 .functor MUXZ 1, L_0x7fc308544880, L_0x7fc308544760, L_0x7fc3085446f0, C4<>;
S_0x7fc30808d3a0 .scope generate, "sel[2]" "sel[2]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081a57f0 .param/l "i" 1 4 8, +C4<010>;
L_0x7fc308544a80 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc308156020_0 .net *"_ivl_0", 0 0, L_0x7fc308544a80;  1 drivers
v0x7fc3081560b0_0 .net *"_ivl_2", 0 0, L_0x7fc308544b70;  1 drivers
v0x7fc308154ac0_0 .net *"_ivl_3", 0 0, L_0x7fc308544c10;  1 drivers
v0x7fc308154b50_0 .net *"_ivl_4", 0 0, L_0x7fc308544cb0;  1 drivers
L_0x7fc308544cb0 .functor MUXZ 1, L_0x7fc308544c10, L_0x7fc308544b70, L_0x7fc308544a80, C4<>;
S_0x7fc3081c8e40 .scope generate, "sel[3]" "sel[3]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081c05f0 .param/l "i" 1 4 8, +C4<011>;
L_0x7fc308544e10 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc30816b7b0_0 .net *"_ivl_0", 0 0, L_0x7fc308544e10;  1 drivers
v0x7fc30816b840_0 .net *"_ivl_2", 0 0, L_0x7fc308544e80;  1 drivers
v0x7fc308178eb0_0 .net *"_ivl_3", 0 0, L_0x7fc308544f60;  1 drivers
v0x7fc308178f40_0 .net *"_ivl_4", 0 0, L_0x7fc308545000;  1 drivers
L_0x7fc308545000 .functor MUXZ 1, L_0x7fc308544f60, L_0x7fc308544e80, L_0x7fc308544e10, C4<>;
S_0x7fc3081c3900 .scope generate, "sel[4]" "sel[4]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081bc580 .param/l "i" 1 4 8, +C4<0100>;
L_0x7fc308545160 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc308153580_0 .net *"_ivl_0", 0 0, L_0x7fc308545160;  1 drivers
v0x7fc308153610_0 .net *"_ivl_2", 0 0, L_0x7fc3085451d0;  1 drivers
v0x7fc3081486b0_0 .net *"_ivl_3", 0 0, L_0x7fc3085452c0;  1 drivers
v0x7fc308148740_0 .net *"_ivl_4", 0 0, L_0x7fc308545460;  1 drivers
L_0x7fc308545460 .functor MUXZ 1, L_0x7fc3085452c0, L_0x7fc3085451d0, L_0x7fc308545160, C4<>;
S_0x7fc3081e8f00 .scope generate, "sel[5]" "sel[5]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081b6f80 .param/l "i" 1 4 8, +C4<0101>;
L_0x7fc308545500 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc308113e80_0 .net *"_ivl_0", 0 0, L_0x7fc308545500;  1 drivers
v0x7fc308113f10_0 .net *"_ivl_2", 0 0, L_0x7fc308545570;  1 drivers
v0x7fc308122b10_0 .net *"_ivl_3", 0 0, L_0x7fc308545770;  1 drivers
v0x7fc308122ba0_0 .net *"_ivl_4", 0 0, L_0x7fc308545810;  1 drivers
L_0x7fc308545810 .functor MUXZ 1, L_0x7fc308545770, L_0x7fc308545570, L_0x7fc308545500, C4<>;
S_0x7fc3081e7990 .scope generate, "sel[6]" "sel[6]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081b2ef0 .param/l "i" 1 4 8, +C4<0110>;
L_0x7fc3085458f0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc30810aa80_0 .net *"_ivl_0", 0 0, L_0x7fc3085458f0;  1 drivers
v0x7fc30810ab10_0 .net *"_ivl_2", 0 0, L_0x7fc308545a60;  1 drivers
v0x7fc308107f90_0 .net *"_ivl_3", 0 0, L_0x7fc308545b00;  1 drivers
v0x7fc308108020_0 .net *"_ivl_4", 0 0, L_0x7fc308545ba0;  1 drivers
L_0x7fc308545ba0 .functor MUXZ 1, L_0x7fc308545b00, L_0x7fc308545a60, L_0x7fc3085458f0, C4<>;
S_0x7fc3081e6400 .scope generate, "sel[7]" "sel[7]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081a17c0 .param/l "i" 1 4 8, +C4<0111>;
L_0x7fc308545cc0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc308106a30_0 .net *"_ivl_0", 0 0, L_0x7fc308545cc0;  1 drivers
v0x7fc308106ac0_0 .net *"_ivl_2", 0 0, L_0x7fc308545d30;  1 drivers
v0x7fc308124080_0 .net *"_ivl_3", 0 0, L_0x7fc308545dd0;  1 drivers
v0x7fc308124110_0 .net *"_ivl_4", 0 0, L_0x7fc308545e70;  1 drivers
L_0x7fc308545e70 .functor MUXZ 1, L_0x7fc308545dd0, L_0x7fc308545d30, L_0x7fc308545cc0, C4<>;
S_0x7fc3081e4e90 .scope generate, "sel[8]" "sel[8]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081a9880 .param/l "i" 1 4 8, +C4<01000>;
L_0x7fc308545fd0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc308131b80_0 .net *"_ivl_0", 0 0, L_0x7fc308545fd0;  1 drivers
v0x7fc308131c10_0 .net *"_ivl_2", 0 0, L_0x7fc308546040;  1 drivers
v0x7fc308130620_0 .net *"_ivl_3", 0 0, L_0x7fc308546170;  1 drivers
v0x7fc3081306b0_0 .net *"_ivl_4", 0 0, L_0x7fc308546210;  1 drivers
L_0x7fc308546210 .functor MUXZ 1, L_0x7fc308546170, L_0x7fc308546040, L_0x7fc308545fd0, C4<>;
S_0x7fc3081e3900 .scope generate, "sel[9]" "sel[9]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30815ec30 .param/l "i" 1 4 8, +C4<01001>;
L_0x7fc308546330 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3081303b0_0 .net *"_ivl_0", 0 0, L_0x7fc308546330;  1 drivers
v0x7fc308130440_0 .net *"_ivl_2", 0 0, L_0x7fc3085463a0;  1 drivers
v0x7fc30812f0e0_0 .net *"_ivl_3", 0 0, L_0x7fc3085464e0;  1 drivers
v0x7fc30812f170_0 .net *"_ivl_4", 0 0, L_0x7fc308546580;  1 drivers
L_0x7fc308546580 .functor MUXZ 1, L_0x7fc3085464e0, L_0x7fc3085463a0, L_0x7fc308546330, C4<>;
S_0x7fc3081e2390 .scope generate, "sel[10]" "sel[10]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081784b0 .param/l "i" 1 4 8, +C4<01010>;
L_0x7fc308546660 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc30812db80_0 .net *"_ivl_0", 0 0, L_0x7fc308546660;  1 drivers
v0x7fc30812dc10_0 .net *"_ivl_2", 0 0, L_0x7fc3085466d0;  1 drivers
v0x7fc30812c3d0_0 .net *"_ivl_3", 0 0, L_0x7fc308546440;  1 drivers
v0x7fc30812c460_0 .net *"_ivl_4", 0 0, L_0x7fc308546820;  1 drivers
L_0x7fc308546820 .functor MUXZ 1, L_0x7fc308546440, L_0x7fc3085466d0, L_0x7fc308546660, C4<>;
S_0x7fc3081e0e00 .scope generate, "sel[11]" "sel[11]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081759e0 .param/l "i" 1 4 8, +C4<01011>;
L_0x7fc3085469a0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3081430b0_0 .net *"_ivl_0", 0 0, L_0x7fc3085469a0;  1 drivers
v0x7fc308143140_0 .net *"_ivl_2", 0 0, L_0x7fc308546a10;  1 drivers
v0x7fc3081507b0_0 .net *"_ivl_3", 0 0, L_0x7fc308546b70;  1 drivers
v0x7fc308150840_0 .net *"_ivl_4", 0 0, L_0x7fc308546770;  1 drivers
L_0x7fc308546770 .functor MUXZ 1, L_0x7fc308546b70, L_0x7fc308546a10, L_0x7fc3085469a0, C4<>;
S_0x7fc3081df890 .scope generate, "sel[12]" "sel[12]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30816ee20 .param/l "i" 1 4 8, +C4<01100>;
L_0x7fc308546cf0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080a3240_0 .net *"_ivl_0", 0 0, L_0x7fc308546cf0;  1 drivers
v0x7fc3080a32d0_0 .net *"_ivl_2", 0 0, L_0x7fc308546d60;  1 drivers
v0x7fc3080ca3d0_0 .net *"_ivl_3", 0 0, L_0x7fc308546ed0;  1 drivers
v0x7fc3080ca460_0 .net *"_ivl_4", 0 0, L_0x7fc308546ab0;  1 drivers
L_0x7fc308546ab0 .functor MUXZ 1, L_0x7fc308546ed0, L_0x7fc308546d60, L_0x7fc308546cf0, C4<>;
S_0x7fc3081de300 .scope generate, "sel[13]" "sel[13]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30816adc0 .param/l "i" 1 4 8, +C4<01101>;
L_0x7fc308547170 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080c61e0_0 .net *"_ivl_0", 0 0, L_0x7fc308547170;  1 drivers
v0x7fc3080c6270_0 .net *"_ivl_2", 0 0, L_0x7fc3085471e0;  1 drivers
v0x7fc3080c4c70_0 .net *"_ivl_3", 0 0, L_0x7fc308547480;  1 drivers
v0x7fc3080c4d00_0 .net *"_ivl_4", 0 0, L_0x7fc308546e00;  1 drivers
L_0x7fc308546e00 .functor MUXZ 1, L_0x7fc308547480, L_0x7fc3085471e0, L_0x7fc308547170, C4<>;
S_0x7fc3081dcd90 .scope generate, "sel[14]" "sel[14]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081657b0 .param/l "i" 1 4 8, +C4<01110>;
L_0x7fc3085475a0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080c2170_0 .net *"_ivl_0", 0 0, L_0x7fc3085475a0;  1 drivers
v0x7fc3080c2200_0 .net *"_ivl_2", 0 0, L_0x7fc308545960;  1 drivers
v0x7fc3080bf670_0 .net *"_ivl_3", 0 0, L_0x7fc308547810;  1 drivers
v0x7fc3080bf700_0 .net *"_ivl_4", 0 0, L_0x7fc3085478b0;  1 drivers
L_0x7fc3085478b0 .functor MUXZ 1, L_0x7fc308547810, L_0x7fc308545960, L_0x7fc3085475a0, C4<>;
S_0x7fc3081db800 .scope generate, "sel[15]" "sel[15]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc308110980 .param/l "i" 1 4 8, +C4<01111>;
L_0x7fc3085479d0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080dcf70_0 .net *"_ivl_0", 0 0, L_0x7fc3085479d0;  1 drivers
v0x7fc3080dd000_0 .net *"_ivl_2", 0 0, L_0x7fc308547a40;  1 drivers
v0x7fc3080db9e0_0 .net *"_ivl_3", 0 0, L_0x7fc308547ae0;  1 drivers
v0x7fc3080dba70_0 .net *"_ivl_4", 0 0, L_0x7fc308547b80;  1 drivers
L_0x7fc308547b80 .functor MUXZ 1, L_0x7fc308547ae0, L_0x7fc308547a40, L_0x7fc3085479d0, C4<>;
S_0x7fc3081da290 .scope generate, "sel[16]" "sel[16]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30810c910 .param/l "i" 1 4 8, +C4<010000>;
L_0x7fc308547d00 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080d7970_0 .net *"_ivl_0", 0 0, L_0x7fc308547d00;  1 drivers
v0x7fc3080d7a00_0 .net *"_ivl_2", 0 0, L_0x7fc308547d70;  1 drivers
v0x7fc3080d63e0_0 .net *"_ivl_3", 0 0, L_0x7fc308545610;  1 drivers
v0x7fc3080d6470_0 .net *"_ivl_4", 0 0, L_0x7fc308547f20;  1 drivers
L_0x7fc308547f20 .functor MUXZ 1, L_0x7fc308545610, L_0x7fc308547d70, L_0x7fc308547d00, C4<>;
S_0x7fc3081d8d00 .scope generate, "sel[17]" "sel[17]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc308127710 .param/l "i" 1 4 8, +C4<010001>;
L_0x7fc308548040 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080d38e0_0 .net *"_ivl_0", 0 0, L_0x7fc308548040;  1 drivers
v0x7fc3080d3970_0 .net *"_ivl_2", 0 0, L_0x7fc3085480b0;  1 drivers
v0x7fc3080d2370_0 .net *"_ivl_3", 0 0, L_0x7fc308547e10;  1 drivers
v0x7fc3080d2400_0 .net *"_ivl_4", 0 0, L_0x7fc308548270;  1 drivers
L_0x7fc308548270 .functor MUXZ 1, L_0x7fc308547e10, L_0x7fc3085480b0, L_0x7fc308548040, C4<>;
S_0x7fc3081d7790 .scope generate, "sel[18]" "sel[18]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc308123690 .param/l "i" 1 4 8, +C4<010010>;
L_0x7fc308548390 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080cf870_0 .net *"_ivl_0", 0 0, L_0x7fc308548390;  1 drivers
v0x7fc3080cf900_0 .net *"_ivl_2", 0 0, L_0x7fc308548400;  1 drivers
v0x7fc3080ce2e0_0 .net *"_ivl_3", 0 0, L_0x7fc308548150;  1 drivers
v0x7fc3080ce370_0 .net *"_ivl_4", 0 0, L_0x7fc3085485d0;  1 drivers
L_0x7fc3085485d0 .functor MUXZ 1, L_0x7fc308548150, L_0x7fc308548400, L_0x7fc308548390, C4<>;
S_0x7fc3081d6200 .scope generate, "sel[19]" "sel[19]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30811e080 .param/l "i" 1 4 8, +C4<010011>;
L_0x7fc3085486b0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080cb7e0_0 .net *"_ivl_0", 0 0, L_0x7fc3085486b0;  1 drivers
v0x7fc3080cb870_0 .net *"_ivl_2", 0 0, L_0x7fc308548720;  1 drivers
v0x7fc3080ca270_0 .net *"_ivl_3", 0 0, L_0x7fc3085484a0;  1 drivers
v0x7fc3080ca300_0 .net *"_ivl_4", 0 0, L_0x7fc308548900;  1 drivers
L_0x7fc308548900 .functor MUXZ 1, L_0x7fc3085484a0, L_0x7fc308548720, L_0x7fc3085486b0, C4<>;
S_0x7fc3081d4c90 .scope generate, "sel[20]" "sel[20]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30811a010 .param/l "i" 1 4 8, +C4<010100>;
L_0x7fc308548a20 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080c8ce0_0 .net *"_ivl_0", 0 0, L_0x7fc308548a20;  1 drivers
v0x7fc3080c8d70_0 .net *"_ivl_2", 0 0, L_0x7fc308548a90;  1 drivers
v0x7fc30809dae0_0 .net *"_ivl_3", 0 0, L_0x7fc3085487c0;  1 drivers
v0x7fc30809db70_0 .net *"_ivl_4", 0 0, L_0x7fc308548860;  1 drivers
L_0x7fc308548860 .functor MUXZ 1, L_0x7fc3085487c0, L_0x7fc308548a90, L_0x7fc308548a20, C4<>;
S_0x7fc3081d3700 .scope generate, "sel[21]" "sel[21]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc308115f80 .param/l "i" 1 4 8, +C4<010101>;
L_0x7fc308548d40 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc30809c570_0 .net *"_ivl_0", 0 0, L_0x7fc308548d40;  1 drivers
v0x7fc30809c600_0 .net *"_ivl_2", 0 0, L_0x7fc308548db0;  1 drivers
v0x7fc30809afe0_0 .net *"_ivl_3", 0 0, L_0x7fc308548b30;  1 drivers
v0x7fc30809b070_0 .net *"_ivl_4", 0 0, L_0x7fc308548bd0;  1 drivers
L_0x7fc308548bd0 .functor MUXZ 1, L_0x7fc308548b30, L_0x7fc308548db0, L_0x7fc308548d40, C4<>;
S_0x7fc3081d2190 .scope generate, "sel[22]" "sel[22]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081134b0 .param/l "i" 1 4 8, +C4<010110>;
L_0x7fc308549090 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080984e0_0 .net *"_ivl_0", 0 0, L_0x7fc308549090;  1 drivers
v0x7fc308098570_0 .net *"_ivl_2", 0 0, L_0x7fc308549100;  1 drivers
v0x7fc308095d90_0 .net *"_ivl_3", 0 0, L_0x7fc308548e50;  1 drivers
v0x7fc308095e20_0 .net *"_ivl_4", 0 0, L_0x7fc308548ef0;  1 drivers
L_0x7fc308548ef0 .functor MUXZ 1, L_0x7fc308548e50, L_0x7fc308549100, L_0x7fc308549090, C4<>;
S_0x7fc3081d0c00 .scope generate, "sel[23]" "sel[23]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc308134fb0 .param/l "i" 1 4 8, +C4<010111>;
L_0x7fc3085493d0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080b5de0_0 .net *"_ivl_0", 0 0, L_0x7fc3085493d0;  1 drivers
v0x7fc3080b5e70_0 .net *"_ivl_2", 0 0, L_0x7fc308549440;  1 drivers
v0x7fc3080b4870_0 .net *"_ivl_3", 0 0, L_0x7fc3085491a0;  1 drivers
v0x7fc3080b4900_0 .net *"_ivl_4", 0 0, L_0x7fc308549240;  1 drivers
L_0x7fc308549240 .functor MUXZ 1, L_0x7fc3085491a0, L_0x7fc308549440, L_0x7fc3085493d0, C4<>;
S_0x7fc3081cf690 .scope generate, "sel[24]" "sel[24]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30814fdb0 .param/l "i" 1 4 8, +C4<011000>;
L_0x7fc308549720 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080b32e0_0 .net *"_ivl_0", 0 0, L_0x7fc308549720;  1 drivers
v0x7fc3080b3370_0 .net *"_ivl_2", 0 0, L_0x7fc308549790;  1 drivers
v0x7fc3080af270_0 .net *"_ivl_3", 0 0, L_0x7fc3085494e0;  1 drivers
v0x7fc3080af300_0 .net *"_ivl_4", 0 0, L_0x7fc308549580;  1 drivers
L_0x7fc308549580 .functor MUXZ 1, L_0x7fc3085494e0, L_0x7fc308549790, L_0x7fc308549720, C4<>;
S_0x7fc3081ce100 .scope generate, "sel[25]" "sel[25]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30814bd30 .param/l "i" 1 4 8, +C4<011001>;
L_0x7fc308549a40 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080adce0_0 .net *"_ivl_0", 0 0, L_0x7fc308549a40;  1 drivers
v0x7fc3080add70_0 .net *"_ivl_2", 0 0, L_0x7fc308549ab0;  1 drivers
v0x7fc3080ab1e0_0 .net *"_ivl_3", 0 0, L_0x7fc308549830;  1 drivers
v0x7fc3080ab270_0 .net *"_ivl_4", 0 0, L_0x7fc3085498d0;  1 drivers
L_0x7fc3085498d0 .functor MUXZ 1, L_0x7fc308549830, L_0x7fc308549ab0, L_0x7fc308549a40, C4<>;
S_0x7fc3081ccb90 .scope generate, "sel[26]" "sel[26]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc308146720 .param/l "i" 1 4 8, +C4<011010>;
L_0x7fc308549db0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080a9c70_0 .net *"_ivl_0", 0 0, L_0x7fc308549db0;  1 drivers
v0x7fc3080a9d00_0 .net *"_ivl_2", 0 0, L_0x7fc308549e20;  1 drivers
v0x7fc3080a7170_0 .net *"_ivl_3", 0 0, L_0x7fc308549b50;  1 drivers
v0x7fc3080a7200_0 .net *"_ivl_4", 0 0, L_0x7fc308549bf0;  1 drivers
L_0x7fc308549bf0 .functor MUXZ 1, L_0x7fc308549b50, L_0x7fc308549e20, L_0x7fc308549db0, C4<>;
S_0x7fc3081cb600 .scope generate, "sel[27]" "sel[27]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3081426b0 .param/l "i" 1 4 8, +C4<011011>;
L_0x7fc30854a0f0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080a5be0_0 .net *"_ivl_0", 0 0, L_0x7fc30854a0f0;  1 drivers
v0x7fc3080a5c70_0 .net *"_ivl_2", 0 0, L_0x7fc30854a160;  1 drivers
v0x7fc3080a30e0_0 .net *"_ivl_3", 0 0, L_0x7fc308549ec0;  1 drivers
v0x7fc3080a3170_0 .net *"_ivl_4", 0 0, L_0x7fc308549f60;  1 drivers
L_0x7fc308549f60 .functor MUXZ 1, L_0x7fc308549ec0, L_0x7fc30854a160, L_0x7fc30854a0f0, C4<>;
S_0x7fc3081ca090 .scope generate, "sel[28]" "sel[28]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30813e620 .param/l "i" 1 4 8, +C4<011100>;
L_0x7fc30854a440 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080a1b70_0 .net *"_ivl_0", 0 0, L_0x7fc30854a440;  1 drivers
v0x7fc3080a1c00_0 .net *"_ivl_2", 0 0, L_0x7fc30854a4b0;  1 drivers
v0x7fc3080a05e0_0 .net *"_ivl_3", 0 0, L_0x7fc30854a200;  1 drivers
v0x7fc3080a0670_0 .net *"_ivl_4", 0 0, L_0x7fc30854a2a0;  1 drivers
L_0x7fc30854a2a0 .functor MUXZ 1, L_0x7fc30854a200, L_0x7fc30854a4b0, L_0x7fc30854a440, C4<>;
S_0x7fc3081c9110 .scope generate, "sel[29]" "sel[29]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30813bb50 .param/l "i" 1 4 8, +C4<011101>;
L_0x7fc308546fb0 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3081ae2e0_0 .net *"_ivl_0", 0 0, L_0x7fc308546fb0;  1 drivers
v0x7fc3081ae370_0 .net *"_ivl_2", 0 0, L_0x7fc308547020;  1 drivers
v0x7fc3081d1280_0 .net *"_ivl_3", 0 0, L_0x7fc3085470c0;  1 drivers
v0x7fc3081d1310_0 .net *"_ivl_4", 0 0, L_0x7fc308547280;  1 drivers
L_0x7fc308547280 .functor MUXZ 1, L_0x7fc3085470c0, L_0x7fc308547020, L_0x7fc308546fb0, C4<>;
S_0x7fc3081c6660 .scope generate, "sel[30]" "sel[30]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc30809b230 .param/l "i" 1 4 8, +C4<011110>;
L_0x7fc308547400 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3081cfd10_0 .net *"_ivl_0", 0 0, L_0x7fc308547400;  1 drivers
v0x7fc3081cfda0_0 .net *"_ivl_2", 0 0, L_0x7fc308547610;  1 drivers
v0x7fc3081cd210_0 .net *"_ivl_3", 0 0, L_0x7fc3085476b0;  1 drivers
v0x7fc3081cd2a0_0 .net *"_ivl_4", 0 0, L_0x7fc308547750;  1 drivers
L_0x7fc308547750 .functor MUXZ 1, L_0x7fc3085476b0, L_0x7fc308547610, L_0x7fc308547400, C4<>;
S_0x7fc3081c3bd0 .scope generate, "sel[31]" "sel[31]" 4 8, 4 8 0, S_0x7fc3080fe570;
 .timescale -9 -12;
P_0x7fc3080b8620 .param/l "i" 1 4 8, +C4<011111>;
L_0x7fc30854a550 .functor NOT 1, L_0x7fc308566270, C4<0>, C4<0>, C4<0>;
v0x7fc3080de4e0_0 .net *"_ivl_0", 0 0, L_0x7fc30854a550;  1 drivers
v0x7fc3081e9580_0 .net *"_ivl_2", 0 0, L_0x7fc30854a5c0;  1 drivers
v0x7fc3081e9610_0 .net *"_ivl_3", 0 0, L_0x7fc30854a660;  1 drivers
v0x7fc3081e8010_0 .net *"_ivl_4", 0 0, L_0x7fc30854b2c0;  1 drivers
L_0x7fc30854b2c0 .functor MUXZ 1, L_0x7fc30854a660, L_0x7fc30854a5c0, L_0x7fc30854a550, C4<>;
S_0x7fc30819f1f0 .scope module, "sub" "rcs" 4 5, 7 1 0, S_0x7fc3080fe570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "d";
    .port_info 3 /OUTPUT 1 "borrow";
P_0x7fc3080de5a0 .param/l "W" 0 7 1, +C4<00000000000000000000000000100000>;
L_0x7fc3085584b0 .functor NOT 32, v0x7fc308544130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc308566270 .functor NOT 1, L_0x7fc308566cb0, C4<0>, C4<0>, C4<0>;
v0x7fc3080a3510_0 .net "a", 31 0, L_0x7fc308551a80;  alias, 1 drivers
v0x7fc3080a1f30_0 .net "b", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc3080a1fc0_0 .net "b_inv", 31 0, L_0x7fc3085584b0;  1 drivers
v0x7fc3080a09a0_0 .net "borrow", 0 0, L_0x7fc308566270;  alias, 1 drivers
v0x7fc3080a0a30_0 .net "cout", 0 0, L_0x7fc308566cb0;  1 drivers
v0x7fc30809f470_0 .net "d", 31 0, L_0x7fc30855f590;  alias, 1 drivers
S_0x7fc30819c740 .scope module, "add" "rca" 7 6, 5 1 0, S_0x7fc30819f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "cout";
P_0x7fc3080cb9f0 .param/l "W" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fc300078050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc308566c00 .functor BUFZ 1, L_0x7fc300078050, C4<0>, C4<0>, C4<0>;
v0x7fc3080a8ad0_0 .net *"_ivl_229", 0 0, L_0x7fc308566c00;  1 drivers
v0x7fc3080a7530_0 .net "a", 31 0, L_0x7fc308551a80;  alias, 1 drivers
v0x7fc3080a75c0_0 .net "b", 31 0, L_0x7fc3085584b0;  alias, 1 drivers
v0x7fc3080a5fa0_0 .net "c", 32 0, L_0x7fc3085659f0;  1 drivers
v0x7fc3080a6030_0 .net "cin", 0 0, L_0x7fc300078050;  1 drivers
v0x7fc3080a4a30_0 .net "cout", 0 0, L_0x7fc308566cb0;  alias, 1 drivers
v0x7fc3080a4ac0_0 .net "s", 31 0, L_0x7fc30855f590;  alias, 1 drivers
L_0x7fc308559490 .part L_0x7fc308551a80, 0, 1;
L_0x7fc308559530 .part L_0x7fc3085584b0, 0, 1;
L_0x7fc3085595d0 .part L_0x7fc3085659f0, 0, 1;
L_0x7fc308559a20 .part L_0x7fc308551a80, 1, 1;
L_0x7fc308559ac0 .part L_0x7fc3085584b0, 1, 1;
L_0x7fc308559be0 .part L_0x7fc3085659f0, 1, 1;
L_0x7fc30855a030 .part L_0x7fc308551a80, 2, 1;
L_0x7fc30855a110 .part L_0x7fc3085584b0, 2, 1;
L_0x7fc30855a1b0 .part L_0x7fc3085659f0, 2, 1;
L_0x7fc30855a610 .part L_0x7fc308551a80, 3, 1;
L_0x7fc30855a6b0 .part L_0x7fc3085584b0, 3, 1;
L_0x7fc30855a7b0 .part L_0x7fc3085659f0, 3, 1;
L_0x7fc30855ac00 .part L_0x7fc308551a80, 4, 1;
L_0x7fc30855ad10 .part L_0x7fc3085584b0, 4, 1;
L_0x7fc30855adb0 .part L_0x7fc3085659f0, 4, 1;
L_0x7fc30855b1d0 .part L_0x7fc308551a80, 5, 1;
L_0x7fc30855b270 .part L_0x7fc3085584b0, 5, 1;
L_0x7fc30855b4a0 .part L_0x7fc3085659f0, 5, 1;
L_0x7fc30855b810 .part L_0x7fc308551a80, 6, 1;
L_0x7fc30855b950 .part L_0x7fc3085584b0, 6, 1;
L_0x7fc30855b9f0 .part L_0x7fc3085659f0, 6, 1;
L_0x7fc30855be10 .part L_0x7fc308551a80, 7, 1;
L_0x7fc30855beb0 .part L_0x7fc3085584b0, 7, 1;
L_0x7fc30855c010 .part L_0x7fc3085659f0, 7, 1;
L_0x7fc30855c440 .part L_0x7fc308551a80, 8, 1;
L_0x7fc30855c5b0 .part L_0x7fc3085584b0, 8, 1;
L_0x7fc30855c650 .part L_0x7fc3085659f0, 8, 1;
L_0x7fc30855ca40 .part L_0x7fc308551a80, 9, 1;
L_0x7fc30855cae0 .part L_0x7fc3085584b0, 9, 1;
L_0x7fc30855cc70 .part L_0x7fc3085659f0, 9, 1;
L_0x7fc30855d100 .part L_0x7fc308551a80, 10, 1;
L_0x7fc30855d2a0 .part L_0x7fc3085584b0, 10, 1;
L_0x7fc30855d340 .part L_0x7fc3085659f0, 10, 1;
L_0x7fc30855d7a0 .part L_0x7fc308551a80, 11, 1;
L_0x7fc30855d840 .part L_0x7fc3085584b0, 11, 1;
L_0x7fc30855d3e0 .part L_0x7fc3085659f0, 11, 1;
L_0x7fc30855de30 .part L_0x7fc308551a80, 12, 1;
L_0x7fc30855ded0 .part L_0x7fc3085584b0, 12, 1;
L_0x7fc30855df70 .part L_0x7fc3085659f0, 12, 1;
L_0x7fc30855e4d0 .part L_0x7fc308551a80, 13, 1;
L_0x7fc30855e570 .part L_0x7fc3085584b0, 13, 1;
L_0x7fc30855b310 .part L_0x7fc3085659f0, 13, 1;
L_0x7fc30855ec40 .part L_0x7fc308551a80, 14, 1;
L_0x7fc30855e810 .part L_0x7fc3085584b0, 14, 1;
L_0x7fc30855e8b0 .part L_0x7fc3085659f0, 14, 1;
L_0x7fc30855f2d0 .part L_0x7fc308551a80, 15, 1;
L_0x7fc30855f370 .part L_0x7fc3085584b0, 15, 1;
L_0x7fc30855ece0 .part L_0x7fc3085659f0, 15, 1;
L_0x7fc30855fa40 .part L_0x7fc308551a80, 16, 1;
L_0x7fc30855f410 .part L_0x7fc3085584b0, 16, 1;
L_0x7fc30855f4b0 .part L_0x7fc3085659f0, 16, 1;
L_0x7fc308560100 .part L_0x7fc308551a80, 17, 1;
L_0x7fc3085601a0 .part L_0x7fc3085584b0, 17, 1;
L_0x7fc30855fae0 .part L_0x7fc3085659f0, 17, 1;
L_0x7fc308560790 .part L_0x7fc308551a80, 18, 1;
L_0x7fc308560240 .part L_0x7fc3085584b0, 18, 1;
L_0x7fc3085602e0 .part L_0x7fc3085659f0, 18, 1;
L_0x7fc308560e30 .part L_0x7fc308551a80, 19, 1;
L_0x7fc308560ed0 .part L_0x7fc3085584b0, 19, 1;
L_0x7fc308560f70 .part L_0x7fc3085659f0, 19, 1;
L_0x7fc3085614b0 .part L_0x7fc308551a80, 20, 1;
L_0x7fc308561550 .part L_0x7fc3085584b0, 20, 1;
L_0x7fc3085615f0 .part L_0x7fc3085659f0, 20, 1;
L_0x7fc308561b20 .part L_0x7fc308551a80, 21, 1;
L_0x7fc308561bc0 .part L_0x7fc3085584b0, 21, 1;
L_0x7fc308561690 .part L_0x7fc3085659f0, 21, 1;
L_0x7fc308562170 .part L_0x7fc308551a80, 22, 1;
L_0x7fc308561c60 .part L_0x7fc3085584b0, 22, 1;
L_0x7fc308561d00 .part L_0x7fc3085659f0, 22, 1;
L_0x7fc3085627b0 .part L_0x7fc308551a80, 23, 1;
L_0x7fc308562850 .part L_0x7fc3085584b0, 23, 1;
L_0x7fc308562210 .part L_0x7fc3085659f0, 23, 1;
L_0x7fc308562e10 .part L_0x7fc308551a80, 24, 1;
L_0x7fc3085628f0 .part L_0x7fc3085584b0, 24, 1;
L_0x7fc308562990 .part L_0x7fc3085659f0, 24, 1;
L_0x7fc308563470 .part L_0x7fc308551a80, 25, 1;
L_0x7fc308563510 .part L_0x7fc3085584b0, 25, 1;
L_0x7fc308562eb0 .part L_0x7fc3085659f0, 25, 1;
L_0x7fc308563ab0 .part L_0x7fc308551a80, 26, 1;
L_0x7fc3085635b0 .part L_0x7fc3085584b0, 26, 1;
L_0x7fc308563650 .part L_0x7fc3085659f0, 26, 1;
L_0x7fc308564120 .part L_0x7fc308551a80, 27, 1;
L_0x7fc3085641c0 .part L_0x7fc3085584b0, 27, 1;
L_0x7fc308563b50 .part L_0x7fc3085659f0, 27, 1;
L_0x7fc308564760 .part L_0x7fc308551a80, 28, 1;
L_0x7fc308564260 .part L_0x7fc3085584b0, 28, 1;
L_0x7fc308564300 .part L_0x7fc3085659f0, 28, 1;
L_0x7fc308564de0 .part L_0x7fc308551a80, 29, 1;
L_0x7fc308564e80 .part L_0x7fc3085584b0, 29, 1;
L_0x7fc30855e610 .part L_0x7fc3085659f0, 29, 1;
L_0x7fc308565260 .part L_0x7fc308551a80, 30, 1;
L_0x7fc308564f20 .part L_0x7fc3085584b0, 30, 1;
L_0x7fc308564fc0 .part L_0x7fc3085659f0, 30, 1;
L_0x7fc3085658b0 .part L_0x7fc308551a80, 31, 1;
L_0x7fc308565950 .part L_0x7fc3085584b0, 31, 1;
L_0x7fc308565300 .part L_0x7fc3085659f0, 31, 1;
LS_0x7fc30855f590_0_0 .concat8 [ 1 1 1 1], L_0x7fc3085585d0, L_0x7fc3085596e0, L_0x7fc308559cf0, L_0x7fc30855a310;
LS_0x7fc30855f590_0_4 .concat8 [ 1 1 1 1], L_0x7fc30855a940, L_0x7fc30855aed0, L_0x7fc30855ae50, L_0x7fc30855b8b0;
LS_0x7fc30855f590_0_8 .concat8 [ 1 1 1 1], L_0x7fc30855a850, L_0x7fc30855c4e0, L_0x7fc30855c730, L_0x7fc30855d230;
LS_0x7fc30855f590_0_12 .concat8 [ 1 1 1 1], L_0x7fc30855da20, L_0x7fc30855e0c0, L_0x7fc30855d950, L_0x7fc30855eee0;
LS_0x7fc30855f590_0_16 .concat8 [ 1 1 1 1], L_0x7fc30855c0b0, L_0x7fc30855fcf0, L_0x7fc30855fc10, L_0x7fc308560a20;
LS_0x7fc30855f590_0_20 .concat8 [ 1 1 1 1], L_0x7fc3085610c0, L_0x7fc3085608c0, L_0x7fc3085617a0, L_0x7fc308562440;
LS_0x7fc30855f590_0_24 .concat8 [ 1 1 1 1], L_0x7fc308562320, L_0x7fc308562aa0, L_0x7fc308562fc0, L_0x7fc308563780;
LS_0x7fc30855f590_0_28 .concat8 [ 1 1 1 1], L_0x7fc308563c80, L_0x7fc308564430, L_0x7fc30855e740, L_0x7fc3085650d0;
LS_0x7fc30855f590_1_0 .concat8 [ 4 4 4 4], LS_0x7fc30855f590_0_0, LS_0x7fc30855f590_0_4, LS_0x7fc30855f590_0_8, LS_0x7fc30855f590_0_12;
LS_0x7fc30855f590_1_4 .concat8 [ 4 4 4 4], LS_0x7fc30855f590_0_16, LS_0x7fc30855f590_0_20, LS_0x7fc30855f590_0_24, LS_0x7fc30855f590_0_28;
L_0x7fc30855f590 .concat8 [ 16 16 0 0], LS_0x7fc30855f590_1_0, LS_0x7fc30855f590_1_4;
LS_0x7fc3085659f0_0_0 .concat8 [ 1 1 1 1], L_0x7fc308566c00, L_0x7fc3085593a0, L_0x7fc308559930, L_0x7fc308559f40;
LS_0x7fc3085659f0_0_4 .concat8 [ 1 1 1 1], L_0x7fc30855a520, L_0x7fc30855ab10, L_0x7fc30855b0e0, L_0x7fc30855b720;
LS_0x7fc3085659f0_0_8 .concat8 [ 1 1 1 1], L_0x7fc30855bd20, L_0x7fc30855c350, L_0x7fc30855c930, L_0x7fc30855cfc0;
LS_0x7fc3085659f0_0_12 .concat8 [ 1 1 1 1], L_0x7fc30855d680, L_0x7fc30855dcf0, L_0x7fc30855e390, L_0x7fc30855eb20;
LS_0x7fc3085659f0_0_16 .concat8 [ 1 1 1 1], L_0x7fc30855f1b0, L_0x7fc30855f930, L_0x7fc30855ffc0, L_0x7fc308560670;
LS_0x7fc3085659f0_0_20 .concat8 [ 1 1 1 1], L_0x7fc308560cf0, L_0x7fc308561390, L_0x7fc308561a00, L_0x7fc308562050;
LS_0x7fc3085659f0_0_24 .concat8 [ 1 1 1 1], L_0x7fc308562690, L_0x7fc308562cf0, L_0x7fc308563350, L_0x7fc3085639c0;
LS_0x7fc3085659f0_0_28 .concat8 [ 1 1 1 1], L_0x7fc308564000, L_0x7fc308564670, L_0x7fc308564ca0, L_0x7fc308564a00;
LS_0x7fc3085659f0_0_32 .concat8 [ 1 0 0 0], L_0x7fc308565790;
LS_0x7fc3085659f0_1_0 .concat8 [ 4 4 4 4], LS_0x7fc3085659f0_0_0, LS_0x7fc3085659f0_0_4, LS_0x7fc3085659f0_0_8, LS_0x7fc3085659f0_0_12;
LS_0x7fc3085659f0_1_4 .concat8 [ 4 4 4 4], LS_0x7fc3085659f0_0_16, LS_0x7fc3085659f0_0_20, LS_0x7fc3085659f0_0_24, LS_0x7fc3085659f0_0_28;
LS_0x7fc3085659f0_1_8 .concat8 [ 1 0 0 0], LS_0x7fc3085659f0_0_32;
L_0x7fc3085659f0 .concat8 [ 16 16 1 0], LS_0x7fc3085659f0_1_0, LS_0x7fc3085659f0_1_4, LS_0x7fc3085659f0_1_8;
L_0x7fc308566cb0 .part L_0x7fc3085659f0, 32, 1;
S_0x7fc3081c0800 .scope generate, "loop[0]" "loop[0]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080cfa80 .param/l "i" 1 5 6, +C4<00>;
S_0x7fc3081bf290 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081c0800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308558560 .functor XOR 1, L_0x7fc308559490, L_0x7fc308559530, C4<0>, C4<0>;
L_0x7fc3085585d0 .functor XOR 1, L_0x7fc308558560, L_0x7fc3085595d0, C4<0>, C4<0>;
L_0x7fc308558680 .functor AND 1, L_0x7fc308559490, L_0x7fc308559530, C4<1>, C4<1>;
L_0x7fc3085592f0 .functor AND 1, L_0x7fc308558560, L_0x7fc3085595d0, C4<1>, C4<1>;
L_0x7fc3085593a0 .functor OR 1, L_0x7fc308558680, L_0x7fc3085592f0, C4<0>, C4<0>;
v0x7fc3081e80a0_0 .net "a", 0 0, L_0x7fc308559490;  1 drivers
v0x7fc3081e6a80_0 .net "b", 0 0, L_0x7fc308559530;  1 drivers
v0x7fc3081e6b10_0 .net "cin", 0 0, L_0x7fc3085595d0;  1 drivers
v0x7fc3081e2a10_0 .net "cout", 0 0, L_0x7fc3085593a0;  1 drivers
v0x7fc3081e2aa0_0 .net "s", 0 0, L_0x7fc3085585d0;  1 drivers
v0x7fc3081e1480_0 .net "t1", 0 0, L_0x7fc308558560;  1 drivers
v0x7fc3081e1510_0 .net "t2", 0 0, L_0x7fc308558680;  1 drivers
v0x7fc3081de980_0 .net "t3", 0 0, L_0x7fc3085592f0;  1 drivers
S_0x7fc3081bdd00 .scope generate, "loop[1]" "loop[1]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080d7b80 .param/l "i" 1 5 6, +C4<01>;
S_0x7fc3081bc790 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081bdd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308559670 .functor XOR 1, L_0x7fc308559a20, L_0x7fc308559ac0, C4<0>, C4<0>;
L_0x7fc3085596e0 .functor XOR 1, L_0x7fc308559670, L_0x7fc308559be0, C4<0>, C4<0>;
L_0x7fc308559790 .functor AND 1, L_0x7fc308559a20, L_0x7fc308559ac0, C4<1>, C4<1>;
L_0x7fc308559880 .functor AND 1, L_0x7fc308559670, L_0x7fc308559be0, C4<1>, C4<1>;
L_0x7fc308559930 .functor OR 1, L_0x7fc308559790, L_0x7fc308559880, C4<0>, C4<0>;
v0x7fc3081dea10_0 .net "a", 0 0, L_0x7fc308559a20;  1 drivers
v0x7fc3081dd410_0 .net "b", 0 0, L_0x7fc308559ac0;  1 drivers
v0x7fc3081dd4a0_0 .net "cin", 0 0, L_0x7fc308559be0;  1 drivers
v0x7fc3081da910_0 .net "cout", 0 0, L_0x7fc308559930;  1 drivers
v0x7fc3081da9a0_0 .net "s", 0 0, L_0x7fc3085596e0;  1 drivers
v0x7fc3081d9380_0 .net "t1", 0 0, L_0x7fc308559670;  1 drivers
v0x7fc3081d9410_0 .net "t2", 0 0, L_0x7fc308559790;  1 drivers
v0x7fc3081d6880_0 .net "t3", 0 0, L_0x7fc308559880;  1 drivers
S_0x7fc3081bb200 .scope generate, "loop[2]" "loop[2]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080b90f0 .param/l "i" 1 5 6, +C4<010>;
S_0x7fc3081b9c90 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081bb200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308559c80 .functor XOR 1, L_0x7fc30855a030, L_0x7fc30855a110, C4<0>, C4<0>;
L_0x7fc308559cf0 .functor XOR 1, L_0x7fc308559c80, L_0x7fc30855a1b0, C4<0>, C4<0>;
L_0x7fc308559da0 .functor AND 1, L_0x7fc30855a030, L_0x7fc30855a110, C4<1>, C4<1>;
L_0x7fc308559e90 .functor AND 1, L_0x7fc308559c80, L_0x7fc30855a1b0, C4<1>, C4<1>;
L_0x7fc308559f40 .functor OR 1, L_0x7fc308559da0, L_0x7fc308559e90, C4<0>, C4<0>;
v0x7fc3081d6910_0 .net "a", 0 0, L_0x7fc30855a030;  1 drivers
v0x7fc3081d5310_0 .net "b", 0 0, L_0x7fc30855a110;  1 drivers
v0x7fc3081d53a0_0 .net "cin", 0 0, L_0x7fc30855a1b0;  1 drivers
v0x7fc3081d3d80_0 .net "cout", 0 0, L_0x7fc308559f40;  1 drivers
v0x7fc3081d3e10_0 .net "s", 0 0, L_0x7fc308559cf0;  1 drivers
v0x7fc3081a8b80_0 .net "t1", 0 0, L_0x7fc308559c80;  1 drivers
v0x7fc3081a8c10_0 .net "t2", 0 0, L_0x7fc308559da0;  1 drivers
v0x7fc3081a7610_0 .net "t3", 0 0, L_0x7fc308559e90;  1 drivers
S_0x7fc3081b8700 .scope generate, "loop[3]" "loop[3]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080c0e30 .param/l "i" 1 5 6, +C4<011>;
S_0x7fc3081b7190 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081b8700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855a2a0 .functor XOR 1, L_0x7fc30855a610, L_0x7fc30855a6b0, C4<0>, C4<0>;
L_0x7fc30855a310 .functor XOR 1, L_0x7fc30855a2a0, L_0x7fc30855a7b0, C4<0>, C4<0>;
L_0x7fc30855a380 .functor AND 1, L_0x7fc30855a610, L_0x7fc30855a6b0, C4<1>, C4<1>;
L_0x7fc30855a470 .functor AND 1, L_0x7fc30855a2a0, L_0x7fc30855a7b0, C4<1>, C4<1>;
L_0x7fc30855a520 .functor OR 1, L_0x7fc30855a380, L_0x7fc30855a470, C4<0>, C4<0>;
v0x7fc3081a76a0_0 .net "a", 0 0, L_0x7fc30855a610;  1 drivers
v0x7fc3081a6080_0 .net "b", 0 0, L_0x7fc30855a6b0;  1 drivers
v0x7fc3081a6110_0 .net "cin", 0 0, L_0x7fc30855a7b0;  1 drivers
v0x7fc3081a3580_0 .net "cout", 0 0, L_0x7fc30855a520;  1 drivers
v0x7fc3081a3610_0 .net "s", 0 0, L_0x7fc30855a310;  1 drivers
v0x7fc3081a0e30_0 .net "t1", 0 0, L_0x7fc30855a2a0;  1 drivers
v0x7fc3081a0ec0_0 .net "t2", 0 0, L_0x7fc30855a380;  1 drivers
v0x7fc3081c0e80_0 .net "t3", 0 0, L_0x7fc30855a470;  1 drivers
S_0x7fc3081b5c00 .scope generate, "loop[4]" "loop[4]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080feb90 .param/l "i" 1 5 6, +C4<0100>;
S_0x7fc3081b4690 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081b5c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855a8d0 .functor XOR 1, L_0x7fc30855ac00, L_0x7fc30855ad10, C4<0>, C4<0>;
L_0x7fc30855a940 .functor XOR 1, L_0x7fc30855a8d0, L_0x7fc30855adb0, C4<0>, C4<0>;
L_0x7fc30855a9b0 .functor AND 1, L_0x7fc30855ac00, L_0x7fc30855ad10, C4<1>, C4<1>;
L_0x7fc30855aa60 .functor AND 1, L_0x7fc30855a8d0, L_0x7fc30855adb0, C4<1>, C4<1>;
L_0x7fc30855ab10 .functor OR 1, L_0x7fc30855a9b0, L_0x7fc30855aa60, C4<0>, C4<0>;
v0x7fc3081c0f10_0 .net "a", 0 0, L_0x7fc30855ac00;  1 drivers
v0x7fc3081bf910_0 .net "b", 0 0, L_0x7fc30855ad10;  1 drivers
v0x7fc3081bf9a0_0 .net "cin", 0 0, L_0x7fc30855adb0;  1 drivers
v0x7fc3081be380_0 .net "cout", 0 0, L_0x7fc30855ab10;  1 drivers
v0x7fc3081be410_0 .net "s", 0 0, L_0x7fc30855a940;  1 drivers
v0x7fc3081ba310_0 .net "t1", 0 0, L_0x7fc30855a8d0;  1 drivers
v0x7fc3081ba3a0_0 .net "t2", 0 0, L_0x7fc30855a9b0;  1 drivers
v0x7fc3081b8d80_0 .net "t3", 0 0, L_0x7fc30855aa60;  1 drivers
S_0x7fc3081b3100 .scope generate, "loop[5]" "loop[5]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc30813c5c0 .param/l "i" 1 5 6, +C4<0101>;
S_0x7fc3081b1b90 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081b3100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855aca0 .functor XOR 1, L_0x7fc30855b1d0, L_0x7fc30855b270, C4<0>, C4<0>;
L_0x7fc30855aed0 .functor XOR 1, L_0x7fc30855aca0, L_0x7fc30855b4a0, C4<0>, C4<0>;
L_0x7fc30855af40 .functor AND 1, L_0x7fc30855b1d0, L_0x7fc30855b270, C4<1>, C4<1>;
L_0x7fc30855b030 .functor AND 1, L_0x7fc30855aca0, L_0x7fc30855b4a0, C4<1>, C4<1>;
L_0x7fc30855b0e0 .functor OR 1, L_0x7fc30855af40, L_0x7fc30855b030, C4<0>, C4<0>;
v0x7fc3081b8e10_0 .net "a", 0 0, L_0x7fc30855b1d0;  1 drivers
v0x7fc3081b6280_0 .net "b", 0 0, L_0x7fc30855b270;  1 drivers
v0x7fc3081b6310_0 .net "cin", 0 0, L_0x7fc30855b4a0;  1 drivers
v0x7fc3081b4d10_0 .net "cout", 0 0, L_0x7fc30855b0e0;  1 drivers
v0x7fc3081b4da0_0 .net "s", 0 0, L_0x7fc30855aed0;  1 drivers
v0x7fc3081b2210_0 .net "t1", 0 0, L_0x7fc30855aca0;  1 drivers
v0x7fc3081b22a0_0 .net "t2", 0 0, L_0x7fc30855af40;  1 drivers
v0x7fc3081b0c80_0 .net "t3", 0 0, L_0x7fc30855b030;  1 drivers
S_0x7fc3081b0600 .scope generate, "loop[6]" "loop[6]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc30812af10 .param/l "i" 1 5 6, +C4<0110>;
S_0x7fc3081af090 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081b0600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308559b60 .functor XOR 1, L_0x7fc30855b810, L_0x7fc30855b950, C4<0>, C4<0>;
L_0x7fc30855ae50 .functor XOR 1, L_0x7fc308559b60, L_0x7fc30855b9f0, C4<0>, C4<0>;
L_0x7fc30855b580 .functor AND 1, L_0x7fc30855b810, L_0x7fc30855b950, C4<1>, C4<1>;
L_0x7fc30855b670 .functor AND 1, L_0x7fc308559b60, L_0x7fc30855b9f0, C4<1>, C4<1>;
L_0x7fc30855b720 .functor OR 1, L_0x7fc30855b580, L_0x7fc30855b670, C4<0>, C4<0>;
v0x7fc3081b0d10_0 .net "a", 0 0, L_0x7fc30855b810;  1 drivers
v0x7fc3081ae180_0 .net "b", 0 0, L_0x7fc30855b950;  1 drivers
v0x7fc3081ae210_0 .net "cin", 0 0, L_0x7fc30855b9f0;  1 drivers
v0x7fc3081acc10_0 .net "cout", 0 0, L_0x7fc30855b720;  1 drivers
v0x7fc3081acca0_0 .net "s", 0 0, L_0x7fc30855ae50;  1 drivers
v0x7fc3081ab680_0 .net "t1", 0 0, L_0x7fc308559b60;  1 drivers
v0x7fc3081ab710_0 .net "t2", 0 0, L_0x7fc30855b580;  1 drivers
v0x7fc30813daa0_0 .net "t3", 0 0, L_0x7fc30855b670;  1 drivers
S_0x7fc3081adb00 .scope generate, "loop[7]" "loop[7]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc30814dd50 .param/l "i" 1 5 6, +C4<0111>;
S_0x7fc3081ac590 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081adb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855b410 .functor XOR 1, L_0x7fc30855be10, L_0x7fc30855beb0, C4<0>, C4<0>;
L_0x7fc30855b8b0 .functor XOR 1, L_0x7fc30855b410, L_0x7fc30855c010, C4<0>, C4<0>;
L_0x7fc30855bb80 .functor AND 1, L_0x7fc30855be10, L_0x7fc30855beb0, C4<1>, C4<1>;
L_0x7fc30855bc70 .functor AND 1, L_0x7fc30855b410, L_0x7fc30855c010, C4<1>, C4<1>;
L_0x7fc30855bd20 .functor OR 1, L_0x7fc30855bb80, L_0x7fc30855bc70, C4<0>, C4<0>;
v0x7fc30813db30_0 .net "a", 0 0, L_0x7fc30855be10;  1 drivers
v0x7fc308164c10_0 .net "b", 0 0, L_0x7fc30855beb0;  1 drivers
v0x7fc308164ca0_0 .net "cin", 0 0, L_0x7fc30855c010;  1 drivers
v0x7fc30811aa00_0 .net "cout", 0 0, L_0x7fc30855bd20;  1 drivers
v0x7fc30811aa90_0 .net "s", 0 0, L_0x7fc30855b8b0;  1 drivers
v0x7fc308160a40_0 .net "t1", 0 0, L_0x7fc30855b410;  1 drivers
v0x7fc308160ad0_0 .net "t2", 0 0, L_0x7fc30855bb80;  1 drivers
v0x7fc30815f4b0_0 .net "t3", 0 0, L_0x7fc30855bc70;  1 drivers
S_0x7fc3081ab000 .scope generate, "loop[8]" "loop[8]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080feb50 .param/l "i" 1 5 6, +C4<01000>;
S_0x7fc3081a9a90 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ab000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855ba90 .functor XOR 1, L_0x7fc30855c440, L_0x7fc30855c5b0, C4<0>, C4<0>;
L_0x7fc30855a850 .functor XOR 1, L_0x7fc30855ba90, L_0x7fc30855c650, C4<0>, C4<0>;
L_0x7fc30855c1b0 .functor AND 1, L_0x7fc30855c440, L_0x7fc30855c5b0, C4<1>, C4<1>;
L_0x7fc30855c2a0 .functor AND 1, L_0x7fc30855ba90, L_0x7fc30855c650, C4<1>, C4<1>;
L_0x7fc30855c350 .functor OR 1, L_0x7fc30855c1b0, L_0x7fc30855c2a0, C4<0>, C4<0>;
v0x7fc30815f540_0 .net "a", 0 0, L_0x7fc30855c440;  1 drivers
v0x7fc30815c9b0_0 .net "b", 0 0, L_0x7fc30855c5b0;  1 drivers
v0x7fc30815ca40_0 .net "cin", 0 0, L_0x7fc30855c650;  1 drivers
v0x7fc30815a260_0 .net "cout", 0 0, L_0x7fc30855c350;  1 drivers
v0x7fc30815a2f0_0 .net "s", 0 0, L_0x7fc30855a850;  1 drivers
v0x7fc30817a2b0_0 .net "t1", 0 0, L_0x7fc30855ba90;  1 drivers
v0x7fc30817a340_0 .net "t2", 0 0, L_0x7fc30855c1b0;  1 drivers
v0x7fc308178d40_0 .net "t3", 0 0, L_0x7fc30855c2a0;  1 drivers
S_0x7fc3081a8500 .scope generate, "loop[9]" "loop[9]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc308116a20 .param/l "i" 1 5 6, +C4<01001>;
S_0x7fc3081a6f90 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081a8500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855bf50 .functor XOR 1, L_0x7fc30855ca40, L_0x7fc30855cae0, C4<0>, C4<0>;
L_0x7fc30855c4e0 .functor XOR 1, L_0x7fc30855bf50, L_0x7fc30855cc70, C4<0>, C4<0>;
L_0x7fc30855c7d0 .functor AND 1, L_0x7fc30855ca40, L_0x7fc30855cae0, C4<1>, C4<1>;
L_0x7fc30855c880 .functor AND 1, L_0x7fc30855bf50, L_0x7fc30855cc70, C4<1>, C4<1>;
L_0x7fc30855c930 .functor OR 1, L_0x7fc30855c7d0, L_0x7fc30855c880, C4<0>, C4<0>;
v0x7fc308178dd0_0 .net "a", 0 0, L_0x7fc30855ca40;  1 drivers
v0x7fc3081777b0_0 .net "b", 0 0, L_0x7fc30855cae0;  1 drivers
v0x7fc308177840_0 .net "cin", 0 0, L_0x7fc30855cc70;  1 drivers
v0x7fc308173740_0 .net "cout", 0 0, L_0x7fc30855c930;  1 drivers
v0x7fc3081737d0_0 .net "s", 0 0, L_0x7fc30855c4e0;  1 drivers
v0x7fc3081721b0_0 .net "t1", 0 0, L_0x7fc30855bf50;  1 drivers
v0x7fc308172240_0 .net "t2", 0 0, L_0x7fc30855c7d0;  1 drivers
v0x7fc30816f6b0_0 .net "t3", 0 0, L_0x7fc30855c880;  1 drivers
S_0x7fc3081a5a00 .scope generate, "loop[10]" "loop[10]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc308121620 .param/l "i" 1 5 6, +C4<01010>;
S_0x7fc3081a4490 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081a5a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855cd10 .functor XOR 1, L_0x7fc30855d100, L_0x7fc30855d2a0, C4<0>, C4<0>;
L_0x7fc30855c730 .functor XOR 1, L_0x7fc30855cd10, L_0x7fc30855d340, C4<0>, C4<0>;
L_0x7fc30855cde0 .functor AND 1, L_0x7fc30855d100, L_0x7fc30855d2a0, C4<1>, C4<1>;
L_0x7fc30855cf10 .functor AND 1, L_0x7fc30855cd10, L_0x7fc30855d340, C4<1>, C4<1>;
L_0x7fc30855cfc0 .functor OR 1, L_0x7fc30855cde0, L_0x7fc30855cf10, C4<0>, C4<0>;
v0x7fc30816f740_0 .net "a", 0 0, L_0x7fc30855d100;  1 drivers
v0x7fc30816e140_0 .net "b", 0 0, L_0x7fc30855d2a0;  1 drivers
v0x7fc30816e1d0_0 .net "cin", 0 0, L_0x7fc30855d340;  1 drivers
v0x7fc30816b640_0 .net "cout", 0 0, L_0x7fc30855cfc0;  1 drivers
v0x7fc30816b6d0_0 .net "s", 0 0, L_0x7fc30855c730;  1 drivers
v0x7fc30816a0b0_0 .net "t1", 0 0, L_0x7fc30855cd10;  1 drivers
v0x7fc30816a140_0 .net "t2", 0 0, L_0x7fc30855cde0;  1 drivers
v0x7fc308168b40_0 .net "t3", 0 0, L_0x7fc30855cf10;  1 drivers
S_0x7fc3081a2f00 .scope generate, "loop[11]" "loop[11]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc308105330 .param/l "i" 1 5 6, +C4<01011>;
S_0x7fc3081a19b0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081a2f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855d1a0 .functor XOR 1, L_0x7fc30855d7a0, L_0x7fc30855d840, C4<0>, C4<0>;
L_0x7fc30855d230 .functor XOR 1, L_0x7fc30855d1a0, L_0x7fc30855d3e0, C4<0>, C4<0>;
L_0x7fc30855cc00 .functor AND 1, L_0x7fc30855d7a0, L_0x7fc30855d840, C4<1>, C4<1>;
L_0x7fc30855d5b0 .functor AND 1, L_0x7fc30855d1a0, L_0x7fc30855d3e0, C4<1>, C4<1>;
L_0x7fc30855d680 .functor OR 1, L_0x7fc30855cc00, L_0x7fc30855d5b0, C4<0>, C4<0>;
v0x7fc308168bd0_0 .net "a", 0 0, L_0x7fc30855d7a0;  1 drivers
v0x7fc308166040_0 .net "b", 0 0, L_0x7fc30855d840;  1 drivers
v0x7fc3081660d0_0 .net "cin", 0 0, L_0x7fc30855d3e0;  1 drivers
v0x7fc308164ab0_0 .net "cout", 0 0, L_0x7fc30855d680;  1 drivers
v0x7fc308164b40_0 .net "s", 0 0, L_0x7fc30855d230;  1 drivers
v0x7fc308163540_0 .net "t1", 0 0, L_0x7fc30855d1a0;  1 drivers
v0x7fc3081635d0_0 .net "t2", 0 0, L_0x7fc30855cc00;  1 drivers
v0x7fc308111210_0 .net "t3", 0 0, L_0x7fc30855d5b0;  1 drivers
S_0x7fc3081a09f0 .scope generate, "loop[12]" "loop[12]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc30815b4f0 .param/l "i" 1 5 6, +C4<01100>;
S_0x7fc3081a0420 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081a09f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855d480 .functor XOR 1, L_0x7fc30855de30, L_0x7fc30855ded0, C4<0>, C4<0>;
L_0x7fc30855da20 .functor XOR 1, L_0x7fc30855d480, L_0x7fc30855df70, C4<0>, C4<0>;
L_0x7fc30855db10 .functor AND 1, L_0x7fc30855de30, L_0x7fc30855ded0, C4<1>, C4<1>;
L_0x7fc30855dc40 .functor AND 1, L_0x7fc30855d480, L_0x7fc30855df70, C4<1>, C4<1>;
L_0x7fc30855dcf0 .functor OR 1, L_0x7fc30855db10, L_0x7fc30855dc40, C4<0>, C4<0>;
v0x7fc3081112a0_0 .net "a", 0 0, L_0x7fc30855de30;  1 drivers
v0x7fc30810e710_0 .net "b", 0 0, L_0x7fc30855ded0;  1 drivers
v0x7fc30810e7a0_0 .net "cin", 0 0, L_0x7fc30855df70;  1 drivers
v0x7fc30810d1a0_0 .net "cout", 0 0, L_0x7fc30855dcf0;  1 drivers
v0x7fc30810d230_0 .net "s", 0 0, L_0x7fc30855da20;  1 drivers
v0x7fc30810d300_0 .net "t1", 0 0, L_0x7fc30855d480;  1 drivers
v0x7fc30810d390_0 .net "t2", 0 0, L_0x7fc30855db10;  1 drivers
v0x7fc30810bc10_0 .net "t3", 0 0, L_0x7fc30855dc40;  1 drivers
S_0x7fc30819f4c0 .scope generate, "loop[13]" "loop[13]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc308168d90 .param/l "i" 1 5 6, +C4<01101>;
S_0x7fc30819df50 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30819f4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855e010 .functor XOR 1, L_0x7fc30855e4d0, L_0x7fc30855e570, C4<0>, C4<0>;
L_0x7fc30855e0c0 .functor XOR 1, L_0x7fc30855e010, L_0x7fc30855b310, C4<0>, C4<0>;
L_0x7fc30855e1b0 .functor AND 1, L_0x7fc30855e4d0, L_0x7fc30855e570, C4<1>, C4<1>;
L_0x7fc30855e2e0 .functor AND 1, L_0x7fc30855e010, L_0x7fc30855b310, C4<1>, C4<1>;
L_0x7fc30855e390 .functor OR 1, L_0x7fc30855e1b0, L_0x7fc30855e2e0, C4<0>, C4<0>;
v0x7fc30810bca0_0 .net "a", 0 0, L_0x7fc30855e4d0;  1 drivers
v0x7fc30810a820_0 .net "b", 0 0, L_0x7fc30855e570;  1 drivers
v0x7fc30810a8b0_0 .net "cin", 0 0, L_0x7fc30855b310;  1 drivers
v0x7fc3081094c0_0 .net "cout", 0 0, L_0x7fc30855e390;  1 drivers
v0x7fc308109550_0 .net "s", 0 0, L_0x7fc30855e0c0;  1 drivers
v0x7fc308129510_0 .net "t1", 0 0, L_0x7fc30855e010;  1 drivers
v0x7fc3081295a0_0 .net "t2", 0 0, L_0x7fc30855e1b0;  1 drivers
v0x7fc308127fa0_0 .net "t3", 0 0, L_0x7fc30855e2e0;  1 drivers
S_0x7fc30819d980 .scope generate, "loop[14]" "loop[14]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc308153970 .param/l "i" 1 5 6, +C4<01110>;
S_0x7fc30819ca10 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30819d980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855d8e0 .functor XOR 1, L_0x7fc30855ec40, L_0x7fc30855e810, C4<0>, C4<0>;
L_0x7fc30855d950 .functor XOR 1, L_0x7fc30855d8e0, L_0x7fc30855e8b0, C4<0>, C4<0>;
L_0x7fc30855e960 .functor AND 1, L_0x7fc30855ec40, L_0x7fc30855e810, C4<1>, C4<1>;
L_0x7fc30855ea70 .functor AND 1, L_0x7fc30855d8e0, L_0x7fc30855e8b0, C4<1>, C4<1>;
L_0x7fc30855eb20 .functor OR 1, L_0x7fc30855e960, L_0x7fc30855ea70, C4<0>, C4<0>;
v0x7fc308128030_0 .net "a", 0 0, L_0x7fc30855ec40;  1 drivers
v0x7fc3081254a0_0 .net "b", 0 0, L_0x7fc30855e810;  1 drivers
v0x7fc308125530_0 .net "cin", 0 0, L_0x7fc30855e8b0;  1 drivers
v0x7fc308123f10_0 .net "cout", 0 0, L_0x7fc30855eb20;  1 drivers
v0x7fc308123fa0_0 .net "s", 0 0, L_0x7fc30855d950;  1 drivers
v0x7fc3081229a0_0 .net "t1", 0 0, L_0x7fc30855d8e0;  1 drivers
v0x7fc308122a30_0 .net "t2", 0 0, L_0x7fc30855e960;  1 drivers
v0x7fc308121410_0 .net "t3", 0 0, L_0x7fc30855ea70;  1 drivers
S_0x7fc30819b4b0 .scope generate, "loop[15]" "loop[15]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc308156320 .param/l "i" 1 5 6, +C4<01111>;
S_0x7fc30819aee0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30819b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855ee50 .functor XOR 1, L_0x7fc30855f2d0, L_0x7fc30855f370, C4<0>, C4<0>;
L_0x7fc30855eee0 .functor XOR 1, L_0x7fc30855ee50, L_0x7fc30855ece0, C4<0>, C4<0>;
L_0x7fc30855efd0 .functor AND 1, L_0x7fc30855f2d0, L_0x7fc30855f370, C4<1>, C4<1>;
L_0x7fc30855f100 .functor AND 1, L_0x7fc30855ee50, L_0x7fc30855ece0, C4<1>, C4<1>;
L_0x7fc30855f1b0 .functor OR 1, L_0x7fc30855efd0, L_0x7fc30855f100, C4<0>, C4<0>;
v0x7fc3081214a0_0 .net "a", 0 0, L_0x7fc30855f2d0;  1 drivers
v0x7fc30811fea0_0 .net "b", 0 0, L_0x7fc30855f370;  1 drivers
v0x7fc30811ff30_0 .net "cin", 0 0, L_0x7fc30855ece0;  1 drivers
v0x7fc30811a8a0_0 .net "cout", 0 0, L_0x7fc30855f1b0;  1 drivers
v0x7fc30811a930_0 .net "s", 0 0, L_0x7fc30855eee0;  1 drivers
v0x7fc308119310_0 .net "t1", 0 0, L_0x7fc30855ee50;  1 drivers
v0x7fc3081193a0_0 .net "t2", 0 0, L_0x7fc30855efd0;  1 drivers
v0x7fc308117da0_0 .net "t3", 0 0, L_0x7fc30855f100;  1 drivers
S_0x7fc308199f70 .scope generate, "loop[16]" "loop[16]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc30815f6c0 .param/l "i" 1 5 6, +C4<010000>;
S_0x7fc308198a10 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308199f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855ed80 .functor XOR 1, L_0x7fc30855fa40, L_0x7fc30855f410, C4<0>, C4<0>;
L_0x7fc30855c0b0 .functor XOR 1, L_0x7fc30855ed80, L_0x7fc30855f4b0, C4<0>, C4<0>;
L_0x7fc30855f790 .functor AND 1, L_0x7fc30855fa40, L_0x7fc30855f410, C4<1>, C4<1>;
L_0x7fc30855f880 .functor AND 1, L_0x7fc30855ed80, L_0x7fc30855f4b0, C4<1>, C4<1>;
L_0x7fc30855f930 .functor OR 1, L_0x7fc30855f790, L_0x7fc30855f880, C4<0>, C4<0>;
v0x7fc308117e30_0 .net "a", 0 0, L_0x7fc30855fa40;  1 drivers
v0x7fc308113d10_0 .net "b", 0 0, L_0x7fc30855f410;  1 drivers
v0x7fc308113da0_0 .net "cin", 0 0, L_0x7fc30855f4b0;  1 drivers
v0x7fc308138340_0 .net "cout", 0 0, L_0x7fc30855f930;  1 drivers
v0x7fc3081383d0_0 .net "s", 0 0, L_0x7fc30855c0b0;  1 drivers
v0x7fc308136db0_0 .net "t1", 0 0, L_0x7fc30855ed80;  1 drivers
v0x7fc308136e40_0 .net "t2", 0 0, L_0x7fc30855f790;  1 drivers
v0x7fc3081342b0_0 .net "t3", 0 0, L_0x7fc30855f880;  1 drivers
S_0x7fc308198440 .scope generate, "loop[17]" "loop[17]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc30819c4f0 .param/l "i" 1 5 6, +C4<010001>;
S_0x7fc308132d40 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308198440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855fc80 .functor XOR 1, L_0x7fc308560100, L_0x7fc3085601a0, C4<0>, C4<0>;
L_0x7fc30855fcf0 .functor XOR 1, L_0x7fc30855fc80, L_0x7fc30855fae0, C4<0>, C4<0>;
L_0x7fc30855fde0 .functor AND 1, L_0x7fc308560100, L_0x7fc3085601a0, C4<1>, C4<1>;
L_0x7fc30855ff10 .functor AND 1, L_0x7fc30855fc80, L_0x7fc30855fae0, C4<1>, C4<1>;
L_0x7fc30855ffc0 .functor OR 1, L_0x7fc30855fde0, L_0x7fc30855ff10, C4<0>, C4<0>;
v0x7fc308134340_0 .net "a", 0 0, L_0x7fc308560100;  1 drivers
v0x7fc308151bb0_0 .net "b", 0 0, L_0x7fc3085601a0;  1 drivers
v0x7fc308151c40_0 .net "cin", 0 0, L_0x7fc30855fae0;  1 drivers
v0x7fc308150640_0 .net "cout", 0 0, L_0x7fc30855ffc0;  1 drivers
v0x7fc3081506d0_0 .net "s", 0 0, L_0x7fc30855fcf0;  1 drivers
v0x7fc30814f0b0_0 .net "t1", 0 0, L_0x7fc30855fc80;  1 drivers
v0x7fc30814f140_0 .net "t2", 0 0, L_0x7fc30855fde0;  1 drivers
v0x7fc30814b040_0 .net "t3", 0 0, L_0x7fc30855ff10;  1 drivers
S_0x7fc308158620 .scope generate, "loop[18]" "loop[18]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3081b2420 .param/l "i" 1 5 6, +C4<010010>;
S_0x7fc308155b70 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308158620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855fb80 .functor XOR 1, L_0x7fc308560790, L_0x7fc308560240, C4<0>, C4<0>;
L_0x7fc30855fc10 .functor XOR 1, L_0x7fc30855fb80, L_0x7fc3085602e0, C4<0>, C4<0>;
L_0x7fc308560470 .functor AND 1, L_0x7fc308560790, L_0x7fc308560240, C4<1>, C4<1>;
L_0x7fc3085605a0 .functor AND 1, L_0x7fc30855fb80, L_0x7fc3085602e0, C4<1>, C4<1>;
L_0x7fc308560670 .functor OR 1, L_0x7fc308560470, L_0x7fc3085605a0, C4<0>, C4<0>;
v0x7fc30814b0d0_0 .net "a", 0 0, L_0x7fc308560790;  1 drivers
v0x7fc308149ab0_0 .net "b", 0 0, L_0x7fc308560240;  1 drivers
v0x7fc308149b40_0 .net "cin", 0 0, L_0x7fc3085602e0;  1 drivers
v0x7fc308146fb0_0 .net "cout", 0 0, L_0x7fc308560670;  1 drivers
v0x7fc308147040_0 .net "s", 0 0, L_0x7fc30855fc10;  1 drivers
v0x7fc308145a40_0 .net "t1", 0 0, L_0x7fc30855fb80;  1 drivers
v0x7fc308145ad0_0 .net "t2", 0 0, L_0x7fc308560470;  1 drivers
v0x7fc308142f40_0 .net "t3", 0 0, L_0x7fc3085605a0;  1 drivers
S_0x7fc30812ee40 .scope generate, "loop[19]" "loop[19]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3081bba90 .param/l "i" 1 5 6, +C4<010011>;
S_0x7fc308179c30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30812ee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308560380 .functor XOR 1, L_0x7fc308560e30, L_0x7fc308560ed0, C4<0>, C4<0>;
L_0x7fc308560a20 .functor XOR 1, L_0x7fc308560380, L_0x7fc308560f70, C4<0>, C4<0>;
L_0x7fc308560b10 .functor AND 1, L_0x7fc308560e30, L_0x7fc308560ed0, C4<1>, C4<1>;
L_0x7fc308560c40 .functor AND 1, L_0x7fc308560380, L_0x7fc308560f70, C4<1>, C4<1>;
L_0x7fc308560cf0 .functor OR 1, L_0x7fc308560b10, L_0x7fc308560c40, C4<0>, C4<0>;
v0x7fc308142fd0_0 .net "a", 0 0, L_0x7fc308560e30;  1 drivers
v0x7fc3081419b0_0 .net "b", 0 0, L_0x7fc308560ed0;  1 drivers
v0x7fc308141a40_0 .net "cin", 0 0, L_0x7fc308560f70;  1 drivers
v0x7fc308140440_0 .net "cout", 0 0, L_0x7fc308560cf0;  1 drivers
v0x7fc3081404d0_0 .net "s", 0 0, L_0x7fc308560a20;  1 drivers
v0x7fc30813d940_0 .net "t1", 0 0, L_0x7fc308560380;  1 drivers
v0x7fc30813d9d0_0 .net "t2", 0 0, L_0x7fc308560b10;  1 drivers
v0x7fc30813c3b0_0 .net "t3", 0 0, L_0x7fc308560c40;  1 drivers
S_0x7fc3081786c0 .scope generate, "loop[20]" "loop[20]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc30819bad0 .param/l "i" 1 5 6, +C4<010100>;
S_0x7fc308177130 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081786c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308561010 .functor XOR 1, L_0x7fc3085614b0, L_0x7fc308561550, C4<0>, C4<0>;
L_0x7fc3085610c0 .functor XOR 1, L_0x7fc308561010, L_0x7fc3085615f0, C4<0>, C4<0>;
L_0x7fc3085611b0 .functor AND 1, L_0x7fc3085614b0, L_0x7fc308561550, C4<1>, C4<1>;
L_0x7fc3085612e0 .functor AND 1, L_0x7fc308561010, L_0x7fc3085615f0, C4<1>, C4<1>;
L_0x7fc308561390 .functor OR 1, L_0x7fc3085611b0, L_0x7fc3085612e0, C4<0>, C4<0>;
v0x7fc30813c440_0 .net "a", 0 0, L_0x7fc3085614b0;  1 drivers
v0x7fc30813ae40_0 .net "b", 0 0, L_0x7fc308561550;  1 drivers
v0x7fc30813aed0_0 .net "cin", 0 0, L_0x7fc3085615f0;  1 drivers
v0x7fc3080c22f0_0 .net "cout", 0 0, L_0x7fc308561390;  1 drivers
v0x7fc3080c2380_0 .net "s", 0 0, L_0x7fc3085610c0;  1 drivers
v0x7fc3080fbc80_0 .net "t1", 0 0, L_0x7fc308561010;  1 drivers
v0x7fc3080fbd10_0 .net "t2", 0 0, L_0x7fc3085611b0;  1 drivers
v0x7fc3080fcda0_0 .net "t3", 0 0, L_0x7fc3085612e0;  1 drivers
S_0x7fc308175bc0 .scope generate, "loop[21]" "loop[21]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3081c2750 .param/l "i" 1 5 6, +C4<010101>;
S_0x7fc308174630 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308175bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308560830 .functor XOR 1, L_0x7fc308561b20, L_0x7fc308561bc0, C4<0>, C4<0>;
L_0x7fc3085608c0 .functor XOR 1, L_0x7fc308560830, L_0x7fc308561690, C4<0>, C4<0>;
L_0x7fc3085609b0 .functor AND 1, L_0x7fc308561b20, L_0x7fc308561bc0, C4<1>, C4<1>;
L_0x7fc308561950 .functor AND 1, L_0x7fc308560830, L_0x7fc308561690, C4<1>, C4<1>;
L_0x7fc308561a00 .functor OR 1, L_0x7fc3085609b0, L_0x7fc308561950, C4<0>, C4<0>;
v0x7fc3080fce30_0 .net "a", 0 0, L_0x7fc308561b20;  1 drivers
v0x7fc3080fa400_0 .net "b", 0 0, L_0x7fc308561bc0;  1 drivers
v0x7fc3080fa490_0 .net "cin", 0 0, L_0x7fc308561690;  1 drivers
v0x7fc3080c65a0_0 .net "cout", 0 0, L_0x7fc308561a00;  1 drivers
v0x7fc3080c6630_0 .net "s", 0 0, L_0x7fc3085608c0;  1 drivers
v0x7fc3080c5030_0 .net "t1", 0 0, L_0x7fc308560830;  1 drivers
v0x7fc3080c50c0_0 .net "t2", 0 0, L_0x7fc3085609b0;  1 drivers
v0x7fc3080c3aa0_0 .net "t3", 0 0, L_0x7fc308561950;  1 drivers
S_0x7fc3081730c0 .scope generate, "loop[22]" "loop[22]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3081c7c90 .param/l "i" 1 5 6, +C4<010110>;
S_0x7fc308171b30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081730c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308561730 .functor XOR 1, L_0x7fc308562170, L_0x7fc308561c60, C4<0>, C4<0>;
L_0x7fc3085617a0 .functor XOR 1, L_0x7fc308561730, L_0x7fc308561d00, C4<0>, C4<0>;
L_0x7fc308561e70 .functor AND 1, L_0x7fc308562170, L_0x7fc308561c60, C4<1>, C4<1>;
L_0x7fc308561fa0 .functor AND 1, L_0x7fc308561730, L_0x7fc308561d00, C4<1>, C4<1>;
L_0x7fc308562050 .functor OR 1, L_0x7fc308561e70, L_0x7fc308561fa0, C4<0>, C4<0>;
v0x7fc3080c3b30_0 .net "a", 0 0, L_0x7fc308562170;  1 drivers
v0x7fc3080c2530_0 .net "b", 0 0, L_0x7fc308561c60;  1 drivers
v0x7fc3080c25c0_0 .net "cin", 0 0, L_0x7fc308561d00;  1 drivers
v0x7fc3080c0fa0_0 .net "cout", 0 0, L_0x7fc308562050;  1 drivers
v0x7fc3080c1030_0 .net "s", 0 0, L_0x7fc3085617a0;  1 drivers
v0x7fc3080bfa30_0 .net "t1", 0 0, L_0x7fc308561730;  1 drivers
v0x7fc3080bfac0_0 .net "t2", 0 0, L_0x7fc308561e70;  1 drivers
v0x7fc3080be210_0 .net "t3", 0 0, L_0x7fc308561fa0;  1 drivers
S_0x7fc3081705c0 .scope generate, "loop[23]" "loop[23]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3081e1690 .param/l "i" 1 5 6, +C4<010111>;
S_0x7fc30816f030 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081705c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308561da0 .functor XOR 1, L_0x7fc3085627b0, L_0x7fc308562850, C4<0>, C4<0>;
L_0x7fc308562440 .functor XOR 1, L_0x7fc308561da0, L_0x7fc308562210, C4<0>, C4<0>;
L_0x7fc3085624f0 .functor AND 1, L_0x7fc3085627b0, L_0x7fc308562850, C4<1>, C4<1>;
L_0x7fc3085625e0 .functor AND 1, L_0x7fc308561da0, L_0x7fc308562210, C4<1>, C4<1>;
L_0x7fc308562690 .functor OR 1, L_0x7fc3085624f0, L_0x7fc3085625e0, C4<0>, C4<0>;
v0x7fc3080be2a0_0 .net "a", 0 0, L_0x7fc3085627b0;  1 drivers
v0x7fc3080b8cd0_0 .net "b", 0 0, L_0x7fc308562850;  1 drivers
v0x7fc3080b8d60_0 .net "cin", 0 0, L_0x7fc308562210;  1 drivers
v0x7fc3080dd330_0 .net "cout", 0 0, L_0x7fc308562690;  1 drivers
v0x7fc3080dd3c0_0 .net "s", 0 0, L_0x7fc308562440;  1 drivers
v0x7fc3080dbda0_0 .net "t1", 0 0, L_0x7fc308561da0;  1 drivers
v0x7fc3080dbe30_0 .net "t2", 0 0, L_0x7fc3085624f0;  1 drivers
v0x7fc3080da830_0 .net "t3", 0 0, L_0x7fc3085625e0;  1 drivers
S_0x7fc30816dac0 .scope generate, "loop[24]" "loop[24]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3081e9ae0 .param/l "i" 1 5 6, +C4<011000>;
S_0x7fc30816c530 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30816dac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085622b0 .functor XOR 1, L_0x7fc308562e10, L_0x7fc3085628f0, C4<0>, C4<0>;
L_0x7fc308562320 .functor XOR 1, L_0x7fc3085622b0, L_0x7fc308562990, C4<0>, C4<0>;
L_0x7fc308562b30 .functor AND 1, L_0x7fc308562e10, L_0x7fc3085628f0, C4<1>, C4<1>;
L_0x7fc308562c40 .functor AND 1, L_0x7fc3085622b0, L_0x7fc308562990, C4<1>, C4<1>;
L_0x7fc308562cf0 .functor OR 1, L_0x7fc308562b30, L_0x7fc308562c40, C4<0>, C4<0>;
v0x7fc3080da8c0_0 .net "a", 0 0, L_0x7fc308562e10;  1 drivers
v0x7fc3080d92a0_0 .net "b", 0 0, L_0x7fc3085628f0;  1 drivers
v0x7fc3080d9330_0 .net "cin", 0 0, L_0x7fc308562990;  1 drivers
v0x7fc3080d7d30_0 .net "cout", 0 0, L_0x7fc308562cf0;  1 drivers
v0x7fc3080d7dc0_0 .net "s", 0 0, L_0x7fc308562320;  1 drivers
v0x7fc3080d67a0_0 .net "t1", 0 0, L_0x7fc3085622b0;  1 drivers
v0x7fc3080d6830_0 .net "t2", 0 0, L_0x7fc308562b30;  1 drivers
v0x7fc3080d5230_0 .net "t3", 0 0, L_0x7fc308562c40;  1 drivers
S_0x7fc30816afc0 .scope generate, "loop[25]" "loop[25]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3081c9740 .param/l "i" 1 5 6, +C4<011001>;
S_0x7fc308169a30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30816afc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308562a30 .functor XOR 1, L_0x7fc308563470, L_0x7fc308563510, C4<0>, C4<0>;
L_0x7fc308562aa0 .functor XOR 1, L_0x7fc308562a30, L_0x7fc308562eb0, C4<0>, C4<0>;
L_0x7fc308563170 .functor AND 1, L_0x7fc308563470, L_0x7fc308563510, C4<1>, C4<1>;
L_0x7fc3085632a0 .functor AND 1, L_0x7fc308562a30, L_0x7fc308562eb0, C4<1>, C4<1>;
L_0x7fc308563350 .functor OR 1, L_0x7fc308563170, L_0x7fc3085632a0, C4<0>, C4<0>;
v0x7fc3080d3d20_0 .net "a", 0 0, L_0x7fc308563470;  1 drivers
v0x7fc3080d2730_0 .net "b", 0 0, L_0x7fc308563510;  1 drivers
v0x7fc3080d27c0_0 .net "cin", 0 0, L_0x7fc308562eb0;  1 drivers
v0x7fc3080d11a0_0 .net "cout", 0 0, L_0x7fc308563350;  1 drivers
v0x7fc3080d1230_0 .net "s", 0 0, L_0x7fc308562aa0;  1 drivers
v0x7fc3080cfc70_0 .net "t1", 0 0, L_0x7fc308562a30;  1 drivers
v0x7fc3080ce6a0_0 .net "t2", 0 0, L_0x7fc308563170;  1 drivers
v0x7fc3080ce730_0 .net "t3", 0 0, L_0x7fc3085632a0;  1 drivers
S_0x7fc3081684c0 .scope generate, "loop[26]" "loop[26]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080cd180 .param/l "i" 1 5 6, +C4<011010>;
S_0x7fc308166f30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081684c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308562f50 .functor XOR 1, L_0x7fc308563ab0, L_0x7fc3085635b0, C4<0>, C4<0>;
L_0x7fc308562fc0 .functor XOR 1, L_0x7fc308562f50, L_0x7fc308563650, C4<0>, C4<0>;
L_0x7fc308563820 .functor AND 1, L_0x7fc308563ab0, L_0x7fc3085635b0, C4<1>, C4<1>;
L_0x7fc308563910 .functor AND 1, L_0x7fc308562f50, L_0x7fc308563650, C4<1>, C4<1>;
L_0x7fc3085639c0 .functor OR 1, L_0x7fc308563820, L_0x7fc308563910, C4<0>, C4<0>;
v0x7fc3080cbc20_0 .net "a", 0 0, L_0x7fc308563ab0;  1 drivers
v0x7fc3080ca630_0 .net "b", 0 0, L_0x7fc3085635b0;  1 drivers
v0x7fc3080ca6c0_0 .net "cin", 0 0, L_0x7fc308563650;  1 drivers
v0x7fc3080c90a0_0 .net "cout", 0 0, L_0x7fc3085639c0;  1 drivers
v0x7fc3080c9130_0 .net "s", 0 0, L_0x7fc308562fc0;  1 drivers
v0x7fc3080c7b70_0 .net "t1", 0 0, L_0x7fc308562f50;  1 drivers
v0x7fc3080de170_0 .net "t2", 0 0, L_0x7fc308563820;  1 drivers
v0x7fc3080de200_0 .net "t3", 0 0, L_0x7fc308563910;  1 drivers
S_0x7fc3081659c0 .scope generate, "loop[27]" "loop[27]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080dcc50 .param/l "i" 1 5 6, +C4<011011>;
S_0x7fc308164430 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081659c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085636f0 .functor XOR 1, L_0x7fc308564120, L_0x7fc3085641c0, C4<0>, C4<0>;
L_0x7fc308563780 .functor XOR 1, L_0x7fc3085636f0, L_0x7fc308563b50, C4<0>, C4<0>;
L_0x7fc308563e40 .functor AND 1, L_0x7fc308564120, L_0x7fc3085641c0, C4<1>, C4<1>;
L_0x7fc308563f50 .functor AND 1, L_0x7fc3085636f0, L_0x7fc308563b50, C4<1>, C4<1>;
L_0x7fc308564000 .functor OR 1, L_0x7fc308563e40, L_0x7fc308563f50, C4<0>, C4<0>;
v0x7fc3080da180_0 .net "a", 0 0, L_0x7fc308564120;  1 drivers
v0x7fc3080d7600_0 .net "b", 0 0, L_0x7fc3085641c0;  1 drivers
v0x7fc3080d7690_0 .net "cin", 0 0, L_0x7fc308563b50;  1 drivers
v0x7fc3080d4b00_0 .net "cout", 0 0, L_0x7fc308564000;  1 drivers
v0x7fc3080d4b90_0 .net "s", 0 0, L_0x7fc308563780;  1 drivers
v0x7fc3080d2040_0 .net "t1", 0 0, L_0x7fc3085636f0;  1 drivers
v0x7fc3080cf500_0 .net "t2", 0 0, L_0x7fc308563e40;  1 drivers
v0x7fc3080cf590_0 .net "t3", 0 0, L_0x7fc308563f50;  1 drivers
S_0x7fc308162ec0 .scope generate, "loop[28]" "loop[28]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080cca50 .param/l "i" 1 5 6, +C4<011100>;
S_0x7fc308161930 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308162ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308563bf0 .functor XOR 1, L_0x7fc308564760, L_0x7fc308564260, C4<0>, C4<0>;
L_0x7fc308563c80 .functor XOR 1, L_0x7fc308563bf0, L_0x7fc308564300, C4<0>, C4<0>;
L_0x7fc308563d70 .functor AND 1, L_0x7fc308564760, L_0x7fc308564260, C4<1>, C4<1>;
L_0x7fc3085645c0 .functor AND 1, L_0x7fc308563bf0, L_0x7fc308564300, C4<1>, C4<1>;
L_0x7fc308564670 .functor OR 1, L_0x7fc308563d70, L_0x7fc3085645c0, C4<0>, C4<0>;
v0x7fc3080c9f80_0 .net "a", 0 0, L_0x7fc308564760;  1 drivers
v0x7fc3080c7400_0 .net "b", 0 0, L_0x7fc308564260;  1 drivers
v0x7fc3080c7490_0 .net "cin", 0 0, L_0x7fc308564300;  1 drivers
v0x7fc3080c4900_0 .net "cout", 0 0, L_0x7fc308564670;  1 drivers
v0x7fc3080c4990_0 .net "s", 0 0, L_0x7fc308563c80;  1 drivers
v0x7fc3080c1e40_0 .net "t1", 0 0, L_0x7fc308563bf0;  1 drivers
v0x7fc3080bf300_0 .net "t2", 0 0, L_0x7fc308563d70;  1 drivers
v0x7fc3080bf390_0 .net "t3", 0 0, L_0x7fc3085645c0;  1 drivers
S_0x7fc3081603c0 .scope generate, "loop[29]" "loop[29]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080bb020 .param/l "i" 1 5 6, +C4<011101>;
S_0x7fc30815ee30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081603c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085643a0 .functor XOR 1, L_0x7fc308564de0, L_0x7fc308564e80, C4<0>, C4<0>;
L_0x7fc308564430 .functor XOR 1, L_0x7fc3085643a0, L_0x7fc30855e610, C4<0>, C4<0>;
L_0x7fc308564ac0 .functor AND 1, L_0x7fc308564de0, L_0x7fc308564e80, C4<1>, C4<1>;
L_0x7fc308564bd0 .functor AND 1, L_0x7fc3085643a0, L_0x7fc30855e610, C4<1>, C4<1>;
L_0x7fc308564ca0 .functor OR 1, L_0x7fc308564ac0, L_0x7fc308564bd0, C4<0>, C4<0>;
v0x7fc3080b9b40_0 .net "a", 0 0, L_0x7fc308564de0;  1 drivers
v0x7fc308095b40_0 .net "b", 0 0, L_0x7fc308564e80;  1 drivers
v0x7fc308095be0_0 .net "cin", 0 0, L_0x7fc30855e610;  1 drivers
v0x7fc30809dea0_0 .net "cout", 0 0, L_0x7fc308564ca0;  1 drivers
v0x7fc30809df30_0 .net "s", 0 0, L_0x7fc308564430;  1 drivers
v0x7fc30809c970_0 .net "t1", 0 0, L_0x7fc3085643a0;  1 drivers
v0x7fc30809b3a0_0 .net "t2", 0 0, L_0x7fc308564ac0;  1 drivers
v0x7fc30809b430_0 .net "t3", 0 0, L_0x7fc308564bd0;  1 drivers
S_0x7fc30815d8c0 .scope generate, "loop[30]" "loop[30]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc308099e90 .param/l "i" 1 5 6, +C4<011110>;
S_0x7fc30815c330 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30815d8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30855e6b0 .functor XOR 1, L_0x7fc308565260, L_0x7fc308564f20, C4<0>, C4<0>;
L_0x7fc30855e740 .functor XOR 1, L_0x7fc30855e6b0, L_0x7fc308564fc0, C4<0>, C4<0>;
L_0x7fc308564840 .functor AND 1, L_0x7fc308565260, L_0x7fc308564f20, C4<1>, C4<1>;
L_0x7fc308564950 .functor AND 1, L_0x7fc30855e6b0, L_0x7fc308564fc0, C4<1>, C4<1>;
L_0x7fc308564a00 .functor OR 1, L_0x7fc308564840, L_0x7fc308564950, C4<0>, C4<0>;
v0x7fc3080945c0_0 .net "a", 0 0, L_0x7fc308565260;  1 drivers
v0x7fc308094650_0 .net "b", 0 0, L_0x7fc308564f20;  1 drivers
v0x7fc3080b4c30_0 .net "cin", 0 0, L_0x7fc308564fc0;  1 drivers
v0x7fc3080b4cc0_0 .net "cout", 0 0, L_0x7fc308564a00;  1 drivers
v0x7fc3080b36a0_0 .net "s", 0 0, L_0x7fc30855e740;  1 drivers
v0x7fc3080b3730_0 .net "t1", 0 0, L_0x7fc30855e6b0;  1 drivers
v0x7fc3080b2130_0 .net "t2", 0 0, L_0x7fc308564840;  1 drivers
v0x7fc3080b21c0_0 .net "t3", 0 0, L_0x7fc308564950;  1 drivers
S_0x7fc30815ade0 .scope generate, "loop[31]" "loop[31]" 5 6, 5 6 0, S_0x7fc30819c740;
 .timescale -9 -12;
P_0x7fc3080b0c10 .param/l "i" 1 5 6, +C4<011111>;
S_0x7fc308159e20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30815ade0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308565060 .functor XOR 1, L_0x7fc3085658b0, L_0x7fc308565950, C4<0>, C4<0>;
L_0x7fc3085650d0 .functor XOR 1, L_0x7fc308565060, L_0x7fc308565300, C4<0>, C4<0>;
L_0x7fc3085655f0 .functor AND 1, L_0x7fc3085658b0, L_0x7fc308565950, C4<1>, C4<1>;
L_0x7fc3085656e0 .functor AND 1, L_0x7fc308565060, L_0x7fc308565300, C4<1>, C4<1>;
L_0x7fc308565790 .functor OR 1, L_0x7fc3085655f0, L_0x7fc3085656e0, C4<0>, C4<0>;
v0x7fc3080ae0a0_0 .net "a", 0 0, L_0x7fc3085658b0;  1 drivers
v0x7fc3080ae130_0 .net "b", 0 0, L_0x7fc308565950;  1 drivers
v0x7fc3080acb30_0 .net "cin", 0 0, L_0x7fc308565300;  1 drivers
v0x7fc3080acbc0_0 .net "cout", 0 0, L_0x7fc308565790;  1 drivers
v0x7fc3080ab5a0_0 .net "s", 0 0, L_0x7fc3085650d0;  1 drivers
v0x7fc3080ab630_0 .net "t1", 0 0, L_0x7fc308565060;  1 drivers
v0x7fc3080aa030_0 .net "t2", 0 0, L_0x7fc3085655f0;  1 drivers
v0x7fc3080aa0c0_0 .net "t3", 0 0, L_0x7fc3085656e0;  1 drivers
S_0x7fc308159850 .scope module, "u1" "mod_sub_gate" 3 8, 8 1 0, S_0x7fc308205770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "m";
    .port_info 3 /OUTPUT 32 "r";
P_0x7fc3080ac500 .param/l "W" 0 8 1, +C4<00000000000000000000000000100000>;
RS_0x7fc300050a48 .resolv tri, L_0x7fc308588e60, L_0x7fc308596530;
v0x7fc30850af60_0 .net8 "_", 0 0, RS_0x7fc300050a48;  2 drivers
v0x7fc30850b040_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc30850b0d0_0 .net "b", 31 0, v0x7fc308543f90_0;  alias, 1 drivers
v0x7fc30850b1e0_0 .net "b1", 0 0, L_0x7fc30857ad00;  1 drivers
v0x7fc30850b290_0 .net "d1", 31 0, L_0x7fc308573e70;  1 drivers
v0x7fc30850b360_0 .net "d2", 31 0, L_0x7fc30858f700;  1 drivers
v0x7fc30850b430_0 .net "m", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc30850b4c0_0 .net "r", 31 0, L_0x7fc30856d1a0;  alias, 1 drivers
v0x7fc30850b550_0 .net "s1", 31 0, L_0x7fc308581890;  1 drivers
L_0x7fc308566390 .part L_0x7fc308573e70, 0, 1;
L_0x7fc308566430 .part L_0x7fc30858f700, 0, 1;
L_0x7fc308567240 .part L_0x7fc308573e70, 1, 1;
L_0x7fc308567360 .part L_0x7fc30858f700, 1, 1;
L_0x7fc308567650 .part L_0x7fc308573e70, 2, 1;
L_0x7fc3085676f0 .part L_0x7fc30858f700, 2, 1;
L_0x7fc308567920 .part L_0x7fc308573e70, 3, 1;
L_0x7fc308567a00 .part L_0x7fc30858f700, 3, 1;
L_0x7fc308567c70 .part L_0x7fc308573e70, 4, 1;
L_0x7fc308567d60 .part L_0x7fc30858f700, 4, 1;
L_0x7fc308567f90 .part L_0x7fc308573e70, 5, 1;
L_0x7fc308568190 .part L_0x7fc30858f700, 5, 1;
L_0x7fc3085684d0 .part L_0x7fc308573e70, 6, 1;
L_0x7fc308568570 .part L_0x7fc30858f700, 6, 1;
L_0x7fc3085687a0 .part L_0x7fc308573e70, 7, 1;
L_0x7fc308568840 .part L_0x7fc30858f700, 7, 1;
L_0x7fc308568ab0 .part L_0x7fc308573e70, 8, 1;
L_0x7fc308568be0 .part L_0x7fc30858f700, 8, 1;
L_0x7fc308568dd0 .part L_0x7fc308573e70, 9, 1;
L_0x7fc308568f10 .part L_0x7fc30858f700, 9, 1;
L_0x7fc308569100 .part L_0x7fc308573e70, 10, 1;
L_0x7fc308568e70 .part L_0x7fc30858f700, 10, 1;
L_0x7fc308569420 .part L_0x7fc308573e70, 11, 1;
L_0x7fc308569580 .part L_0x7fc30858f700, 11, 1;
L_0x7fc308569750 .part L_0x7fc308573e70, 12, 1;
L_0x7fc3085698c0 .part L_0x7fc30858f700, 12, 1;
L_0x7fc308569a90 .part L_0x7fc308573e70, 13, 1;
L_0x7fc308569d30 .part L_0x7fc30858f700, 13, 1;
L_0x7fc3085683d0 .part L_0x7fc308573e70, 14, 1;
L_0x7fc30856a240 .part L_0x7fc30858f700, 14, 1;
L_0x7fc30856a430 .part L_0x7fc308573e70, 15, 1;
L_0x7fc30856a4d0 .part L_0x7fc30858f700, 15, 1;
L_0x7fc30856a740 .part L_0x7fc308573e70, 16, 1;
L_0x7fc308568030 .part L_0x7fc30858f700, 16, 1;
L_0x7fc30856aa80 .part L_0x7fc308573e70, 17, 1;
L_0x7fc30856a7e0 .part L_0x7fc30858f700, 17, 1;
L_0x7fc30856add0 .part L_0x7fc308573e70, 18, 1;
L_0x7fc30856ab20 .part L_0x7fc30858f700, 18, 1;
L_0x7fc30856b0f0 .part L_0x7fc308573e70, 19, 1;
L_0x7fc30856ae70 .part L_0x7fc30858f700, 19, 1;
L_0x7fc30856b420 .part L_0x7fc308573e70, 20, 1;
L_0x7fc30856b190 .part L_0x7fc30858f700, 20, 1;
L_0x7fc30856b740 .part L_0x7fc308573e70, 21, 1;
L_0x7fc30856b4c0 .part L_0x7fc30858f700, 21, 1;
L_0x7fc30856ba70 .part L_0x7fc308573e70, 22, 1;
L_0x7fc30856b7e0 .part L_0x7fc30858f700, 22, 1;
L_0x7fc30856bdb0 .part L_0x7fc308573e70, 23, 1;
L_0x7fc30856bb10 .part L_0x7fc30858f700, 23, 1;
L_0x7fc30856c100 .part L_0x7fc308573e70, 24, 1;
L_0x7fc30856be50 .part L_0x7fc30858f700, 24, 1;
L_0x7fc30856c420 .part L_0x7fc308573e70, 25, 1;
L_0x7fc30856c1a0 .part L_0x7fc30858f700, 25, 1;
L_0x7fc30856c750 .part L_0x7fc308573e70, 26, 1;
L_0x7fc30856c4c0 .part L_0x7fc30858f700, 26, 1;
L_0x7fc30856ca90 .part L_0x7fc308573e70, 27, 1;
L_0x7fc30856c7f0 .part L_0x7fc30858f700, 27, 1;
L_0x7fc30856cde0 .part L_0x7fc308573e70, 28, 1;
L_0x7fc30856cb30 .part L_0x7fc30858f700, 28, 1;
L_0x7fc30856d100 .part L_0x7fc308573e70, 29, 1;
L_0x7fc30856ce80 .part L_0x7fc30858f700, 29, 1;
L_0x7fc308569e80 .part L_0x7fc308573e70, 30, 1;
L_0x7fc308569f20 .part L_0x7fc30858f700, 30, 1;
LS_0x7fc30856d1a0_0_0 .concat8 [ 1 1 1 1], L_0x7fc3085670b0, L_0x7fc308567480, L_0x7fc308567790, L_0x7fc308567aa0;
LS_0x7fc30856d1a0_0_4 .concat8 [ 1 1 1 1], L_0x7fc308567e00, L_0x7fc308568330, L_0x7fc308568610, L_0x7fc3085688e0;
LS_0x7fc30856d1a0_0_8 .concat8 [ 1 1 1 1], L_0x7fc308568c80, L_0x7fc308568fb0, L_0x7fc308569250, L_0x7fc3085691a0;
LS_0x7fc30856d1a0_0_12 .concat8 [ 1 1 1 1], L_0x7fc3085694c0, L_0x7fc3085697f0, L_0x7fc30856a2e0, L_0x7fc30856a570;
LS_0x7fc30856d1a0_0_16 .concat8 [ 1 1 1 1], L_0x7fc30856a8f0, L_0x7fc30856ac40, L_0x7fc30856afa0, L_0x7fc30856b2d0;
LS_0x7fc30856d1a0_0_20 .concat8 [ 1 1 1 1], L_0x7fc30856b230, L_0x7fc30856b560, L_0x7fc30856b880, L_0x7fc30856bbb0;
LS_0x7fc30856d1a0_0_24 .concat8 [ 1 1 1 1], L_0x7fc30856bef0, L_0x7fc30856c240, L_0x7fc30856c560, L_0x7fc30856c890;
LS_0x7fc30856d1a0_0_28 .concat8 [ 1 1 1 1], L_0x7fc30856cbd0, L_0x7fc30856cf20, L_0x7fc308569b30, L_0x7fc30856a040;
LS_0x7fc30856d1a0_1_0 .concat8 [ 4 4 4 4], LS_0x7fc30856d1a0_0_0, LS_0x7fc30856d1a0_0_4, LS_0x7fc30856d1a0_0_8, LS_0x7fc30856d1a0_0_12;
LS_0x7fc30856d1a0_1_4 .concat8 [ 4 4 4 4], LS_0x7fc30856d1a0_0_16, LS_0x7fc30856d1a0_0_20, LS_0x7fc30856d1a0_0_24, LS_0x7fc30856d1a0_0_28;
L_0x7fc30856d1a0 .concat8 [ 16 16 0 0], LS_0x7fc30856d1a0_1_0, LS_0x7fc30856d1a0_1_4;
L_0x7fc30856db40 .part L_0x7fc308573e70, 31, 1;
L_0x7fc30856dbe0 .part L_0x7fc30858f700, 31, 1;
S_0x7fc3081588f0 .scope module, "add1" "rca" 8 5, 5 1 0, S_0x7fc308159850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "cout";
P_0x7fc3080a9a00 .param/l "W" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fc3000780e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fc308588db0 .functor BUFZ 1, L_0x7fc3000780e0, C4<0>, C4<0>, C4<0>;
v0x7fc30813d5d0_0 .net *"_ivl_229", 0 0, L_0x7fc308588db0;  1 drivers
v0x7fc30813d660_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc30813aad0_0 .net "b", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc308137fd0_0 .net "c", 32 0, L_0x7fc308587b60;  1 drivers
v0x7fc308138060_0 .net "cin", 0 0, L_0x7fc3000780e0;  1 drivers
v0x7fc3081354d0_0 .net8 "cout", 0 0, RS_0x7fc300050a48;  alias, 2 drivers
v0x7fc308135560_0 .net "s", 31 0, L_0x7fc308581890;  alias, 1 drivers
L_0x7fc30857bca0 .part v0x7fc308543ee0_0, 0, 1;
L_0x7fc30857bd40 .part v0x7fc308544130_0, 0, 1;
L_0x7fc30857bde0 .part L_0x7fc308587b60, 0, 1;
L_0x7fc30857c230 .part v0x7fc308543ee0_0, 1, 1;
L_0x7fc30857c2d0 .part v0x7fc308544130_0, 1, 1;
L_0x7fc30857c370 .part L_0x7fc308587b60, 1, 1;
L_0x7fc30857c800 .part v0x7fc308543ee0_0, 2, 1;
L_0x7fc30857c8e0 .part v0x7fc308544130_0, 2, 1;
L_0x7fc30857c980 .part L_0x7fc308587b60, 2, 1;
L_0x7fc30857cde0 .part v0x7fc308543ee0_0, 3, 1;
L_0x7fc30857ce80 .part v0x7fc308544130_0, 3, 1;
L_0x7fc30857cf80 .part L_0x7fc308587b60, 3, 1;
L_0x7fc30857d3d0 .part v0x7fc308543ee0_0, 4, 1;
L_0x7fc30857d4e0 .part v0x7fc308544130_0, 4, 1;
L_0x7fc30857d580 .part L_0x7fc308587b60, 4, 1;
L_0x7fc30857d9a0 .part v0x7fc308543ee0_0, 5, 1;
L_0x7fc30857da40 .part v0x7fc308544130_0, 5, 1;
L_0x7fc30857dce0 .part L_0x7fc308587b60, 5, 1;
L_0x7fc30857e050 .part v0x7fc308543ee0_0, 6, 1;
L_0x7fc30857e190 .part v0x7fc308544130_0, 6, 1;
L_0x7fc30857e230 .part L_0x7fc308587b60, 6, 1;
L_0x7fc30857e650 .part v0x7fc308543ee0_0, 7, 1;
L_0x7fc30857e6f0 .part v0x7fc308544130_0, 7, 1;
L_0x7fc30857e850 .part L_0x7fc308587b60, 7, 1;
L_0x7fc30857ec80 .part v0x7fc308543ee0_0, 8, 1;
L_0x7fc30857edf0 .part v0x7fc308544130_0, 8, 1;
L_0x7fc30857ee90 .part L_0x7fc308587b60, 8, 1;
L_0x7fc30857f260 .part v0x7fc308543ee0_0, 9, 1;
L_0x7fc30857f300 .part v0x7fc308544130_0, 9, 1;
L_0x7fc30857f490 .part L_0x7fc308587b60, 9, 1;
L_0x7fc30857f830 .part v0x7fc308543ee0_0, 10, 1;
L_0x7fc30857f9d0 .part v0x7fc308544130_0, 10, 1;
L_0x7fc30857fa70 .part L_0x7fc308587b60, 10, 1;
L_0x7fc30857fe30 .part v0x7fc308543ee0_0, 11, 1;
L_0x7fc30857fed0 .part v0x7fc308544130_0, 11, 1;
L_0x7fc30857fb10 .part L_0x7fc308587b60, 11, 1;
L_0x7fc308580400 .part v0x7fc308543ee0_0, 12, 1;
L_0x7fc30857ff70 .part v0x7fc308544130_0, 12, 1;
L_0x7fc3085805d0 .part L_0x7fc308587b60, 12, 1;
L_0x7fc308580a00 .part v0x7fc308543ee0_0, 13, 1;
L_0x7fc308580aa0 .part v0x7fc308544130_0, 13, 1;
L_0x7fc308580670 .part L_0x7fc308587b60, 13, 1;
L_0x7fc308580fd0 .part v0x7fc308543ee0_0, 14, 1;
L_0x7fc308580b40 .part v0x7fc308544130_0, 14, 1;
L_0x7fc308580be0 .part L_0x7fc308587b60, 14, 1;
L_0x7fc3085815d0 .part v0x7fc308543ee0_0, 15, 1;
L_0x7fc308581670 .part v0x7fc308544130_0, 15, 1;
L_0x7fc308581070 .part L_0x7fc308587b60, 15, 1;
L_0x7fc308581d20 .part v0x7fc308543ee0_0, 16, 1;
L_0x7fc308581710 .part v0x7fc308544130_0, 16, 1;
L_0x7fc3085817b0 .part L_0x7fc308587b60, 16, 1;
L_0x7fc308582380 .part v0x7fc308543ee0_0, 17, 1;
L_0x7fc308582420 .part v0x7fc308544130_0, 17, 1;
L_0x7fc308581dc0 .part L_0x7fc308587b60, 17, 1;
L_0x7fc3085829c0 .part v0x7fc308543ee0_0, 18, 1;
L_0x7fc3085824c0 .part v0x7fc308544130_0, 18, 1;
L_0x7fc308582560 .part L_0x7fc308587b60, 18, 1;
L_0x7fc308583040 .part v0x7fc308543ee0_0, 19, 1;
L_0x7fc3085830e0 .part v0x7fc308544130_0, 19, 1;
L_0x7fc308582a60 .part L_0x7fc308587b60, 19, 1;
L_0x7fc3085836c0 .part v0x7fc308543ee0_0, 20, 1;
L_0x7fc308583180 .part v0x7fc308544130_0, 20, 1;
L_0x7fc308583220 .part L_0x7fc308587b60, 20, 1;
L_0x7fc308583d10 .part v0x7fc308543ee0_0, 21, 1;
L_0x7fc308583db0 .part v0x7fc308544130_0, 21, 1;
L_0x7fc308583760 .part L_0x7fc308587b60, 21, 1;
L_0x7fc308584180 .part v0x7fc308543ee0_0, 22, 1;
L_0x7fc308583e50 .part v0x7fc308544130_0, 22, 1;
L_0x7fc308583ef0 .part L_0x7fc308587b60, 22, 1;
L_0x7fc3085847c0 .part v0x7fc308543ee0_0, 23, 1;
L_0x7fc308584860 .part v0x7fc308544130_0, 23, 1;
L_0x7fc308584220 .part L_0x7fc308587b60, 23, 1;
L_0x7fc308584dd0 .part v0x7fc308543ee0_0, 24, 1;
L_0x7fc308584900 .part v0x7fc308544130_0, 24, 1;
L_0x7fc3085849a0 .part L_0x7fc308587b60, 24, 1;
L_0x7fc308585430 .part v0x7fc308543ee0_0, 25, 1;
L_0x7fc3085854d0 .part v0x7fc308544130_0, 25, 1;
L_0x7fc308584e70 .part L_0x7fc308587b60, 25, 1;
L_0x7fc308585a80 .part v0x7fc308543ee0_0, 26, 1;
L_0x7fc308585570 .part v0x7fc308544130_0, 26, 1;
L_0x7fc308585610 .part L_0x7fc308587b60, 26, 1;
L_0x7fc3085860c0 .part v0x7fc308543ee0_0, 27, 1;
L_0x7fc308586160 .part v0x7fc308544130_0, 27, 1;
L_0x7fc308585b20 .part L_0x7fc308587b60, 27, 1;
L_0x7fc308586710 .part v0x7fc308543ee0_0, 28, 1;
L_0x7fc3085867b0 .part v0x7fc308544130_0, 28, 1;
L_0x7fc308586850 .part L_0x7fc308587b60, 28, 1;
L_0x7fc308586d90 .part v0x7fc308543ee0_0, 29, 1;
L_0x7fc308586e30 .part v0x7fc308544130_0, 29, 1;
L_0x7fc308586200 .part L_0x7fc308587b60, 29, 1;
L_0x7fc3085873c0 .part v0x7fc308543ee0_0, 30, 1;
L_0x7fc308586ed0 .part v0x7fc308544130_0, 30, 1;
L_0x7fc308586f70 .part L_0x7fc308587b60, 30, 1;
L_0x7fc308587a20 .part v0x7fc308543ee0_0, 31, 1;
L_0x7fc308587ac0 .part v0x7fc308544130_0, 31, 1;
L_0x7fc308587460 .part L_0x7fc308587b60, 31, 1;
LS_0x7fc308581890_0_0 .concat8 [ 1 1 1 1], L_0x7fc30857ade0, L_0x7fc30857bef0, L_0x7fc30857c4c0, L_0x7fc30857cae0;
LS_0x7fc308581890_0_4 .concat8 [ 1 1 1 1], L_0x7fc30857d110, L_0x7fc30857d6a0, L_0x7fc30857d620, L_0x7fc30857e0f0;
LS_0x7fc308581890_0_8 .concat8 [ 1 1 1 1], L_0x7fc30857d020, L_0x7fc30857ed20, L_0x7fc30857ef30, L_0x7fc30857f940;
LS_0x7fc308581890_0_12 .concat8 [ 1 1 1 1], L_0x7fc308580090, L_0x7fc3085804a0, L_0x7fc308580c90, L_0x7fc308581250;
LS_0x7fc308581890_0_16 .concat8 [ 1 1 1 1], L_0x7fc30857e8f0, L_0x7fc308581fd0, L_0x7fc308581ef0, L_0x7fc308582c50;
LS_0x7fc308581890_0_20 .concat8 [ 1 1 1 1], L_0x7fc308582b90, L_0x7fc308583960, L_0x7fc308583870, L_0x7fc308584450;
LS_0x7fc308581890_0_24 .concat8 [ 1 1 1 1], L_0x7fc308584330, L_0x7fc308584ad0, L_0x7fc308584f80, L_0x7fc308585720;
LS_0x7fc308581890_0_28 .concat8 [ 1 1 1 1], L_0x7fc308585c50, L_0x7fc308586980, L_0x7fc308586310, L_0x7fc3085870a0;
LS_0x7fc308581890_1_0 .concat8 [ 4 4 4 4], LS_0x7fc308581890_0_0, LS_0x7fc308581890_0_4, LS_0x7fc308581890_0_8, LS_0x7fc308581890_0_12;
LS_0x7fc308581890_1_4 .concat8 [ 4 4 4 4], LS_0x7fc308581890_0_16, LS_0x7fc308581890_0_20, LS_0x7fc308581890_0_24, LS_0x7fc308581890_0_28;
L_0x7fc308581890 .concat8 [ 16 16 0 0], LS_0x7fc308581890_1_0, LS_0x7fc308581890_1_4;
LS_0x7fc308587b60_0_0 .concat8 [ 1 1 1 1], L_0x7fc308588db0, L_0x7fc30857bbb0, L_0x7fc30857c140, L_0x7fc30857c710;
LS_0x7fc308587b60_0_4 .concat8 [ 1 1 1 1], L_0x7fc30857ccf0, L_0x7fc30857d2e0, L_0x7fc30857d8b0, L_0x7fc30857df60;
LS_0x7fc308587b60_0_8 .concat8 [ 1 1 1 1], L_0x7fc30857e560, L_0x7fc30857eb90, L_0x7fc30857f170, L_0x7fc30857f740;
LS_0x7fc308587b60_0_12 .concat8 [ 1 1 1 1], L_0x7fc30857fd10, L_0x7fc3085802e0, L_0x7fc3085808e0, L_0x7fc308580ee0;
LS_0x7fc308587b60_0_16 .concat8 [ 1 1 1 1], L_0x7fc3085814e0, L_0x7fc308581c30, L_0x7fc308582260, L_0x7fc3085828d0;
LS_0x7fc308587b60_0_20 .concat8 [ 1 1 1 1], L_0x7fc308582f00, L_0x7fc3085835a0, L_0x7fc308583bf0, L_0x7fc308584060;
LS_0x7fc308587b60_0_24 .concat8 [ 1 1 1 1], L_0x7fc3085846a0, L_0x7fc308584ce0, L_0x7fc308585310, L_0x7fc308585960;
LS_0x7fc308587b60_0_28 .concat8 [ 1 1 1 1], L_0x7fc308585fd0, L_0x7fc3085865f0, L_0x7fc308586c70, L_0x7fc3085872d0;
LS_0x7fc308587b60_0_32 .concat8 [ 1 0 0 0], L_0x7fc308587930;
LS_0x7fc308587b60_1_0 .concat8 [ 4 4 4 4], LS_0x7fc308587b60_0_0, LS_0x7fc308587b60_0_4, LS_0x7fc308587b60_0_8, LS_0x7fc308587b60_0_12;
LS_0x7fc308587b60_1_4 .concat8 [ 4 4 4 4], LS_0x7fc308587b60_0_16, LS_0x7fc308587b60_0_20, LS_0x7fc308587b60_0_24, LS_0x7fc308587b60_0_28;
LS_0x7fc308587b60_1_8 .concat8 [ 1 0 0 0], LS_0x7fc308587b60_0_32;
L_0x7fc308587b60 .concat8 [ 16 16 1 0], LS_0x7fc308587b60_1_0, LS_0x7fc308587b60_1_4, LS_0x7fc308587b60_1_8;
L_0x7fc308588e60 .part L_0x7fc308587b60, 32, 1;
S_0x7fc308157380 .scope generate, "loop[0]" "loop[0]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3080a4370 .param/l "i" 1 5 6, +C4<00>;
S_0x7fc308156db0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308157380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857ad70 .functor XOR 1, L_0x7fc30857bca0, L_0x7fc30857bd40, C4<0>, C4<0>;
L_0x7fc30857ade0 .functor XOR 1, L_0x7fc30857ad70, L_0x7fc30857bde0, C4<0>, C4<0>;
L_0x7fc30857ae90 .functor AND 1, L_0x7fc30857bca0, L_0x7fc30857bd40, C4<1>, C4<1>;
L_0x7fc30857bb40 .functor AND 1, L_0x7fc30857ad70, L_0x7fc30857bde0, C4<1>, C4<1>;
L_0x7fc30857bbb0 .functor OR 1, L_0x7fc30857ae90, L_0x7fc30857bb40, C4<0>, C4<0>;
v0x7fc30809ed00_0 .net "a", 0 0, L_0x7fc30857bca0;  1 drivers
v0x7fc30809ed90_0 .net "b", 0 0, L_0x7fc30857bd40;  1 drivers
v0x7fc30809c200_0 .net "cin", 0 0, L_0x7fc30857bde0;  1 drivers
v0x7fc30809c290_0 .net "cout", 0 0, L_0x7fc30857bbb0;  1 drivers
v0x7fc308099700_0 .net "s", 0 0, L_0x7fc30857ade0;  1 drivers
v0x7fc308096c20_0 .net "t1", 0 0, L_0x7fc30857ad70;  1 drivers
v0x7fc308096cb0_0 .net "t2", 0 0, L_0x7fc30857ae90;  1 drivers
v0x7fc308095660_0 .net "t3", 0 0, L_0x7fc30857bb40;  1 drivers
S_0x7fc308155e40 .scope generate, "loop[1]" "loop[1]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308095740 .param/l "i" 1 5 6, +C4<01>;
S_0x7fc3081548e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308155e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857be80 .functor XOR 1, L_0x7fc30857c230, L_0x7fc30857c2d0, C4<0>, C4<0>;
L_0x7fc30857bef0 .functor XOR 1, L_0x7fc30857be80, L_0x7fc30857c370, C4<0>, C4<0>;
L_0x7fc30857bfa0 .functor AND 1, L_0x7fc30857c230, L_0x7fc30857c2d0, C4<1>, C4<1>;
L_0x7fc30857c090 .functor AND 1, L_0x7fc30857be80, L_0x7fc30857c370, C4<1>, C4<1>;
L_0x7fc30857c140 .functor OR 1, L_0x7fc30857bfa0, L_0x7fc30857c090, C4<0>, C4<0>;
v0x7fc3081d1640_0 .net "a", 0 0, L_0x7fc30857c230;  1 drivers
v0x7fc3081d16d0_0 .net "b", 0 0, L_0x7fc30857c2d0;  1 drivers
v0x7fc3081d00d0_0 .net "cin", 0 0, L_0x7fc30857c370;  1 drivers
v0x7fc3081d0160_0 .net "cout", 0 0, L_0x7fc30857c140;  1 drivers
v0x7fc3081ceb40_0 .net "s", 0 0, L_0x7fc30857bef0;  1 drivers
v0x7fc3081cd5d0_0 .net "t1", 0 0, L_0x7fc30857be80;  1 drivers
v0x7fc3081cd660_0 .net "t2", 0 0, L_0x7fc30857bfa0;  1 drivers
v0x7fc3081cc040_0 .net "t3", 0 0, L_0x7fc30857c090;  1 drivers
S_0x7fc308154310 .scope generate, "loop[2]" "loop[2]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081cc120 .param/l "i" 1 5 6, +C4<010>;
S_0x7fc3081318e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308154310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857c450 .functor XOR 1, L_0x7fc30857c800, L_0x7fc30857c8e0, C4<0>, C4<0>;
L_0x7fc30857c4c0 .functor XOR 1, L_0x7fc30857c450, L_0x7fc30857c980, C4<0>, C4<0>;
L_0x7fc30857c570 .functor AND 1, L_0x7fc30857c800, L_0x7fc30857c8e0, C4<1>, C4<1>;
L_0x7fc30857c660 .functor AND 1, L_0x7fc30857c450, L_0x7fc30857c980, C4<1>, C4<1>;
L_0x7fc30857c710 .functor OR 1, L_0x7fc30857c570, L_0x7fc30857c660, C4<0>, C4<0>;
v0x7fc3081e83d0_0 .net "a", 0 0, L_0x7fc30857c800;  1 drivers
v0x7fc3081e8460_0 .net "b", 0 0, L_0x7fc30857c8e0;  1 drivers
v0x7fc3081e6e40_0 .net "cin", 0 0, L_0x7fc30857c980;  1 drivers
v0x7fc3081e6ed0_0 .net "cout", 0 0, L_0x7fc30857c710;  1 drivers
v0x7fc3081e58d0_0 .net "s", 0 0, L_0x7fc30857c4c0;  1 drivers
v0x7fc3081e4340_0 .net "t1", 0 0, L_0x7fc30857c450;  1 drivers
v0x7fc3081e43d0_0 .net "t2", 0 0, L_0x7fc30857c570;  1 drivers
v0x7fc3081e2dd0_0 .net "t3", 0 0, L_0x7fc30857c660;  1 drivers
S_0x7fc308107880 .scope generate, "loop[3]" "loop[3]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081e2ec0 .param/l "i" 1 5 6, +C4<011>;
S_0x7fc308106320 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308107880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857ca70 .functor XOR 1, L_0x7fc30857cde0, L_0x7fc30857ce80, C4<0>, C4<0>;
L_0x7fc30857cae0 .functor XOR 1, L_0x7fc30857ca70, L_0x7fc30857cf80, C4<0>, C4<0>;
L_0x7fc30857cb50 .functor AND 1, L_0x7fc30857cde0, L_0x7fc30857ce80, C4<1>, C4<1>;
L_0x7fc30857cc40 .functor AND 1, L_0x7fc30857ca70, L_0x7fc30857cf80, C4<1>, C4<1>;
L_0x7fc30857ccf0 .functor OR 1, L_0x7fc30857cb50, L_0x7fc30857cc40, C4<0>, C4<0>;
v0x7fc3081e02d0_0 .net "a", 0 0, L_0x7fc30857cde0;  1 drivers
v0x7fc3081e0360_0 .net "b", 0 0, L_0x7fc30857ce80;  1 drivers
v0x7fc3081ded40_0 .net "cin", 0 0, L_0x7fc30857cf80;  1 drivers
v0x7fc3081dedd0_0 .net "cout", 0 0, L_0x7fc30857ccf0;  1 drivers
v0x7fc3081dd7d0_0 .net "s", 0 0, L_0x7fc30857cae0;  1 drivers
v0x7fc3081dc240_0 .net "t1", 0 0, L_0x7fc30857ca70;  1 drivers
v0x7fc3081dc2d0_0 .net "t2", 0 0, L_0x7fc30857cb50;  1 drivers
v0x7fc3081dacd0_0 .net "t3", 0 0, L_0x7fc30857cc40;  1 drivers
S_0x7fc308128e90 .scope generate, "loop[4]" "loop[4]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081d9740 .param/l "i" 1 5 6, +C4<0100>;
S_0x7fc308127920 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308128e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857d0a0 .functor XOR 1, L_0x7fc30857d3d0, L_0x7fc30857d4e0, C4<0>, C4<0>;
L_0x7fc30857d110 .functor XOR 1, L_0x7fc30857d0a0, L_0x7fc30857d580, C4<0>, C4<0>;
L_0x7fc30857d180 .functor AND 1, L_0x7fc30857d3d0, L_0x7fc30857d4e0, C4<1>, C4<1>;
L_0x7fc30857d230 .functor AND 1, L_0x7fc30857d0a0, L_0x7fc30857d580, C4<1>, C4<1>;
L_0x7fc30857d2e0 .functor OR 1, L_0x7fc30857d180, L_0x7fc30857d230, C4<0>, C4<0>;
v0x7fc3081d8250_0 .net "a", 0 0, L_0x7fc30857d3d0;  1 drivers
v0x7fc3081d6c40_0 .net "b", 0 0, L_0x7fc30857d4e0;  1 drivers
v0x7fc3081d6cd0_0 .net "cin", 0 0, L_0x7fc30857d580;  1 drivers
v0x7fc3081d56d0_0 .net "cout", 0 0, L_0x7fc30857d2e0;  1 drivers
v0x7fc3081d5760_0 .net "s", 0 0, L_0x7fc30857d110;  1 drivers
v0x7fc3081d4140_0 .net "t1", 0 0, L_0x7fc30857d0a0;  1 drivers
v0x7fc3081d41d0_0 .net "t2", 0 0, L_0x7fc30857d180;  1 drivers
v0x7fc3081d2bd0_0 .net "t3", 0 0, L_0x7fc30857d230;  1 drivers
S_0x7fc308126390 .scope generate, "loop[5]" "loop[5]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081e7ca0 .param/l "i" 1 5 6, +C4<0101>;
S_0x7fc308124e20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308126390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857d470 .functor XOR 1, L_0x7fc30857d9a0, L_0x7fc30857da40, C4<0>, C4<0>;
L_0x7fc30857d6a0 .functor XOR 1, L_0x7fc30857d470, L_0x7fc30857dce0, C4<0>, C4<0>;
L_0x7fc30857d710 .functor AND 1, L_0x7fc30857d9a0, L_0x7fc30857da40, C4<1>, C4<1>;
L_0x7fc30857d800 .functor AND 1, L_0x7fc30857d470, L_0x7fc30857dce0, C4<1>, C4<1>;
L_0x7fc30857d8b0 .functor OR 1, L_0x7fc30857d710, L_0x7fc30857d800, C4<0>, C4<0>;
v0x7fc3081e5220_0 .net "a", 0 0, L_0x7fc30857d9a0;  1 drivers
v0x7fc3081e26a0_0 .net "b", 0 0, L_0x7fc30857da40;  1 drivers
v0x7fc3081e2730_0 .net "cin", 0 0, L_0x7fc30857dce0;  1 drivers
v0x7fc3081dfba0_0 .net "cout", 0 0, L_0x7fc30857d8b0;  1 drivers
v0x7fc3081dfc30_0 .net "s", 0 0, L_0x7fc30857d6a0;  1 drivers
v0x7fc3081dd0a0_0 .net "t1", 0 0, L_0x7fc30857d470;  1 drivers
v0x7fc3081dd130_0 .net "t2", 0 0, L_0x7fc30857d710;  1 drivers
v0x7fc3081da5a0_0 .net "t3", 0 0, L_0x7fc30857d800;  1 drivers
S_0x7fc308123890 .scope generate, "loop[6]" "loop[6]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081d7aa0 .param/l "i" 1 5 6, +C4<0110>;
S_0x7fc308122320 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308123890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308543a60 .functor XOR 1, L_0x7fc30857e050, L_0x7fc30857e190, C4<0>, C4<0>;
L_0x7fc30857d620 .functor XOR 1, L_0x7fc308543a60, L_0x7fc30857e230, C4<0>, C4<0>;
L_0x7fc30857ddc0 .functor AND 1, L_0x7fc30857e050, L_0x7fc30857e190, C4<1>, C4<1>;
L_0x7fc30857deb0 .functor AND 1, L_0x7fc308543a60, L_0x7fc30857e230, C4<1>, C4<1>;
L_0x7fc30857df60 .functor OR 1, L_0x7fc30857ddc0, L_0x7fc30857deb0, C4<0>, C4<0>;
v0x7fc3081d5020_0 .net "a", 0 0, L_0x7fc30857e050;  1 drivers
v0x7fc3081d24a0_0 .net "b", 0 0, L_0x7fc30857e190;  1 drivers
v0x7fc3081d2530_0 .net "cin", 0 0, L_0x7fc30857e230;  1 drivers
v0x7fc3081cf9a0_0 .net "cout", 0 0, L_0x7fc30857df60;  1 drivers
v0x7fc3081cfa30_0 .net "s", 0 0, L_0x7fc30857d620;  1 drivers
v0x7fc3081ccea0_0 .net "t1", 0 0, L_0x7fc308543a60;  1 drivers
v0x7fc3081ccf30_0 .net "t2", 0 0, L_0x7fc30857ddc0;  1 drivers
v0x7fc3081ca3a0_0 .net "t3", 0 0, L_0x7fc30857deb0;  1 drivers
S_0x7fc308120d90 .scope generate, "loop[7]" "loop[7]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081ca4a0 .param/l "i" 1 5 6, +C4<0111>;
S_0x7fc30811f820 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308120d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085439d0 .functor XOR 1, L_0x7fc30857e650, L_0x7fc30857e6f0, C4<0>, C4<0>;
L_0x7fc30857e0f0 .functor XOR 1, L_0x7fc3085439d0, L_0x7fc30857e850, C4<0>, C4<0>;
L_0x7fc30857e3c0 .functor AND 1, L_0x7fc30857e650, L_0x7fc30857e6f0, C4<1>, C4<1>;
L_0x7fc30857e4b0 .functor AND 1, L_0x7fc3085439d0, L_0x7fc30857e850, C4<1>, C4<1>;
L_0x7fc30857e560 .functor OR 1, L_0x7fc30857e3c0, L_0x7fc30857e4b0, C4<0>, C4<0>;
v0x7fc3081c4bb0_0 .net "a", 0 0, L_0x7fc30857e650;  1 drivers
v0x7fc3081a0be0_0 .net "b", 0 0, L_0x7fc30857e6f0;  1 drivers
v0x7fc3081a0c70_0 .net "cin", 0 0, L_0x7fc30857e850;  1 drivers
v0x7fc3081a8f40_0 .net "cout", 0 0, L_0x7fc30857e560;  1 drivers
v0x7fc3081a8fd0_0 .net "s", 0 0, L_0x7fc30857e0f0;  1 drivers
v0x7fc3081a79d0_0 .net "t1", 0 0, L_0x7fc3085439d0;  1 drivers
v0x7fc3081a7a60_0 .net "t2", 0 0, L_0x7fc30857e3c0;  1 drivers
v0x7fc3081a6440_0 .net "t3", 0 0, L_0x7fc30857e4b0;  1 drivers
S_0x7fc30811e290 .scope generate, "loop[8]" "loop[8]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081dadd0 .param/l "i" 1 5 6, +C4<01000>;
S_0x7fc30811cd20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30811e290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857e2d0 .functor XOR 1, L_0x7fc30857ec80, L_0x7fc30857edf0, C4<0>, C4<0>;
L_0x7fc30857d020 .functor XOR 1, L_0x7fc30857e2d0, L_0x7fc30857ee90, C4<0>, C4<0>;
L_0x7fc30857e9f0 .functor AND 1, L_0x7fc30857ec80, L_0x7fc30857edf0, C4<1>, C4<1>;
L_0x7fc30857eae0 .functor AND 1, L_0x7fc30857e2d0, L_0x7fc30857ee90, C4<1>, C4<1>;
L_0x7fc30857eb90 .functor OR 1, L_0x7fc30857e9f0, L_0x7fc30857eae0, C4<0>, C4<0>;
v0x7fc308172330_0 .net "a", 0 0, L_0x7fc30857ec80;  1 drivers
v0x7fc3081723c0_0 .net "b", 0 0, L_0x7fc30857edf0;  1 drivers
v0x7fc3081bfcd0_0 .net "cin", 0 0, L_0x7fc30857ee90;  1 drivers
v0x7fc3081bfd60_0 .net "cout", 0 0, L_0x7fc30857eb90;  1 drivers
v0x7fc3081be740_0 .net "s", 0 0, L_0x7fc30857d020;  1 drivers
v0x7fc3081be7d0_0 .net "t1", 0 0, L_0x7fc30857e2d0;  1 drivers
v0x7fc3081bd1d0_0 .net "t2", 0 0, L_0x7fc30857e9f0;  1 drivers
v0x7fc3081bd260_0 .net "t3", 0 0, L_0x7fc30857eae0;  1 drivers
S_0x7fc30811b790 .scope generate, "loop[9]" "loop[9]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081bbcb0 .param/l "i" 1 5 6, +C4<01001>;
S_0x7fc30811a220 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30811b790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857e790 .functor XOR 1, L_0x7fc30857f260, L_0x7fc30857f300, C4<0>, C4<0>;
L_0x7fc30857ed20 .functor XOR 1, L_0x7fc30857e790, L_0x7fc30857f490, C4<0>, C4<0>;
L_0x7fc30857f010 .functor AND 1, L_0x7fc30857f260, L_0x7fc30857f300, C4<1>, C4<1>;
L_0x7fc30857f0c0 .functor AND 1, L_0x7fc30857e790, L_0x7fc30857f490, C4<1>, C4<1>;
L_0x7fc30857f170 .functor OR 1, L_0x7fc30857f010, L_0x7fc30857f0c0, C4<0>, C4<0>;
v0x7fc3081b9140_0 .net "a", 0 0, L_0x7fc30857f260;  1 drivers
v0x7fc3081b91d0_0 .net "b", 0 0, L_0x7fc30857f300;  1 drivers
v0x7fc3081b7bd0_0 .net "cin", 0 0, L_0x7fc30857f490;  1 drivers
v0x7fc3081b7c60_0 .net "cout", 0 0, L_0x7fc30857f170;  1 drivers
v0x7fc3081b6640_0 .net "s", 0 0, L_0x7fc30857ed20;  1 drivers
v0x7fc3081b66d0_0 .net "t1", 0 0, L_0x7fc30857e790;  1 drivers
v0x7fc3081b50d0_0 .net "t2", 0 0, L_0x7fc30857f010;  1 drivers
v0x7fc3081b5160_0 .net "t3", 0 0, L_0x7fc30857f0c0;  1 drivers
S_0x7fc308118c90 .scope generate, "loop[10]" "loop[10]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081b3bc0 .param/l "i" 1 5 6, +C4<01010>;
S_0x7fc308117720 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308118c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857f530 .functor XOR 1, L_0x7fc30857f830, L_0x7fc30857f9d0, C4<0>, C4<0>;
L_0x7fc30857ef30 .functor XOR 1, L_0x7fc30857f530, L_0x7fc30857fa70, C4<0>, C4<0>;
L_0x7fc30857f5a0 .functor AND 1, L_0x7fc30857f830, L_0x7fc30857f9d0, C4<1>, C4<1>;
L_0x7fc30857f690 .functor AND 1, L_0x7fc30857f530, L_0x7fc30857fa70, C4<1>, C4<1>;
L_0x7fc30857f740 .functor OR 1, L_0x7fc30857f5a0, L_0x7fc30857f690, C4<0>, C4<0>;
v0x7fc3081b1040_0 .net "a", 0 0, L_0x7fc30857f830;  1 drivers
v0x7fc3081b10d0_0 .net "b", 0 0, L_0x7fc30857f9d0;  1 drivers
v0x7fc3081afad0_0 .net "cin", 0 0, L_0x7fc30857fa70;  1 drivers
v0x7fc3081afb60_0 .net "cout", 0 0, L_0x7fc30857f740;  1 drivers
v0x7fc3081ae540_0 .net "s", 0 0, L_0x7fc30857ef30;  1 drivers
v0x7fc3081ae5d0_0 .net "t1", 0 0, L_0x7fc30857f530;  1 drivers
v0x7fc3081acfd0_0 .net "t2", 0 0, L_0x7fc30857f5a0;  1 drivers
v0x7fc3081ad060_0 .net "t3", 0 0, L_0x7fc30857f690;  1 drivers
S_0x7fc308116190 .scope generate, "loop[11]" "loop[11]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081abad0 .param/l "i" 1 5 6, +C4<01011>;
S_0x7fc308114c20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308116190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857f8d0 .functor XOR 1, L_0x7fc30857fe30, L_0x7fc30857fed0, C4<0>, C4<0>;
L_0x7fc30857f940 .functor XOR 1, L_0x7fc30857f8d0, L_0x7fc30857fb10, C4<0>, C4<0>;
L_0x7fc30857f3e0 .functor AND 1, L_0x7fc30857fe30, L_0x7fc30857fed0, C4<1>, C4<1>;
L_0x7fc30857fc60 .functor AND 1, L_0x7fc30857f8d0, L_0x7fc30857fb10, C4<1>, C4<1>;
L_0x7fc30857fd10 .functor OR 1, L_0x7fc30857f3e0, L_0x7fc30857fc60, C4<0>, C4<0>;
v0x7fc3081c0b10_0 .net "a", 0 0, L_0x7fc30857fe30;  1 drivers
v0x7fc3081c0ba0_0 .net "b", 0 0, L_0x7fc30857fed0;  1 drivers
v0x7fc3081bf5a0_0 .net "cin", 0 0, L_0x7fc30857fb10;  1 drivers
v0x7fc3081bf630_0 .net "cout", 0 0, L_0x7fc30857fd10;  1 drivers
v0x7fc3081bcaa0_0 .net "s", 0 0, L_0x7fc30857f940;  1 drivers
v0x7fc3081bcb30_0 .net "t1", 0 0, L_0x7fc30857f8d0;  1 drivers
v0x7fc3081b9fa0_0 .net "t2", 0 0, L_0x7fc30857f3e0;  1 drivers
v0x7fc3081ba030_0 .net "t3", 0 0, L_0x7fc30857fc60;  1 drivers
S_0x7fc308113690 .scope generate, "loop[12]" "loop[12]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081b7540 .param/l "i" 1 5 6, +C4<01100>;
S_0x7fc308112120 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308113690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30857fbb0 .functor XOR 1, L_0x7fc308580400, L_0x7fc30857ff70, C4<0>, C4<0>;
L_0x7fc308580090 .functor XOR 1, L_0x7fc30857fbb0, L_0x7fc3085805d0, C4<0>, C4<0>;
L_0x7fc308580140 .functor AND 1, L_0x7fc308580400, L_0x7fc30857ff70, C4<1>, C4<1>;
L_0x7fc308580230 .functor AND 1, L_0x7fc30857fbb0, L_0x7fc3085805d0, C4<1>, C4<1>;
L_0x7fc3085802e0 .functor OR 1, L_0x7fc308580140, L_0x7fc308580230, C4<0>, C4<0>;
v0x7fc3081b1ea0_0 .net "a", 0 0, L_0x7fc308580400;  1 drivers
v0x7fc3081b1f30_0 .net "b", 0 0, L_0x7fc30857ff70;  1 drivers
v0x7fc3081af3a0_0 .net "cin", 0 0, L_0x7fc3085805d0;  1 drivers
v0x7fc3081af430_0 .net "cout", 0 0, L_0x7fc3085802e0;  1 drivers
v0x7fc3081ac8a0_0 .net "s", 0 0, L_0x7fc308580090;  1 drivers
v0x7fc3081ac930_0 .net "t1", 0 0, L_0x7fc30857fbb0;  1 drivers
v0x7fc3081a9da0_0 .net "t2", 0 0, L_0x7fc308580140;  1 drivers
v0x7fc3081a9e30_0 .net "t3", 0 0, L_0x7fc308580230;  1 drivers
S_0x7fc308110b90 .scope generate, "loop[13]" "loop[13]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081a7350 .param/l "i" 1 5 6, +C4<01101>;
S_0x7fc30810f620 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308110b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308580010 .functor XOR 1, L_0x7fc308580a00, L_0x7fc308580aa0, C4<0>, C4<0>;
L_0x7fc3085804a0 .functor XOR 1, L_0x7fc308580010, L_0x7fc308580670, C4<0>, C4<0>;
L_0x7fc308580550 .functor AND 1, L_0x7fc308580a00, L_0x7fc308580aa0, C4<1>, C4<1>;
L_0x7fc308580830 .functor AND 1, L_0x7fc308580010, L_0x7fc308580670, C4<1>, C4<1>;
L_0x7fc3085808e0 .functor OR 1, L_0x7fc308580550, L_0x7fc308580830, C4<0>, C4<0>;
v0x7fc3081a1cc0_0 .net "a", 0 0, L_0x7fc308580a00;  1 drivers
v0x7fc3081a1d50_0 .net "b", 0 0, L_0x7fc308580aa0;  1 drivers
v0x7fc3081a0700_0 .net "cin", 0 0, L_0x7fc308580670;  1 drivers
v0x7fc3081a0790_0 .net "cout", 0 0, L_0x7fc3085808e0;  1 drivers
v0x7fc30819dc60_0 .net "s", 0 0, L_0x7fc3085804a0;  1 drivers
v0x7fc308162370_0 .net "t1", 0 0, L_0x7fc308580010;  1 drivers
v0x7fc308162400_0 .net "t2", 0 0, L_0x7fc308580550;  1 drivers
v0x7fc308160e00_0 .net "t3", 0 0, L_0x7fc308580830;  1 drivers
S_0x7fc30810e090 .scope generate, "loop[14]" "loop[14]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308160ee0 .param/l "i" 1 5 6, +C4<01110>;
S_0x7fc30810cb20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30810e090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308580710 .functor XOR 1, L_0x7fc308580fd0, L_0x7fc308580b40, C4<0>, C4<0>;
L_0x7fc308580c90 .functor XOR 1, L_0x7fc308580710, L_0x7fc308580be0, C4<0>, C4<0>;
L_0x7fc308580d40 .functor AND 1, L_0x7fc308580fd0, L_0x7fc308580b40, C4<1>, C4<1>;
L_0x7fc308580e30 .functor AND 1, L_0x7fc308580710, L_0x7fc308580be0, C4<1>, C4<1>;
L_0x7fc308580ee0 .functor OR 1, L_0x7fc308580d40, L_0x7fc308580e30, C4<0>, C4<0>;
v0x7fc30815e300_0 .net "a", 0 0, L_0x7fc308580fd0;  1 drivers
v0x7fc30815e390_0 .net "b", 0 0, L_0x7fc308580b40;  1 drivers
v0x7fc30815cd70_0 .net "cin", 0 0, L_0x7fc308580be0;  1 drivers
v0x7fc30815ce00_0 .net "cout", 0 0, L_0x7fc308580ee0;  1 drivers
v0x7fc308158a90_0 .net "s", 0 0, L_0x7fc308580c90;  1 drivers
v0x7fc308179100_0 .net "t1", 0 0, L_0x7fc308580710;  1 drivers
v0x7fc308179190_0 .net "t2", 0 0, L_0x7fc308580d40;  1 drivers
v0x7fc308177b70_0 .net "t3", 0 0, L_0x7fc308580e30;  1 drivers
S_0x7fc30810b590 .scope generate, "loop[15]" "loop[15]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308177c50 .param/l "i" 1 5 6, +C4<01111>;
S_0x7fc30810a040 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30810b590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085811e0 .functor XOR 1, L_0x7fc3085815d0, L_0x7fc308581670, C4<0>, C4<0>;
L_0x7fc308581250 .functor XOR 1, L_0x7fc3085811e0, L_0x7fc308581070, C4<0>, C4<0>;
L_0x7fc308581300 .functor AND 1, L_0x7fc3085815d0, L_0x7fc308581670, C4<1>, C4<1>;
L_0x7fc308581430 .functor AND 1, L_0x7fc3085811e0, L_0x7fc308581070, C4<1>, C4<1>;
L_0x7fc3085814e0 .functor OR 1, L_0x7fc308581300, L_0x7fc308581430, C4<0>, C4<0>;
v0x7fc308175070_0 .net "a", 0 0, L_0x7fc3085815d0;  1 drivers
v0x7fc308175100_0 .net "b", 0 0, L_0x7fc308581670;  1 drivers
v0x7fc308173b00_0 .net "cin", 0 0, L_0x7fc308581070;  1 drivers
v0x7fc308173b90_0 .net "cout", 0 0, L_0x7fc3085814e0;  1 drivers
v0x7fc308172570_0 .net "s", 0 0, L_0x7fc308581250;  1 drivers
v0x7fc308171000_0 .net "t1", 0 0, L_0x7fc3085811e0;  1 drivers
v0x7fc308171090_0 .net "t2", 0 0, L_0x7fc308581300;  1 drivers
v0x7fc30816fa70_0 .net "t3", 0 0, L_0x7fc308581430;  1 drivers
S_0x7fc308109080 .scope generate, "loop[16]" "loop[16]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc30816e600 .param/l "i" 1 5 6, +C4<010000>;
S_0x7fc308108ab0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308109080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308581110 .functor XOR 1, L_0x7fc308581d20, L_0x7fc308581710, C4<0>, C4<0>;
L_0x7fc30857e8f0 .functor XOR 1, L_0x7fc308581110, L_0x7fc3085817b0, C4<0>, C4<0>;
L_0x7fc308581a90 .functor AND 1, L_0x7fc308581d20, L_0x7fc308581710, C4<1>, C4<1>;
L_0x7fc308581b80 .functor AND 1, L_0x7fc308581110, L_0x7fc3085817b0, C4<1>, C4<1>;
L_0x7fc308581c30 .functor OR 1, L_0x7fc308581a90, L_0x7fc308581b80, C4<0>, C4<0>;
v0x7fc30816cff0_0 .net "a", 0 0, L_0x7fc308581d20;  1 drivers
v0x7fc30816ba00_0 .net "b", 0 0, L_0x7fc308581710;  1 drivers
v0x7fc30816ba90_0 .net "cin", 0 0, L_0x7fc3085817b0;  1 drivers
v0x7fc30816a470_0 .net "cout", 0 0, L_0x7fc308581c30;  1 drivers
v0x7fc30816a500_0 .net "s", 0 0, L_0x7fc30857e8f0;  1 drivers
v0x7fc308168f40_0 .net "t1", 0 0, L_0x7fc308581110;  1 drivers
v0x7fc308167970_0 .net "t2", 0 0, L_0x7fc308581a90;  1 drivers
v0x7fc308167a00_0 .net "t3", 0 0, L_0x7fc308581b80;  1 drivers
S_0x7fc308107b50 .scope generate, "loop[17]" "loop[17]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308166450 .param/l "i" 1 5 6, +C4<010001>;
S_0x7fc3081065f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308107b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308581f60 .functor XOR 1, L_0x7fc308582380, L_0x7fc308582420, C4<0>, C4<0>;
L_0x7fc308581fd0 .functor XOR 1, L_0x7fc308581f60, L_0x7fc308581dc0, C4<0>, C4<0>;
L_0x7fc3085820a0 .functor AND 1, L_0x7fc308582380, L_0x7fc308582420, C4<1>, C4<1>;
L_0x7fc3085821b0 .functor AND 1, L_0x7fc308581f60, L_0x7fc308581dc0, C4<1>, C4<1>;
L_0x7fc308582260 .functor OR 1, L_0x7fc3085820a0, L_0x7fc3085821b0, C4<0>, C4<0>;
v0x7fc308164ef0_0 .net "a", 0 0, L_0x7fc308582380;  1 drivers
v0x7fc308163900_0 .net "b", 0 0, L_0x7fc308582420;  1 drivers
v0x7fc308163990_0 .net "cin", 0 0, L_0x7fc308581dc0;  1 drivers
v0x7fc308179f40_0 .net "cout", 0 0, L_0x7fc308582260;  1 drivers
v0x7fc308179fd0_0 .net "s", 0 0, L_0x7fc308581fd0;  1 drivers
v0x7fc308178a10_0 .net "t1", 0 0, L_0x7fc308581f60;  1 drivers
v0x7fc308175ed0_0 .net "t2", 0 0, L_0x7fc3085820a0;  1 drivers
v0x7fc308175f60_0 .net "t3", 0 0, L_0x7fc3085821b0;  1 drivers
S_0x7fc3081050b0 .scope generate, "loop[18]" "loop[18]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308173420 .param/l "i" 1 5 6, +C4<010010>;
S_0x7fc308104aa0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081050b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308581e60 .functor XOR 1, L_0x7fc3085829c0, L_0x7fc3085824c0, C4<0>, C4<0>;
L_0x7fc308581ef0 .functor XOR 1, L_0x7fc308581e60, L_0x7fc308582560, C4<0>, C4<0>;
L_0x7fc3085826f0 .functor AND 1, L_0x7fc3085829c0, L_0x7fc3085824c0, C4<1>, C4<1>;
L_0x7fc308582820 .functor AND 1, L_0x7fc308581e60, L_0x7fc308582560, C4<1>, C4<1>;
L_0x7fc3085828d0 .functor OR 1, L_0x7fc3085826f0, L_0x7fc308582820, C4<0>, C4<0>;
v0x7fc308170950_0 .net "a", 0 0, L_0x7fc3085829c0;  1 drivers
v0x7fc30816ddd0_0 .net "b", 0 0, L_0x7fc3085824c0;  1 drivers
v0x7fc30816de60_0 .net "cin", 0 0, L_0x7fc308582560;  1 drivers
v0x7fc30816b2d0_0 .net "cout", 0 0, L_0x7fc3085828d0;  1 drivers
v0x7fc30816b360_0 .net "s", 0 0, L_0x7fc308581ef0;  1 drivers
v0x7fc308168810_0 .net "t1", 0 0, L_0x7fc308581e60;  1 drivers
v0x7fc308165cd0_0 .net "t2", 0 0, L_0x7fc3085826f0;  1 drivers
v0x7fc308165d60_0 .net "t3", 0 0, L_0x7fc308582820;  1 drivers
S_0x7fc308104d80 .scope generate, "loop[19]" "loop[19]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308163220 .param/l "i" 1 5 6, +C4<010011>;
S_0x7fc308131470 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308104d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308582600 .functor XOR 1, L_0x7fc308583040, L_0x7fc3085830e0, C4<0>, C4<0>;
L_0x7fc308582c50 .functor XOR 1, L_0x7fc308582600, L_0x7fc308582a60, C4<0>, C4<0>;
L_0x7fc308582d40 .functor AND 1, L_0x7fc308583040, L_0x7fc3085830e0, C4<1>, C4<1>;
L_0x7fc308582e50 .functor AND 1, L_0x7fc308582600, L_0x7fc308582a60, C4<1>, C4<1>;
L_0x7fc308582f00 .functor OR 1, L_0x7fc308582d40, L_0x7fc308582e50, C4<0>, C4<0>;
v0x7fc308160780_0 .net "a", 0 0, L_0x7fc308583040;  1 drivers
v0x7fc30815dbd0_0 .net "b", 0 0, L_0x7fc3085830e0;  1 drivers
v0x7fc30815dc70_0 .net "cin", 0 0, L_0x7fc308582a60;  1 drivers
v0x7fc30815b0f0_0 .net "cout", 0 0, L_0x7fc308582f00;  1 drivers
v0x7fc30815b180_0 .net "s", 0 0, L_0x7fc308582c50;  1 drivers
v0x7fc308159b70_0 .net "t1", 0 0, L_0x7fc308582600;  1 drivers
v0x7fc308157090_0 .net "t2", 0 0, L_0x7fc308582d40;  1 drivers
v0x7fc308157120_0 .net "t3", 0 0, L_0x7fc308582e50;  1 drivers
S_0x7fc30812e9d0 .scope generate, "loop[20]" "loop[20]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc30813b020 .param/l "i" 1 5 6, +C4<010100>;
S_0x7fc308151530 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30812e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308582b00 .functor XOR 1, L_0x7fc3085836c0, L_0x7fc308583180, C4<0>, C4<0>;
L_0x7fc308582b90 .functor XOR 1, L_0x7fc308582b00, L_0x7fc308583220, C4<0>, C4<0>;
L_0x7fc3085833c0 .functor AND 1, L_0x7fc3085836c0, L_0x7fc308583180, C4<1>, C4<1>;
L_0x7fc3085834f0 .functor AND 1, L_0x7fc308582b00, L_0x7fc308583220, C4<1>, C4<1>;
L_0x7fc3085835a0 .functor OR 1, L_0x7fc3085833c0, L_0x7fc3085834f0, C4<0>, C4<0>;
v0x7fc308111390_0 .net "a", 0 0, L_0x7fc3085836c0;  1 drivers
v0x7fc308111420_0 .net "b", 0 0, L_0x7fc308583180;  1 drivers
v0x7fc308110060_0 .net "cin", 0 0, L_0x7fc308583220;  1 drivers
v0x7fc3081100f0_0 .net "cout", 0 0, L_0x7fc3085835a0;  1 drivers
v0x7fc30810ead0_0 .net "s", 0 0, L_0x7fc308582b90;  1 drivers
v0x7fc30810eb60_0 .net "t1", 0 0, L_0x7fc308582b00;  1 drivers
v0x7fc30810d560_0 .net "t2", 0 0, L_0x7fc3085833c0;  1 drivers
v0x7fc30810d5f0_0 .net "t3", 0 0, L_0x7fc3085834f0;  1 drivers
S_0x7fc30814ffc0 .scope generate, "loop[21]" "loop[21]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc30810c040 .param/l "i" 1 5 6, +C4<010101>;
S_0x7fc30814ea30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30814ffc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085832c0 .functor XOR 1, L_0x7fc308583d10, L_0x7fc308583db0, C4<0>, C4<0>;
L_0x7fc308583960 .functor XOR 1, L_0x7fc3085832c0, L_0x7fc308583760, C4<0>, C4<0>;
L_0x7fc308583a10 .functor AND 1, L_0x7fc308583d10, L_0x7fc308583db0, C4<1>, C4<1>;
L_0x7fc308583b20 .functor AND 1, L_0x7fc3085832c0, L_0x7fc308583760, C4<1>, C4<1>;
L_0x7fc308583bf0 .functor OR 1, L_0x7fc308583a10, L_0x7fc308583b20, C4<0>, C4<0>;
v0x7fc3081054e0_0 .net "a", 0 0, L_0x7fc308583d10;  1 drivers
v0x7fc308105570_0 .net "b", 0 0, L_0x7fc308583db0;  1 drivers
v0x7fc3081040c0_0 .net "cin", 0 0, L_0x7fc308583760;  1 drivers
v0x7fc308104150_0 .net "cout", 0 0, L_0x7fc308583bf0;  1 drivers
v0x7fc308128360_0 .net "s", 0 0, L_0x7fc308583960;  1 drivers
v0x7fc3081283f0_0 .net "t1", 0 0, L_0x7fc3085832c0;  1 drivers
v0x7fc308126dd0_0 .net "t2", 0 0, L_0x7fc308583a10;  1 drivers
v0x7fc308126e60_0 .net "t3", 0 0, L_0x7fc308583b20;  1 drivers
S_0x7fc30814d4c0 .scope generate, "loop[22]" "loop[22]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081258e0 .param/l "i" 1 5 6, +C4<010110>;
S_0x7fc30814bf30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30814d4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308583800 .functor XOR 1, L_0x7fc308584180, L_0x7fc308583e50, C4<0>, C4<0>;
L_0x7fc308583870 .functor XOR 1, L_0x7fc308583800, L_0x7fc308583ef0, C4<0>, C4<0>;
L_0x7fc30857dae0 .functor AND 1, L_0x7fc308584180, L_0x7fc308583e50, C4<1>, C4<1>;
L_0x7fc30857dbf0 .functor AND 1, L_0x7fc308583800, L_0x7fc308583ef0, C4<1>, C4<1>;
L_0x7fc308584060 .functor OR 1, L_0x7fc30857dae0, L_0x7fc30857dbf0, C4<0>, C4<0>;
v0x7fc308122d60_0 .net "a", 0 0, L_0x7fc308584180;  1 drivers
v0x7fc308122df0_0 .net "b", 0 0, L_0x7fc308583e50;  1 drivers
v0x7fc3081217d0_0 .net "cin", 0 0, L_0x7fc308583ef0;  1 drivers
v0x7fc308121860_0 .net "cout", 0 0, L_0x7fc308584060;  1 drivers
v0x7fc308120260_0 .net "s", 0 0, L_0x7fc308583870;  1 drivers
v0x7fc3081202f0_0 .net "t1", 0 0, L_0x7fc308583800;  1 drivers
v0x7fc30811ecd0_0 .net "t2", 0 0, L_0x7fc30857dae0;  1 drivers
v0x7fc30811ed60_0 .net "t3", 0 0, L_0x7fc30857dbf0;  1 drivers
S_0x7fc30814a9c0 .scope generate, "loop[23]" "loop[23]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc30811d7f0 .param/l "i" 1 5 6, +C4<010111>;
S_0x7fc308149430 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30814a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308583f90 .functor XOR 1, L_0x7fc3085847c0, L_0x7fc308584860, C4<0>, C4<0>;
L_0x7fc308584450 .functor XOR 1, L_0x7fc308583f90, L_0x7fc308584220, C4<0>, C4<0>;
L_0x7fc3085844c0 .functor AND 1, L_0x7fc3085847c0, L_0x7fc308584860, C4<1>, C4<1>;
L_0x7fc3085845f0 .functor AND 1, L_0x7fc308583f90, L_0x7fc308584220, C4<1>, C4<1>;
L_0x7fc3085846a0 .functor OR 1, L_0x7fc3085844c0, L_0x7fc3085845f0, C4<0>, C4<0>;
v0x7fc30811ac60_0 .net "a", 0 0, L_0x7fc3085847c0;  1 drivers
v0x7fc30811acf0_0 .net "b", 0 0, L_0x7fc308584860;  1 drivers
v0x7fc3081196d0_0 .net "cin", 0 0, L_0x7fc308584220;  1 drivers
v0x7fc308119760_0 .net "cout", 0 0, L_0x7fc3085846a0;  1 drivers
v0x7fc308118160_0 .net "s", 0 0, L_0x7fc308584450;  1 drivers
v0x7fc3081181f0_0 .net "t1", 0 0, L_0x7fc308583f90;  1 drivers
v0x7fc308117f20_0 .net "t2", 0 0, L_0x7fc3085844c0;  1 drivers
v0x7fc308117fb0_0 .net "t3", 0 0, L_0x7fc3085845f0;  1 drivers
S_0x7fc308147ec0 .scope generate, "loop[24]" "loop[24]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308116c70 .param/l "i" 1 5 6, +C4<011000>;
S_0x7fc308146930 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308147ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085842c0 .functor XOR 1, L_0x7fc308584dd0, L_0x7fc308584900, C4<0>, C4<0>;
L_0x7fc308584330 .functor XOR 1, L_0x7fc3085842c0, L_0x7fc3085849a0, C4<0>, C4<0>;
L_0x7fc308584b40 .functor AND 1, L_0x7fc308584dd0, L_0x7fc308584900, C4<1>, C4<1>;
L_0x7fc308584c30 .functor AND 1, L_0x7fc3085842c0, L_0x7fc3085849a0, C4<1>, C4<1>;
L_0x7fc308584ce0 .functor OR 1, L_0x7fc308584b40, L_0x7fc308584c30, C4<0>, C4<0>;
v0x7fc3081140d0_0 .net "a", 0 0, L_0x7fc308584dd0;  1 drivers
v0x7fc308114160_0 .net "b", 0 0, L_0x7fc308584900;  1 drivers
v0x7fc308112b60_0 .net "cin", 0 0, L_0x7fc3085849a0;  1 drivers
v0x7fc308112bf0_0 .net "cout", 0 0, L_0x7fc308584ce0;  1 drivers
v0x7fc3081291a0_0 .net "s", 0 0, L_0x7fc308584330;  1 drivers
v0x7fc308129230_0 .net "t1", 0 0, L_0x7fc3085842c0;  1 drivers
v0x7fc308127c30_0 .net "t2", 0 0, L_0x7fc308584b40;  1 drivers
v0x7fc308127cc0_0 .net "t3", 0 0, L_0x7fc308584c30;  1 drivers
S_0x7fc3081453c0 .scope generate, "loop[25]" "loop[25]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081251e0 .param/l "i" 1 5 6, +C4<011001>;
S_0x7fc308143e30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081453c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308584a40 .functor XOR 1, L_0x7fc308585430, L_0x7fc3085854d0, C4<0>, C4<0>;
L_0x7fc308584ad0 .functor XOR 1, L_0x7fc308584a40, L_0x7fc308584e70, C4<0>, C4<0>;
L_0x7fc308585150 .functor AND 1, L_0x7fc308585430, L_0x7fc3085854d0, C4<1>, C4<1>;
L_0x7fc308585260 .functor AND 1, L_0x7fc308584a40, L_0x7fc308584e70, C4<1>, C4<1>;
L_0x7fc308585310 .functor OR 1, L_0x7fc308585150, L_0x7fc308585260, C4<0>, C4<0>;
v0x7fc30811fb30_0 .net "a", 0 0, L_0x7fc308585430;  1 drivers
v0x7fc30811fbc0_0 .net "b", 0 0, L_0x7fc3085854d0;  1 drivers
v0x7fc30811d030_0 .net "cin", 0 0, L_0x7fc308584e70;  1 drivers
v0x7fc30811d0c0_0 .net "cout", 0 0, L_0x7fc308585310;  1 drivers
v0x7fc30811a530_0 .net "s", 0 0, L_0x7fc308584ad0;  1 drivers
v0x7fc308117a30_0 .net "t1", 0 0, L_0x7fc308584a40;  1 drivers
v0x7fc308117ac0_0 .net "t2", 0 0, L_0x7fc308585150;  1 drivers
v0x7fc308114f30_0 .net "t3", 0 0, L_0x7fc308585260;  1 drivers
S_0x7fc3081428c0 .scope generate, "loop[26]" "loop[26]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308115010 .param/l "i" 1 5 6, +C4<011010>;
S_0x7fc308141330 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081428c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308584f10 .functor XOR 1, L_0x7fc308585a80, L_0x7fc308585570, C4<0>, C4<0>;
L_0x7fc308584f80 .functor XOR 1, L_0x7fc308584f10, L_0x7fc308585610, C4<0>, C4<0>;
L_0x7fc3085857e0 .functor AND 1, L_0x7fc308585a80, L_0x7fc308585570, C4<1>, C4<1>;
L_0x7fc308585890 .functor AND 1, L_0x7fc308584f10, L_0x7fc308585610, C4<1>, C4<1>;
L_0x7fc308585960 .functor OR 1, L_0x7fc3085857e0, L_0x7fc308585890, C4<0>, C4<0>;
v0x7fc30810f930_0 .net "a", 0 0, L_0x7fc308585a80;  1 drivers
v0x7fc30810f9c0_0 .net "b", 0 0, L_0x7fc308585570;  1 drivers
v0x7fc30810ce30_0 .net "cin", 0 0, L_0x7fc308585610;  1 drivers
v0x7fc30810cec0_0 .net "cout", 0 0, L_0x7fc308585960;  1 drivers
v0x7fc30810a350_0 .net "s", 0 0, L_0x7fc308584f80;  1 drivers
v0x7fc308108d90_0 .net "t1", 0 0, L_0x7fc308584f10;  1 drivers
v0x7fc308108e20_0 .net "t2", 0 0, L_0x7fc3085857e0;  1 drivers
v0x7fc308139c70_0 .net "t3", 0 0, L_0x7fc308585890;  1 drivers
S_0x7fc30813fdc0 .scope generate, "loop[27]" "loop[27]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308139d50 .param/l "i" 1 5 6, +C4<011011>;
S_0x7fc30813e830 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30813fdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085856b0 .functor XOR 1, L_0x7fc3085860c0, L_0x7fc308586160, C4<0>, C4<0>;
L_0x7fc308585720 .functor XOR 1, L_0x7fc3085856b0, L_0x7fc308585b20, C4<0>, C4<0>;
L_0x7fc308585df0 .functor AND 1, L_0x7fc3085860c0, L_0x7fc308586160, C4<1>, C4<1>;
L_0x7fc308585f20 .functor AND 1, L_0x7fc3085856b0, L_0x7fc308585b20, C4<1>, C4<1>;
L_0x7fc308585fd0 .functor OR 1, L_0x7fc308585df0, L_0x7fc308585f20, C4<0>, C4<0>;
v0x7fc308137170_0 .net "a", 0 0, L_0x7fc3085860c0;  1 drivers
v0x7fc308137200_0 .net "b", 0 0, L_0x7fc308586160;  1 drivers
v0x7fc308135c00_0 .net "cin", 0 0, L_0x7fc308585b20;  1 drivers
v0x7fc308135c90_0 .net "cout", 0 0, L_0x7fc308585fd0;  1 drivers
v0x7fc308134670_0 .net "s", 0 0, L_0x7fc308585720;  1 drivers
v0x7fc308133100_0 .net "t1", 0 0, L_0x7fc3085856b0;  1 drivers
v0x7fc308133190_0 .net "t2", 0 0, L_0x7fc308585df0;  1 drivers
v0x7fc308150a00_0 .net "t3", 0 0, L_0x7fc308585f20;  1 drivers
S_0x7fc30813d2c0 .scope generate, "loop[28]" "loop[28]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308150ae0 .param/l "i" 1 5 6, +C4<011100>;
S_0x7fc30813bd30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30813d2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308585bc0 .functor XOR 1, L_0x7fc308586710, L_0x7fc3085867b0, C4<0>, C4<0>;
L_0x7fc308585c50 .functor XOR 1, L_0x7fc308585bc0, L_0x7fc308586850, C4<0>, C4<0>;
L_0x7fc308585d40 .functor AND 1, L_0x7fc308586710, L_0x7fc3085867b0, C4<1>, C4<1>;
L_0x7fc308586540 .functor AND 1, L_0x7fc308585bc0, L_0x7fc308586850, C4<1>, C4<1>;
L_0x7fc3085865f0 .functor OR 1, L_0x7fc308585d40, L_0x7fc308586540, C4<0>, C4<0>;
v0x7fc30814df00_0 .net "a", 0 0, L_0x7fc308586710;  1 drivers
v0x7fc30814df90_0 .net "b", 0 0, L_0x7fc3085867b0;  1 drivers
v0x7fc30814c970_0 .net "cin", 0 0, L_0x7fc308586850;  1 drivers
v0x7fc30814ca00_0 .net "cout", 0 0, L_0x7fc3085865f0;  1 drivers
v0x7fc30814b400_0 .net "s", 0 0, L_0x7fc308585c50;  1 drivers
v0x7fc308149e70_0 .net "t1", 0 0, L_0x7fc308585bc0;  1 drivers
v0x7fc308149f00_0 .net "t2", 0 0, L_0x7fc308585d40;  1 drivers
v0x7fc308148900_0 .net "t3", 0 0, L_0x7fc308586540;  1 drivers
S_0x7fc30813a7c0 .scope generate, "loop[29]" "loop[29]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc3081489f0 .param/l "i" 1 5 6, +C4<011101>;
S_0x7fc308139230 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30813a7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085868f0 .functor XOR 1, L_0x7fc308586d90, L_0x7fc308586e30, C4<0>, C4<0>;
L_0x7fc308586980 .functor XOR 1, L_0x7fc3085868f0, L_0x7fc308586200, C4<0>, C4<0>;
L_0x7fc308586a70 .functor AND 1, L_0x7fc308586d90, L_0x7fc308586e30, C4<1>, C4<1>;
L_0x7fc308586ba0 .functor AND 1, L_0x7fc3085868f0, L_0x7fc308586200, C4<1>, C4<1>;
L_0x7fc308586c70 .functor OR 1, L_0x7fc308586a70, L_0x7fc308586ba0, C4<0>, C4<0>;
v0x7fc308145e00_0 .net "a", 0 0, L_0x7fc308586d90;  1 drivers
v0x7fc308145ea0_0 .net "b", 0 0, L_0x7fc308586e30;  1 drivers
v0x7fc308144870_0 .net "cin", 0 0, L_0x7fc308586200;  1 drivers
v0x7fc308144900_0 .net "cout", 0 0, L_0x7fc308586c70;  1 drivers
v0x7fc308143300_0 .net "s", 0 0, L_0x7fc308586980;  1 drivers
v0x7fc308141d70_0 .net "t1", 0 0, L_0x7fc3085868f0;  1 drivers
v0x7fc308141e00_0 .net "t2", 0 0, L_0x7fc308586a70;  1 drivers
v0x7fc308140800_0 .net "t3", 0 0, L_0x7fc308586ba0;  1 drivers
S_0x7fc308137cc0 .scope generate, "loop[30]" "loop[30]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc308140900 .param/l "i" 1 5 6, +C4<011110>;
S_0x7fc308136730 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308137cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085862a0 .functor XOR 1, L_0x7fc3085873c0, L_0x7fc308586ed0, C4<0>, C4<0>;
L_0x7fc308586310 .functor XOR 1, L_0x7fc3085862a0, L_0x7fc308586f70, C4<0>, C4<0>;
L_0x7fc308586400 .functor AND 1, L_0x7fc3085873c0, L_0x7fc308586ed0, C4<1>, C4<1>;
L_0x7fc308587220 .functor AND 1, L_0x7fc3085862a0, L_0x7fc308586f70, C4<1>, C4<1>;
L_0x7fc3085872d0 .functor OR 1, L_0x7fc308586400, L_0x7fc308587220, C4<0>, C4<0>;
v0x7fc30813dd80_0 .net "a", 0 0, L_0x7fc3085873c0;  1 drivers
v0x7fc30813c770_0 .net "b", 0 0, L_0x7fc308586ed0;  1 drivers
v0x7fc30813c800_0 .net "cin", 0 0, L_0x7fc308586f70;  1 drivers
v0x7fc30813b200_0 .net "cout", 0 0, L_0x7fc3085872d0;  1 drivers
v0x7fc30813b290_0 .net "s", 0 0, L_0x7fc308586310;  1 drivers
v0x7fc308151840_0 .net "t1", 0 0, L_0x7fc3085862a0;  1 drivers
v0x7fc3081518d0_0 .net "t2", 0 0, L_0x7fc308586400;  1 drivers
v0x7fc3081502d0_0 .net "t3", 0 0, L_0x7fc308587220;  1 drivers
S_0x7fc3081351c0 .scope generate, "loop[31]" "loop[31]" 5 6, 5 6 0, S_0x7fc3081588f0;
 .timescale -9 -12;
P_0x7fc30814d7d0 .param/l "i" 1 5 6, +C4<011111>;
S_0x7fc308133c30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081351c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308587010 .functor XOR 1, L_0x7fc308587a20, L_0x7fc308587ac0, C4<0>, C4<0>;
L_0x7fc3085870a0 .functor XOR 1, L_0x7fc308587010, L_0x7fc308587460, C4<0>, C4<0>;
L_0x7fc308587750 .functor AND 1, L_0x7fc308587a20, L_0x7fc308587ac0, C4<1>, C4<1>;
L_0x7fc308587880 .functor AND 1, L_0x7fc308587010, L_0x7fc308587460, C4<1>, C4<1>;
L_0x7fc308587930 .functor OR 1, L_0x7fc308587750, L_0x7fc308587880, C4<0>, C4<0>;
v0x7fc30814ad50_0 .net "a", 0 0, L_0x7fc308587a20;  1 drivers
v0x7fc3081481d0_0 .net "b", 0 0, L_0x7fc308587ac0;  1 drivers
v0x7fc308148260_0 .net "cin", 0 0, L_0x7fc308587460;  1 drivers
v0x7fc3081456d0_0 .net "cout", 0 0, L_0x7fc308587930;  1 drivers
v0x7fc308145760_0 .net "s", 0 0, L_0x7fc3085870a0;  1 drivers
v0x7fc308142bd0_0 .net "t1", 0 0, L_0x7fc308587010;  1 drivers
v0x7fc308142c60_0 .net "t2", 0 0, L_0x7fc308587750;  1 drivers
v0x7fc3081400d0_0 .net "t3", 0 0, L_0x7fc308587880;  1 drivers
S_0x7fc3081326c0 .scope generate, "sel[0]" "sel[0]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc308132a20 .param/l "i" 1 8 9, +C4<00>;
L_0x7fc3085662e0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc30812fee0_0 .net *"_ivl_0", 0 0, L_0x7fc3085662e0;  1 drivers
v0x7fc30812ff70_0 .net *"_ivl_2", 0 0, L_0x7fc308566390;  1 drivers
v0x7fc30812d440_0 .net *"_ivl_3", 0 0, L_0x7fc308566430;  1 drivers
v0x7fc30812d4d0_0 .net *"_ivl_4", 0 0, L_0x7fc3085670b0;  1 drivers
L_0x7fc3085670b0 .functor MUXZ 1, L_0x7fc308566430, L_0x7fc308566390, L_0x7fc3085662e0, C4<>;
S_0x7fc308131740 .scope generate, "sel[1]" "sel[1]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3080fe2b0 .param/l "i" 1 8 9, +C4<01>;
L_0x7fc3085671d0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080fe340_0 .net *"_ivl_0", 0 0, L_0x7fc3085671d0;  1 drivers
v0x7fc3080fd200_0 .net *"_ivl_2", 0 0, L_0x7fc308567240;  1 drivers
v0x7fc308091b50_0 .net *"_ivl_3", 0 0, L_0x7fc308567360;  1 drivers
v0x7fc308091be0_0 .net *"_ivl_4", 0 0, L_0x7fc308567480;  1 drivers
L_0x7fc308567480 .functor MUXZ 1, L_0x7fc308567360, L_0x7fc308567240, L_0x7fc3085671d0, C4<>;
S_0x7fc3081301d0 .scope generate, "sel[2]" "sel[2]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc308093090 .param/l "i" 1 8 9, +C4<010>;
L_0x7fc308567560 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc308093130_0 .net *"_ivl_0", 0 0, L_0x7fc308567560;  1 drivers
v0x7fc3080b9d90_0 .net *"_ivl_2", 0 0, L_0x7fc308567650;  1 drivers
v0x7fc3080b9e40_0 .net *"_ivl_3", 0 0, L_0x7fc3085676f0;  1 drivers
v0x7fc308090140_0 .net *"_ivl_4", 0 0, L_0x7fc308567790;  1 drivers
L_0x7fc308567790 .functor MUXZ 1, L_0x7fc3085676f0, L_0x7fc308567650, L_0x7fc308567560, C4<>;
S_0x7fc30812fc00 .scope generate, "sel[3]" "sel[3]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc30808d6c0 .param/l "i" 1 8 9, +C4<011>;
L_0x7fc3085678b0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc30808d740_0 .net *"_ivl_0", 0 0, L_0x7fc3085678b0;  1 drivers
v0x7fc30819cbf0_0 .net *"_ivl_2", 0 0, L_0x7fc308567920;  1 drivers
v0x7fc30819cca0_0 .net *"_ivl_3", 0 0, L_0x7fc308567a00;  1 drivers
v0x7fc30819e150_0 .net *"_ivl_4", 0 0, L_0x7fc308567aa0;  1 drivers
L_0x7fc308567aa0 .functor MUXZ 1, L_0x7fc308567a00, L_0x7fc308567920, L_0x7fc3085678b0, C4<>;
S_0x7fc30812eca0 .scope generate, "sel[4]" "sel[4]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081dd580 .param/l "i" 1 8 9, +C4<0100>;
L_0x7fc308567c00 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081dd600_0 .net *"_ivl_0", 0 0, L_0x7fc308567c00;  1 drivers
v0x7fc3081c4e30_0 .net *"_ivl_2", 0 0, L_0x7fc308567c70;  1 drivers
v0x7fc3081c4ec0_0 .net *"_ivl_3", 0 0, L_0x7fc308567d60;  1 drivers
v0x7fc30819b1c0_0 .net *"_ivl_4", 0 0, L_0x7fc308567e00;  1 drivers
L_0x7fc308567e00 .functor MUXZ 1, L_0x7fc308567d60, L_0x7fc308567c70, L_0x7fc308567c00, C4<>;
S_0x7fc30812d730 .scope generate, "sel[5]" "sel[5]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc30819b2d0 .param/l "i" 1 8 9, +C4<0101>;
L_0x7fc308567f20 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc308198780_0 .net *"_ivl_0", 0 0, L_0x7fc308567f20;  1 drivers
v0x7fc30812d910_0 .net *"_ivl_2", 0 0, L_0x7fc308567f90;  1 drivers
v0x7fc30812d9a0_0 .net *"_ivl_3", 0 0, L_0x7fc308568190;  1 drivers
v0x7fc308139a30_0 .net *"_ivl_4", 0 0, L_0x7fc308568330;  1 drivers
L_0x7fc308568330 .functor MUXZ 1, L_0x7fc308568190, L_0x7fc308567f90, L_0x7fc308567f20, C4<>;
S_0x7fc30812d160 .scope generate, "sel[6]" "sel[6]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc308139b20 .param/l "i" 1 8 9, +C4<0110>;
L_0x7fc3085672e0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc308154630_0 .net *"_ivl_0", 0 0, L_0x7fc3085672e0;  1 drivers
v0x7fc30812acc0_0 .net *"_ivl_2", 0 0, L_0x7fc3085684d0;  1 drivers
v0x7fc30812ad50_0 .net *"_ivl_3", 0 0, L_0x7fc308568570;  1 drivers
v0x7fc3080a4670_0 .net *"_ivl_4", 0 0, L_0x7fc308568610;  1 drivers
L_0x7fc308568610 .functor MUXZ 1, L_0x7fc308568570, L_0x7fc3085684d0, L_0x7fc3085672e0, C4<>;
S_0x7fc30812c1f0 .scope generate, "sel[7]" "sel[7]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc30808d680 .param/l "i" 1 8 9, +C4<0111>;
L_0x7fc308568730 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080c0c30_0 .net *"_ivl_0", 0 0, L_0x7fc308568730;  1 drivers
v0x7fc3080c36e0_0 .net *"_ivl_2", 0 0, L_0x7fc3085687a0;  1 drivers
v0x7fc3080c3770_0 .net *"_ivl_3", 0 0, L_0x7fc308568840;  1 drivers
v0x7fc3080c7770_0 .net *"_ivl_4", 0 0, L_0x7fc3085688e0;  1 drivers
L_0x7fc3085688e0 .functor MUXZ 1, L_0x7fc308568840, L_0x7fc3085687a0, L_0x7fc308568730, C4<>;
S_0x7fc3080ff800 .scope generate, "sel[8]" "sel[8]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3080c7850 .param/l "i" 1 8 9, +C4<01000>;
L_0x7fc308568a40 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080ccd70_0 .net *"_ivl_0", 0 0, L_0x7fc308568a40;  1 drivers
v0x7fc3080cce30_0 .net *"_ivl_2", 0 0, L_0x7fc308568ab0;  1 drivers
v0x7fc308099a70_0 .net *"_ivl_3", 0 0, L_0x7fc308568be0;  1 drivers
v0x7fc308099b20_0 .net *"_ivl_4", 0 0, L_0x7fc308568c80;  1 drivers
L_0x7fc308568c80 .functor MUXZ 1, L_0x7fc308568be0, L_0x7fc308568ab0, L_0x7fc308568a40, C4<>;
S_0x7fc30808ec00 .scope generate, "sel[9]" "sel[9]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3080d8f30 .param/l "i" 1 8 9, +C4<01001>;
L_0x7fc308568d60 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080d0de0_0 .net *"_ivl_0", 0 0, L_0x7fc308568d60;  1 drivers
v0x7fc3080d0e70_0 .net *"_ivl_2", 0 0, L_0x7fc308568dd0;  1 drivers
v0x7fc3080da470_0 .net *"_ivl_3", 0 0, L_0x7fc308568f10;  1 drivers
v0x7fc3080da500_0 .net *"_ivl_4", 0 0, L_0x7fc308568fb0;  1 drivers
L_0x7fc308568fb0 .functor MUXZ 1, L_0x7fc308568f10, L_0x7fc308568dd0, L_0x7fc308568d60, C4<>;
S_0x7fc308199ca0 .scope generate, "sel[10]" "sel[10]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3080d0f00 .param/l "i" 1 8 9, +C4<01010>;
L_0x7fc308569090 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080d4f10_0 .net *"_ivl_0", 0 0, L_0x7fc308569090;  1 drivers
v0x7fc3080b07e0_0 .net *"_ivl_2", 0 0, L_0x7fc308569100;  1 drivers
v0x7fc3080b0880_0 .net *"_ivl_3", 0 0, L_0x7fc308568e70;  1 drivers
v0x7fc3080a86e0_0 .net *"_ivl_4", 0 0, L_0x7fc308569250;  1 drivers
L_0x7fc308569250 .functor MUXZ 1, L_0x7fc308568e70, L_0x7fc308569100, L_0x7fc308569090, C4<>;
S_0x7fc30812bf20 .scope generate, "sel[11]" "sel[11]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3080a87d0 .param/l "i" 1 8 9, +C4<01011>;
L_0x7fc3085693b0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080b1db0_0 .net *"_ivl_0", 0 0, L_0x7fc3085693b0;  1 drivers
v0x7fc3081ca710_0 .net *"_ivl_2", 0 0, L_0x7fc308569420;  1 drivers
v0x7fc3081ca7a0_0 .net *"_ivl_3", 0 0, L_0x7fc308569580;  1 drivers
v0x7fc3081af710_0 .net *"_ivl_4", 0 0, L_0x7fc3085691a0;  1 drivers
L_0x7fc3085691a0 .functor MUXZ 1, L_0x7fc308569580, L_0x7fc308569420, L_0x7fc3085693b0, C4<>;
S_0x7fc3080c5e70 .scope generate, "sel[12]" "sel[12]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081af7a0 .param/l "i" 1 8 9, +C4<01100>;
L_0x7fc3085696e0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081cbc80_0 .net *"_ivl_0", 0 0, L_0x7fc3085696e0;  1 drivers
v0x7fc3081cbd10_0 .net *"_ivl_2", 0 0, L_0x7fc308569750;  1 drivers
v0x7fc3081e3f80_0 .net *"_ivl_3", 0 0, L_0x7fc3085698c0;  1 drivers
v0x7fc3081e4010_0 .net *"_ivl_4", 0 0, L_0x7fc3085694c0;  1 drivers
L_0x7fc3085694c0 .functor MUXZ 1, L_0x7fc3085698c0, L_0x7fc308569750, L_0x7fc3085696e0, C4<>;
S_0x7fc3080c3370 .scope generate, "sel[13]" "sel[13]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081dbed0 .param/l "i" 1 8 9, +C4<01101>;
L_0x7fc308569a20 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081dbf50_0 .net *"_ivl_0", 0 0, L_0x7fc308569a20;  1 drivers
v0x7fc3081bb8a0_0 .net *"_ivl_2", 0 0, L_0x7fc308569a90;  1 drivers
v0x7fc3081bb940_0 .net *"_ivl_3", 0 0, L_0x7fc308569d30;  1 drivers
v0x7fc3081b37a0_0 .net *"_ivl_4", 0 0, L_0x7fc3085697f0;  1 drivers
L_0x7fc3085697f0 .functor MUXZ 1, L_0x7fc308569d30, L_0x7fc308569a90, L_0x7fc308569a20, C4<>;
S_0x7fc3080c0870 .scope generate, "sel[14]" "sel[14]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081b3890 .param/l "i" 1 8 9, +C4<01110>;
L_0x7fc308569fd0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081bce70_0 .net *"_ivl_0", 0 0, L_0x7fc308569fd0;  1 drivers
v0x7fc3081398b0_0 .net *"_ivl_2", 0 0, L_0x7fc3085683d0;  1 drivers
v0x7fc308139940_0 .net *"_ivl_3", 0 0, L_0x7fc30856a240;  1 drivers
v0x7fc30815df40_0 .net *"_ivl_4", 0 0, L_0x7fc30856a2e0;  1 drivers
L_0x7fc30856a2e0 .functor MUXZ 1, L_0x7fc30856a240, L_0x7fc3085683d0, L_0x7fc308569fd0, C4<>;
S_0x7fc3080db670 .scope generate, "sel[15]" "sel[15]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081bcf30 .param/l "i" 1 8 9, +C4<01111>;
L_0x7fc30856a3c0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081675b0_0 .net *"_ivl_0", 0 0, L_0x7fc30856a3c0;  1 drivers
v0x7fc308167640_0 .net *"_ivl_2", 0 0, L_0x7fc30856a430;  1 drivers
v0x7fc308174cb0_0 .net *"_ivl_3", 0 0, L_0x7fc30856a4d0;  1 drivers
v0x7fc308174d40_0 .net *"_ivl_4", 0 0, L_0x7fc30856a570;  1 drivers
L_0x7fc30856a570 .functor MUXZ 1, L_0x7fc30856a4d0, L_0x7fc30856a430, L_0x7fc30856a3c0, C4<>;
S_0x7fc3080d8b70 .scope generate, "sel[16]" "sel[16]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc30815e020 .param/l "i" 1 8 9, +C4<010000>;
L_0x7fc30856a6d0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc30816cbb0_0 .net *"_ivl_0", 0 0, L_0x7fc30856a6d0;  1 drivers
v0x7fc30816cc60_0 .net *"_ivl_2", 0 0, L_0x7fc30856a740;  1 drivers
v0x7fc308176240_0 .net *"_ivl_3", 0 0, L_0x7fc308568030;  1 drivers
v0x7fc3081762e0_0 .net *"_ivl_4", 0 0, L_0x7fc30856a8f0;  1 drivers
L_0x7fc30856a8f0 .functor MUXZ 1, L_0x7fc308568030, L_0x7fc30856a740, L_0x7fc30856a6d0, C4<>;
S_0x7fc3080d6070 .scope generate, "sel[17]" "sel[17]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc308170c90 .param/l "i" 1 8 9, +C4<010001>;
L_0x7fc30856aa10 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc308116810_0 .net *"_ivl_0", 0 0, L_0x7fc30856aa10;  1 drivers
v0x7fc3081168a0_0 .net *"_ivl_2", 0 0, L_0x7fc30856aa80;  1 drivers
v0x7fc30811be10_0 .net *"_ivl_3", 0 0, L_0x7fc30856a7e0;  1 drivers
v0x7fc30811bea0_0 .net *"_ivl_4", 0 0, L_0x7fc30856ac40;  1 drivers
L_0x7fc30856ac40 .functor MUXZ 1, L_0x7fc30856a7e0, L_0x7fc30856aa80, L_0x7fc30856aa10, C4<>;
S_0x7fc3080d3570 .scope generate, "sel[18]" "sel[18]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc30811d3a0 .param/l "i" 1 8 9, +C4<010010>;
L_0x7fc30856ad60 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc30811d420_0 .net *"_ivl_0", 0 0, L_0x7fc30856ad60;  1 drivers
v0x7fc30811e910_0 .net *"_ivl_2", 0 0, L_0x7fc30856add0;  1 drivers
v0x7fc30811e9a0_0 .net *"_ivl_3", 0 0, L_0x7fc30856ab20;  1 drivers
v0x7fc308126a10_0 .net *"_ivl_4", 0 0, L_0x7fc30856afa0;  1 drivers
L_0x7fc30856afa0 .functor MUXZ 1, L_0x7fc30856ab20, L_0x7fc30856add0, L_0x7fc30856ad60, C4<>;
S_0x7fc3080d0a70 .scope generate, "sel[19]" "sel[19]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc308126af0 .param/l "i" 1 8 9, +C4<010011>;
L_0x7fc30856b080 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc30814c5b0_0 .net *"_ivl_0", 0 0, L_0x7fc30856b080;  1 drivers
v0x7fc30814c670_0 .net *"_ivl_2", 0 0, L_0x7fc30856b0f0;  1 drivers
v0x7fc3081444b0_0 .net *"_ivl_3", 0 0, L_0x7fc30856ae70;  1 drivers
v0x7fc308144560_0 .net *"_ivl_4", 0 0, L_0x7fc30856b2d0;  1 drivers
L_0x7fc30856b2d0 .functor MUXZ 1, L_0x7fc30856ae70, L_0x7fc30856b0f0, L_0x7fc30856b080, C4<>;
S_0x7fc3080cdf70 .scope generate, "sel[20]" "sel[20]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc30814db90 .param/l "i" 1 8 9, +C4<010100>;
L_0x7fc30856b3b0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc308148540_0 .net *"_ivl_0", 0 0, L_0x7fc30856b3b0;  1 drivers
v0x7fc3081485d0_0 .net *"_ivl_2", 0 0, L_0x7fc30856b420;  1 drivers
v0x7fc3080cb470_0 .net *"_ivl_3", 0 0, L_0x7fc30856b190;  1 drivers
v0x7fc3080cb500_0 .net *"_ivl_4", 0 0, L_0x7fc30856b230;  1 drivers
L_0x7fc30856b230 .functor MUXZ 1, L_0x7fc30856b190, L_0x7fc30856b420, L_0x7fc30856b3b0, C4<>;
S_0x7fc3080c8970 .scope generate, "sel[21]" "sel[21]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc30809d770 .param/l "i" 1 8 9, +C4<010101>;
L_0x7fc30856b6d0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc30809d7f0_0 .net *"_ivl_0", 0 0, L_0x7fc30856b6d0;  1 drivers
v0x7fc30809ac70_0 .net *"_ivl_2", 0 0, L_0x7fc30856b740;  1 drivers
v0x7fc30809ad00_0 .net *"_ivl_3", 0 0, L_0x7fc30856b4c0;  1 drivers
v0x7fc308098170_0 .net *"_ivl_4", 0 0, L_0x7fc30856b560;  1 drivers
L_0x7fc30856b560 .functor MUXZ 1, L_0x7fc30856b4c0, L_0x7fc30856b740, L_0x7fc30856b6d0, C4<>;
S_0x7fc3080b2f70 .scope generate, "sel[22]" "sel[22]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc308098200 .param/l "i" 1 8 9, +C4<010110>;
L_0x7fc30856ba00 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080b0470_0 .net *"_ivl_0", 0 0, L_0x7fc30856ba00;  1 drivers
v0x7fc3080b0500_0 .net *"_ivl_2", 0 0, L_0x7fc30856ba70;  1 drivers
v0x7fc3080ad970_0 .net *"_ivl_3", 0 0, L_0x7fc30856b7e0;  1 drivers
v0x7fc3080ada00_0 .net *"_ivl_4", 0 0, L_0x7fc30856b880;  1 drivers
L_0x7fc30856b880 .functor MUXZ 1, L_0x7fc30856b7e0, L_0x7fc30856ba70, L_0x7fc30856ba00, C4<>;
S_0x7fc3080aae70 .scope generate, "sel[23]" "sel[23]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc308098280 .param/l "i" 1 8 9, +C4<010111>;
L_0x7fc30856bd40 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080a8370_0 .net *"_ivl_0", 0 0, L_0x7fc30856bd40;  1 drivers
v0x7fc3080a8410_0 .net *"_ivl_2", 0 0, L_0x7fc30856bdb0;  1 drivers
v0x7fc3080a5870_0 .net *"_ivl_3", 0 0, L_0x7fc30856bb10;  1 drivers
v0x7fc3080a5900_0 .net *"_ivl_4", 0 0, L_0x7fc30856bbb0;  1 drivers
L_0x7fc30856bbb0 .functor MUXZ 1, L_0x7fc30856bb10, L_0x7fc30856bdb0, L_0x7fc30856bd40, C4<>;
S_0x7fc3080a2d70 .scope generate, "sel[24]" "sel[24]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3080a0270 .param/l "i" 1 8 9, +C4<011000>;
L_0x7fc30856c090 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3080a02f0_0 .net *"_ivl_0", 0 0, L_0x7fc30856c090;  1 drivers
v0x7fc3081d0f10_0 .net *"_ivl_2", 0 0, L_0x7fc30856c100;  1 drivers
v0x7fc3081d0fa0_0 .net *"_ivl_3", 0 0, L_0x7fc30856be50;  1 drivers
v0x7fc3081ce410_0 .net *"_ivl_4", 0 0, L_0x7fc30856bef0;  1 drivers
L_0x7fc30856bef0 .functor MUXZ 1, L_0x7fc30856be50, L_0x7fc30856c100, L_0x7fc30856c090, C4<>;
S_0x7fc3081cb910 .scope generate, "sel[25]" "sel[25]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081ce4a0 .param/l "i" 1 8 9, +C4<011001>;
L_0x7fc30856c3b0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081e6710_0 .net *"_ivl_0", 0 0, L_0x7fc30856c3b0;  1 drivers
v0x7fc3081e67a0_0 .net *"_ivl_2", 0 0, L_0x7fc30856c420;  1 drivers
v0x7fc3081e3c10_0 .net *"_ivl_3", 0 0, L_0x7fc30856c1a0;  1 drivers
v0x7fc3081e3ca0_0 .net *"_ivl_4", 0 0, L_0x7fc30856c240;  1 drivers
L_0x7fc30856c240 .functor MUXZ 1, L_0x7fc30856c1a0, L_0x7fc30856c420, L_0x7fc30856c3b0, C4<>;
S_0x7fc3081e1110 .scope generate, "sel[26]" "sel[26]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081e6830 .param/l "i" 1 8 9, +C4<011010>;
L_0x7fc30856c6e0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081de650_0 .net *"_ivl_0", 0 0, L_0x7fc30856c6e0;  1 drivers
v0x7fc3081de6e0_0 .net *"_ivl_2", 0 0, L_0x7fc30856c750;  1 drivers
v0x7fc3081dbb10_0 .net *"_ivl_3", 0 0, L_0x7fc30856c4c0;  1 drivers
v0x7fc3081dbba0_0 .net *"_ivl_4", 0 0, L_0x7fc30856c560;  1 drivers
L_0x7fc30856c560 .functor MUXZ 1, L_0x7fc30856c4c0, L_0x7fc30856c750, L_0x7fc30856c6e0, C4<>;
S_0x7fc3081d9010 .scope generate, "sel[27]" "sel[27]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081d6510 .param/l "i" 1 8 9, +C4<011011>;
L_0x7fc30856ca20 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081d65a0_0 .net *"_ivl_0", 0 0, L_0x7fc30856ca20;  1 drivers
v0x7fc3081d3a10_0 .net *"_ivl_2", 0 0, L_0x7fc30856ca90;  1 drivers
v0x7fc3081d3aa0_0 .net *"_ivl_3", 0 0, L_0x7fc30856c7f0;  1 drivers
v0x7fc3081e9210_0 .net *"_ivl_4", 0 0, L_0x7fc30856c890;  1 drivers
L_0x7fc30856c890 .functor MUXZ 1, L_0x7fc30856c7f0, L_0x7fc30856ca90, L_0x7fc30856ca20, C4<>;
S_0x7fc3081a8810 .scope generate, "sel[28]" "sel[28]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081e92a0 .param/l "i" 1 8 9, +C4<011100>;
L_0x7fc30856cd70 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081a5d10_0 .net *"_ivl_0", 0 0, L_0x7fc30856cd70;  1 drivers
v0x7fc3081a5da0_0 .net *"_ivl_2", 0 0, L_0x7fc30856cde0;  1 drivers
v0x7fc3081a3210_0 .net *"_ivl_3", 0 0, L_0x7fc30856cb30;  1 drivers
v0x7fc3081a32a0_0 .net *"_ivl_4", 0 0, L_0x7fc30856cbd0;  1 drivers
L_0x7fc30856cbd0 .functor MUXZ 1, L_0x7fc30856cb30, L_0x7fc30856cde0, L_0x7fc30856cd70, C4<>;
S_0x7fc3081be010 .scope generate, "sel[29]" "sel[29]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081a5e30 .param/l "i" 1 8 9, +C4<011101>;
L_0x7fc30856d090 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081bb550_0 .net *"_ivl_0", 0 0, L_0x7fc30856d090;  1 drivers
v0x7fc3081bb5f0_0 .net *"_ivl_2", 0 0, L_0x7fc30856d100;  1 drivers
v0x7fc3081b8a10_0 .net *"_ivl_3", 0 0, L_0x7fc30856ce80;  1 drivers
v0x7fc3081b8ab0_0 .net *"_ivl_4", 0 0, L_0x7fc30856cf20;  1 drivers
L_0x7fc30856cf20 .functor MUXZ 1, L_0x7fc30856ce80, L_0x7fc30856d100, L_0x7fc30856d090, C4<>;
S_0x7fc3081b5f10 .scope generate, "sel[30]" "sel[30]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081b8b60 .param/l "i" 1 8 9, +C4<011110>;
L_0x7fc308569e10 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc3081b34c0_0 .net *"_ivl_0", 0 0, L_0x7fc308569e10;  1 drivers
v0x7fc3081b0910_0 .net *"_ivl_2", 0 0, L_0x7fc308569e80;  1 drivers
v0x7fc3081b09a0_0 .net *"_ivl_3", 0 0, L_0x7fc308569f20;  1 drivers
v0x7fc3081ade10_0 .net *"_ivl_4", 0 0, L_0x7fc308569b30;  1 drivers
L_0x7fc308569b30 .functor MUXZ 1, L_0x7fc308569f20, L_0x7fc308569e80, L_0x7fc308569e10, C4<>;
S_0x7fc3081ab310 .scope generate, "sel[31]" "sel[31]" 8 9, 8 9 0, S_0x7fc308159850;
 .timescale -9 -12;
P_0x7fc3081b0a60 .param/l "i" 1 8 9, +C4<011111>;
L_0x7fc30856dad0 .functor NOT 1, L_0x7fc30857ad00, C4<0>, C4<0>, C4<0>;
v0x7fc308161fb0_0 .net *"_ivl_0", 0 0, L_0x7fc30856dad0;  1 drivers
v0x7fc308161c40_0 .net *"_ivl_2", 0 0, L_0x7fc30856db40;  1 drivers
v0x7fc308161cd0_0 .net *"_ivl_3", 0 0, L_0x7fc30856dbe0;  1 drivers
v0x7fc30815f140_0 .net *"_ivl_4", 0 0, L_0x7fc30856a040;  1 drivers
L_0x7fc30856a040 .functor MUXZ 1, L_0x7fc30856dbe0, L_0x7fc30856db40, L_0x7fc30856dad0, C4<>;
S_0x7fc30815c640 .scope module, "sub1" "rcs" 8 4, 7 1 0, S_0x7fc308159850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "d";
    .port_info 3 /OUTPUT 1 "borrow";
P_0x7fc308161d90 .param/l "W" 0 7 1, +C4<00000000000000000000000000100000>;
L_0x7fc30856de90 .functor NOT 32, v0x7fc308543f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc30857ad00 .functor NOT 1, L_0x7fc30857b740, C4<0>, C4<0>, C4<0>;
v0x7fc3081f0b90_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc3081f0ca0_0 .net "b", 31 0, v0x7fc308543f90_0;  alias, 1 drivers
v0x7fc3081f0d30_0 .net "b_inv", 31 0, L_0x7fc30856de90;  1 drivers
v0x7fc3081f0dc0_0 .net "borrow", 0 0, L_0x7fc30857ad00;  alias, 1 drivers
v0x7fc3081f0e50_0 .net "cout", 0 0, L_0x7fc30857b740;  1 drivers
v0x7fc3081f0f20_0 .net "d", 31 0, L_0x7fc308573e70;  alias, 1 drivers
S_0x7fc308174940 .scope module, "add" "rca" 7 6, 5 1 0, S_0x7fc30815c640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "cout";
P_0x7fc30815f290 .param/l "W" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fc300078098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc30857b690 .functor BUFZ 1, L_0x7fc300078098, C4<0>, C4<0>, C4<0>;
v0x7fc3081f0660_0 .net *"_ivl_229", 0 0, L_0x7fc30857b690;  1 drivers
v0x7fc3081f0700_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc3081f07a0_0 .net "b", 31 0, L_0x7fc30856de90;  alias, 1 drivers
v0x7fc3081f0830_0 .net "c", 32 0, L_0x7fc30857a440;  1 drivers
v0x7fc3081f08e0_0 .net "cin", 0 0, L_0x7fc300078098;  1 drivers
v0x7fc3081f09c0_0 .net "cout", 0 0, L_0x7fc30857b740;  alias, 1 drivers
v0x7fc3081f0a60_0 .net "s", 31 0, L_0x7fc308573e70;  alias, 1 drivers
L_0x7fc30856e2b0 .part v0x7fc308543ee0_0, 0, 1;
L_0x7fc30856e350 .part L_0x7fc30856de90, 0, 1;
L_0x7fc30856e3f0 .part L_0x7fc30857a440, 0, 1;
L_0x7fc30856e840 .part v0x7fc308543ee0_0, 1, 1;
L_0x7fc30856e8e0 .part L_0x7fc30856de90, 1, 1;
L_0x7fc30856ea00 .part L_0x7fc30857a440, 1, 1;
L_0x7fc30856ee50 .part v0x7fc308543ee0_0, 2, 1;
L_0x7fc30856ef30 .part L_0x7fc30856de90, 2, 1;
L_0x7fc30856efd0 .part L_0x7fc30857a440, 2, 1;
L_0x7fc30856f430 .part v0x7fc308543ee0_0, 3, 1;
L_0x7fc30856f4d0 .part L_0x7fc30856de90, 3, 1;
L_0x7fc30856f5d0 .part L_0x7fc30857a440, 3, 1;
L_0x7fc30856fa20 .part v0x7fc308543ee0_0, 4, 1;
L_0x7fc30856fb30 .part L_0x7fc30856de90, 4, 1;
L_0x7fc30856fbd0 .part L_0x7fc30857a440, 4, 1;
L_0x7fc30856ffb0 .part v0x7fc308543ee0_0, 5, 1;
L_0x7fc308570050 .part L_0x7fc30856de90, 5, 1;
L_0x7fc308570280 .part L_0x7fc30857a440, 5, 1;
L_0x7fc3085705f0 .part v0x7fc308543ee0_0, 6, 1;
L_0x7fc308570730 .part L_0x7fc30856de90, 6, 1;
L_0x7fc3085707d0 .part L_0x7fc30857a440, 6, 1;
L_0x7fc308570bf0 .part v0x7fc308543ee0_0, 7, 1;
L_0x7fc308570c90 .part L_0x7fc30856de90, 7, 1;
L_0x7fc308570df0 .part L_0x7fc30857a440, 7, 1;
L_0x7fc308571220 .part v0x7fc308543ee0_0, 8, 1;
L_0x7fc308571390 .part L_0x7fc30856de90, 8, 1;
L_0x7fc308571430 .part L_0x7fc30857a440, 8, 1;
L_0x7fc308571800 .part v0x7fc308543ee0_0, 9, 1;
L_0x7fc3085718a0 .part L_0x7fc30856de90, 9, 1;
L_0x7fc308571a30 .part L_0x7fc30857a440, 9, 1;
L_0x7fc308571dd0 .part v0x7fc308543ee0_0, 10, 1;
L_0x7fc308571f70 .part L_0x7fc30856de90, 10, 1;
L_0x7fc308572010 .part L_0x7fc30857a440, 10, 1;
L_0x7fc3085723a0 .part v0x7fc308543ee0_0, 11, 1;
L_0x7fc308572440 .part L_0x7fc30856de90, 11, 1;
L_0x7fc3085720b0 .part L_0x7fc30857a440, 11, 1;
L_0x7fc308572940 .part v0x7fc308543ee0_0, 12, 1;
L_0x7fc3085724e0 .part L_0x7fc30856de90, 12, 1;
L_0x7fc308572b10 .part L_0x7fc30857a440, 12, 1;
L_0x7fc308572f10 .part v0x7fc308543ee0_0, 13, 1;
L_0x7fc308572fb0 .part L_0x7fc30856de90, 13, 1;
L_0x7fc3085700f0 .part L_0x7fc30857a440, 13, 1;
L_0x7fc3085735f0 .part v0x7fc308543ee0_0, 14, 1;
L_0x7fc308573250 .part L_0x7fc30856de90, 14, 1;
L_0x7fc3085732f0 .part L_0x7fc30857a440, 14, 1;
L_0x7fc308573bb0 .part v0x7fc308543ee0_0, 15, 1;
L_0x7fc308573c50 .part L_0x7fc30856de90, 15, 1;
L_0x7fc308573690 .part L_0x7fc30857a440, 15, 1;
L_0x7fc3085742c0 .part v0x7fc308543ee0_0, 16, 1;
L_0x7fc308573cf0 .part L_0x7fc30856de90, 16, 1;
L_0x7fc308573d90 .part L_0x7fc30857a440, 16, 1;
L_0x7fc308574940 .part v0x7fc308543ee0_0, 17, 1;
L_0x7fc3085749e0 .part L_0x7fc30856de90, 17, 1;
L_0x7fc308574360 .part L_0x7fc30857a440, 17, 1;
L_0x7fc308574fb0 .part v0x7fc308543ee0_0, 18, 1;
L_0x7fc308574a80 .part L_0x7fc30856de90, 18, 1;
L_0x7fc308574b20 .part L_0x7fc30857a440, 18, 1;
L_0x7fc3085755f0 .part v0x7fc308543ee0_0, 19, 1;
L_0x7fc308575690 .part L_0x7fc30856de90, 19, 1;
L_0x7fc308575050 .part L_0x7fc30857a440, 19, 1;
L_0x7fc308575c50 .part v0x7fc308543ee0_0, 20, 1;
L_0x7fc308575730 .part L_0x7fc30856de90, 20, 1;
L_0x7fc3085757d0 .part L_0x7fc30857a440, 20, 1;
L_0x7fc308576300 .part v0x7fc308543ee0_0, 21, 1;
L_0x7fc3085763a0 .part L_0x7fc30856de90, 21, 1;
L_0x7fc308575cf0 .part L_0x7fc30857a440, 21, 1;
L_0x7fc308576970 .part v0x7fc308543ee0_0, 22, 1;
L_0x7fc308576440 .part L_0x7fc30856de90, 22, 1;
L_0x7fc3085764e0 .part L_0x7fc30857a440, 22, 1;
L_0x7fc308577010 .part v0x7fc308543ee0_0, 23, 1;
L_0x7fc3085770b0 .part L_0x7fc30856de90, 23, 1;
L_0x7fc308576a10 .part L_0x7fc30857a440, 23, 1;
L_0x7fc3085776b0 .part v0x7fc308543ee0_0, 24, 1;
L_0x7fc308577150 .part L_0x7fc30856de90, 24, 1;
L_0x7fc3085771f0 .part L_0x7fc30857a440, 24, 1;
L_0x7fc308577d50 .part v0x7fc308543ee0_0, 25, 1;
L_0x7fc308577df0 .part L_0x7fc30856de90, 25, 1;
L_0x7fc308577750 .part L_0x7fc30857a440, 25, 1;
L_0x7fc3085783e0 .part v0x7fc308543ee0_0, 26, 1;
L_0x7fc308577e90 .part L_0x7fc30856de90, 26, 1;
L_0x7fc308577f30 .part L_0x7fc30857a440, 26, 1;
L_0x7fc308578a90 .part v0x7fc308543ee0_0, 27, 1;
L_0x7fc308578b30 .part L_0x7fc30856de90, 27, 1;
L_0x7fc308578480 .part L_0x7fc30857a440, 27, 1;
L_0x7fc308579120 .part v0x7fc308543ee0_0, 28, 1;
L_0x7fc308578bd0 .part L_0x7fc30856de90, 28, 1;
L_0x7fc308578c70 .part L_0x7fc30857a440, 28, 1;
L_0x7fc3085797c0 .part v0x7fc308543ee0_0, 29, 1;
L_0x7fc308579860 .part L_0x7fc30856de90, 29, 1;
L_0x7fc308573050 .part L_0x7fc30857a440, 29, 1;
L_0x7fc308579c50 .part v0x7fc308543ee0_0, 30, 1;
L_0x7fc308579900 .part L_0x7fc30856de90, 30, 1;
L_0x7fc3085799a0 .part L_0x7fc30857a440, 30, 1;
L_0x7fc30857a300 .part v0x7fc308543ee0_0, 31, 1;
L_0x7fc30857a3a0 .part L_0x7fc30856de90, 31, 1;
L_0x7fc308579cf0 .part L_0x7fc30857a440, 31, 1;
LS_0x7fc308573e70_0_0 .concat8 [ 1 1 1 1], L_0x7fc30856df70, L_0x7fc30856e500, L_0x7fc30856eb10, L_0x7fc30856f130;
LS_0x7fc308573e70_0_4 .concat8 [ 1 1 1 1], L_0x7fc30856f760, L_0x7fc30856fcf0, L_0x7fc30856fc70, L_0x7fc308570690;
LS_0x7fc308573e70_0_8 .concat8 [ 1 1 1 1], L_0x7fc30856f670, L_0x7fc3085712c0, L_0x7fc3085714d0, L_0x7fc308571ee0;
LS_0x7fc308573e70_0_12 .concat8 [ 1 1 1 1], L_0x7fc308572600, L_0x7fc3085729e0, L_0x7fc308572c20, L_0x7fc308573870;
LS_0x7fc308573e70_0_16 .concat8 [ 1 1 1 1], L_0x7fc308570e90, L_0x7fc308574570, L_0x7fc308574490, L_0x7fc308575220;
LS_0x7fc308573e70_0_20 .concat8 [ 1 1 1 1], L_0x7fc308575160, L_0x7fc308575ef0, L_0x7fc308575e00, L_0x7fc308576c40;
LS_0x7fc308573e70_0_24 .concat8 [ 1 1 1 1], L_0x7fc308576b40, L_0x7fc308577320, L_0x7fc308577880, L_0x7fc308578060;
LS_0x7fc308573e70_0_28 .concat8 [ 1 1 1 1], L_0x7fc3085785b0, L_0x7fc308578da0, L_0x7fc308573180, L_0x7fc308579ad0;
LS_0x7fc308573e70_1_0 .concat8 [ 4 4 4 4], LS_0x7fc308573e70_0_0, LS_0x7fc308573e70_0_4, LS_0x7fc308573e70_0_8, LS_0x7fc308573e70_0_12;
LS_0x7fc308573e70_1_4 .concat8 [ 4 4 4 4], LS_0x7fc308573e70_0_16, LS_0x7fc308573e70_0_20, LS_0x7fc308573e70_0_24, LS_0x7fc308573e70_0_28;
L_0x7fc308573e70 .concat8 [ 16 16 0 0], LS_0x7fc308573e70_1_0, LS_0x7fc308573e70_1_4;
LS_0x7fc30857a440_0_0 .concat8 [ 1 1 1 1], L_0x7fc30857b690, L_0x7fc30856e1c0, L_0x7fc30856e750, L_0x7fc30856ed60;
LS_0x7fc30857a440_0_4 .concat8 [ 1 1 1 1], L_0x7fc30856f340, L_0x7fc30856f930, L_0x7fc30856ff00, L_0x7fc308570500;
LS_0x7fc30857a440_0_8 .concat8 [ 1 1 1 1], L_0x7fc308570b00, L_0x7fc308571130, L_0x7fc308571710, L_0x7fc308571ce0;
LS_0x7fc30857a440_0_12 .concat8 [ 1 1 1 1], L_0x7fc3085722b0, L_0x7fc308572850, L_0x7fc308572e20, L_0x7fc308573500;
LS_0x7fc30857a440_0_16 .concat8 [ 1 1 1 1], L_0x7fc308573ac0, L_0x7fc3085741a0, L_0x7fc308574820, L_0x7fc308574e70;
LS_0x7fc30857a440_0_20 .concat8 [ 1 1 1 1], L_0x7fc3085754d0, L_0x7fc308575b10, L_0x7fc3085761c0, L_0x7fc308576830;
LS_0x7fc30857a440_0_24 .concat8 [ 1 1 1 1], L_0x7fc308576ed0, L_0x7fc308577570, L_0x7fc308577c10, L_0x7fc3085782a0;
LS_0x7fc30857a440_0_28 .concat8 [ 1 1 1 1], L_0x7fc308578950, L_0x7fc308578fe0, L_0x7fc308579680, L_0x7fc3085793c0;
LS_0x7fc30857a440_0_32 .concat8 [ 1 0 0 0], L_0x7fc30857a1c0;
LS_0x7fc30857a440_1_0 .concat8 [ 4 4 4 4], LS_0x7fc30857a440_0_0, LS_0x7fc30857a440_0_4, LS_0x7fc30857a440_0_8, LS_0x7fc30857a440_0_12;
LS_0x7fc30857a440_1_4 .concat8 [ 4 4 4 4], LS_0x7fc30857a440_0_16, LS_0x7fc30857a440_0_20, LS_0x7fc30857a440_0_24, LS_0x7fc30857a440_0_28;
LS_0x7fc30857a440_1_8 .concat8 [ 1 0 0 0], LS_0x7fc30857a440_0_32;
L_0x7fc30857a440 .concat8 [ 16 16 1 0], LS_0x7fc30857a440_1_0, LS_0x7fc30857a440_1_4, LS_0x7fc30857a440_1_8;
L_0x7fc30857b740 .part L_0x7fc30857a440, 32, 1;
S_0x7fc308171e40 .scope generate, "loop[0]" "loop[0]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc30816f340 .param/l "i" 1 5 6, +C4<00>;
S_0x7fc30816c840 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308171e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30856df00 .functor XOR 1, L_0x7fc30856e2b0, L_0x7fc30856e350, C4<0>, C4<0>;
L_0x7fc30856df70 .functor XOR 1, L_0x7fc30856df00, L_0x7fc30856e3f0, C4<0>, C4<0>;
L_0x7fc30856e020 .functor AND 1, L_0x7fc30856e2b0, L_0x7fc30856e350, C4<1>, C4<1>;
L_0x7fc30856e110 .functor AND 1, L_0x7fc30856df00, L_0x7fc30856e3f0, C4<1>, C4<1>;
L_0x7fc30856e1c0 .functor OR 1, L_0x7fc30856e020, L_0x7fc30856e110, C4<0>, C4<0>;
v0x7fc308169d40_0 .net "a", 0 0, L_0x7fc30856e2b0;  1 drivers
v0x7fc308169dd0_0 .net "b", 0 0, L_0x7fc30856e350;  1 drivers
v0x7fc308167240_0 .net "cin", 0 0, L_0x7fc30856e3f0;  1 drivers
v0x7fc3081672d0_0 .net "cout", 0 0, L_0x7fc30856e1c0;  1 drivers
v0x7fc308164740_0 .net "s", 0 0, L_0x7fc30856df70;  1 drivers
v0x7fc3081647d0_0 .net "t1", 0 0, L_0x7fc30856df00;  1 drivers
v0x7fc308110ea0_0 .net "t2", 0 0, L_0x7fc30856e020;  1 drivers
v0x7fc308110f30_0 .net "t3", 0 0, L_0x7fc30856e110;  1 drivers
S_0x7fc30810e3a0 .scope generate, "loop[1]" "loop[1]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc30810b8a0 .param/l "i" 1 5 6, +C4<01>;
S_0x7fc3081067d0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30810e3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30856e490 .functor XOR 1, L_0x7fc30856e840, L_0x7fc30856e8e0, C4<0>, C4<0>;
L_0x7fc30856e500 .functor XOR 1, L_0x7fc30856e490, L_0x7fc30856ea00, C4<0>, C4<0>;
L_0x7fc30856e5b0 .functor AND 1, L_0x7fc30856e840, L_0x7fc30856e8e0, C4<1>, C4<1>;
L_0x7fc30856e6a0 .functor AND 1, L_0x7fc30856e490, L_0x7fc30856ea00, C4<1>, C4<1>;
L_0x7fc30856e750 .functor OR 1, L_0x7fc30856e5b0, L_0x7fc30856e6a0, C4<0>, C4<0>;
v0x7fc3081266a0_0 .net "a", 0 0, L_0x7fc30856e840;  1 drivers
v0x7fc308126730_0 .net "b", 0 0, L_0x7fc30856e8e0;  1 drivers
v0x7fc308123ba0_0 .net "cin", 0 0, L_0x7fc30856ea00;  1 drivers
v0x7fc308123c30_0 .net "cout", 0 0, L_0x7fc30856e750;  1 drivers
v0x7fc3081210a0_0 .net "s", 0 0, L_0x7fc30856e500;  1 drivers
v0x7fc308121130_0 .net "t1", 0 0, L_0x7fc30856e490;  1 drivers
v0x7fc30811e5a0_0 .net "t2", 0 0, L_0x7fc30856e5b0;  1 drivers
v0x7fc30811e630_0 .net "t3", 0 0, L_0x7fc30856e6a0;  1 drivers
S_0x7fc30811baa0 .scope generate, "loop[2]" "loop[2]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081267c0 .param/l "i" 1 5 6, +C4<010>;
S_0x7fc3081164a0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30811baa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30856eaa0 .functor XOR 1, L_0x7fc30856ee50, L_0x7fc30856ef30, C4<0>, C4<0>;
L_0x7fc30856eb10 .functor XOR 1, L_0x7fc30856eaa0, L_0x7fc30856efd0, C4<0>, C4<0>;
L_0x7fc30856ebc0 .functor AND 1, L_0x7fc30856ee50, L_0x7fc30856ef30, C4<1>, C4<1>;
L_0x7fc30856ecb0 .functor AND 1, L_0x7fc30856eaa0, L_0x7fc30856efd0, C4<1>, C4<1>;
L_0x7fc30856ed60 .functor OR 1, L_0x7fc30856ebc0, L_0x7fc30856ecb0, C4<0>, C4<0>;
v0x7fc3081139a0_0 .net "a", 0 0, L_0x7fc30856ee50;  1 drivers
v0x7fc308113a30_0 .net "b", 0 0, L_0x7fc30856ef30;  1 drivers
v0x7fc308139540_0 .net "cin", 0 0, L_0x7fc30856efd0;  1 drivers
v0x7fc3081395d0_0 .net "cout", 0 0, L_0x7fc30856ed60;  1 drivers
v0x7fc308136a40_0 .net "s", 0 0, L_0x7fc30856eb10;  1 drivers
v0x7fc308136ad0_0 .net "t1", 0 0, L_0x7fc30856eaa0;  1 drivers
v0x7fc308133f40_0 .net "t2", 0 0, L_0x7fc30856ebc0;  1 drivers
v0x7fc308133fd0_0 .net "t3", 0 0, L_0x7fc30856ecb0;  1 drivers
S_0x7fc30814ed40 .scope generate, "loop[3]" "loop[3]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc308113ac0 .param/l "i" 1 5 6, +C4<011>;
S_0x7fc30814c240 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30814ed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30856f0c0 .functor XOR 1, L_0x7fc30856f430, L_0x7fc30856f4d0, C4<0>, C4<0>;
L_0x7fc30856f130 .functor XOR 1, L_0x7fc30856f0c0, L_0x7fc30856f5d0, C4<0>, C4<0>;
L_0x7fc30856f1a0 .functor AND 1, L_0x7fc30856f430, L_0x7fc30856f4d0, C4<1>, C4<1>;
L_0x7fc30856f290 .functor AND 1, L_0x7fc30856f0c0, L_0x7fc30856f5d0, C4<1>, C4<1>;
L_0x7fc30856f340 .functor OR 1, L_0x7fc30856f1a0, L_0x7fc30856f290, C4<0>, C4<0>;
v0x7fc308149810_0 .net "a", 0 0, L_0x7fc30856f430;  1 drivers
v0x7fc308146c40_0 .net "b", 0 0, L_0x7fc30856f4d0;  1 drivers
v0x7fc308146cd0_0 .net "cin", 0 0, L_0x7fc30856f5d0;  1 drivers
v0x7fc308144140_0 .net "cout", 0 0, L_0x7fc30856f340;  1 drivers
v0x7fc3081441d0_0 .net "s", 0 0, L_0x7fc30856f130;  1 drivers
v0x7fc308141640_0 .net "t1", 0 0, L_0x7fc30856f0c0;  1 drivers
v0x7fc3081416d0_0 .net "t2", 0 0, L_0x7fc30856f1a0;  1 drivers
v0x7fc30813eb40_0 .net "t3", 0 0, L_0x7fc30856f290;  1 drivers
S_0x7fc30813c040 .scope generate, "loop[4]" "loop[4]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc30813ebd0 .param/l "i" 1 5 6, +C4<0100>;
S_0x7fc3081cfe90 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30813c040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30856f6f0 .functor XOR 1, L_0x7fc30856fa20, L_0x7fc30856fb30, C4<0>, C4<0>;
L_0x7fc30856f760 .functor XOR 1, L_0x7fc30856f6f0, L_0x7fc30856fbd0, C4<0>, C4<0>;
L_0x7fc30856f7d0 .functor AND 1, L_0x7fc30856fa20, L_0x7fc30856fb30, C4<1>, C4<1>;
L_0x7fc30856f880 .functor AND 1, L_0x7fc30856f6f0, L_0x7fc30856fbd0, C4<1>, C4<1>;
L_0x7fc30856f930 .functor OR 1, L_0x7fc30856f7d0, L_0x7fc30856f880, C4<0>, C4<0>;
v0x7fc3081cd410_0 .net "a", 0 0, L_0x7fc30856fa20;  1 drivers
v0x7fc3081cd4a0_0 .net "b", 0 0, L_0x7fc30856fb30;  1 drivers
v0x7fc3081cbe00_0 .net "cin", 0 0, L_0x7fc30856fbd0;  1 drivers
v0x7fc3081cbe90_0 .net "cout", 0 0, L_0x7fc30856f930;  1 drivers
v0x7fc3081ca890_0 .net "s", 0 0, L_0x7fc30856f760;  1 drivers
v0x7fc3081ca920_0 .net "t1", 0 0, L_0x7fc30856f6f0;  1 drivers
v0x7fc3081d9500_0 .net "t2", 0 0, L_0x7fc30856f7d0;  1 drivers
v0x7fc3081d9590_0 .net "t3", 0 0, L_0x7fc30856f880;  1 drivers
S_0x7fc3081d13f0 .scope generate, "loop[5]" "loop[5]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081d1560 .param/l "i" 1 5 6, +C4<0101>;
S_0x7fc3081d5470 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081d13f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30856fac0 .functor XOR 1, L_0x7fc30856ffb0, L_0x7fc308570050, C4<0>, C4<0>;
L_0x7fc30856fcf0 .functor XOR 1, L_0x7fc30856fac0, L_0x7fc308570280, C4<0>, C4<0>;
L_0x7fc30856fd60 .functor AND 1, L_0x7fc30856ffb0, L_0x7fc308570050, C4<1>, C4<1>;
L_0x7fc30856fe50 .functor AND 1, L_0x7fc30856fac0, L_0x7fc308570280, C4<1>, C4<1>;
L_0x7fc30856ff00 .functor OR 1, L_0x7fc30856fd60, L_0x7fc30856fe50, C4<0>, C4<0>;
v0x7fc3081d6a60_0 .net "a", 0 0, L_0x7fc30856ffb0;  1 drivers
v0x7fc3081d6af0_0 .net "b", 0 0, L_0x7fc308570050;  1 drivers
v0x7fc3081d3ee0_0 .net "cin", 0 0, L_0x7fc308570280;  1 drivers
v0x7fc3081d3f70_0 .net "cout", 0 0, L_0x7fc30856ff00;  1 drivers
v0x7fc3081d4000_0 .net "s", 0 0, L_0x7fc30856fcf0;  1 drivers
v0x7fc30810bdb0_0 .net "t1", 0 0, L_0x7fc30856fac0;  1 drivers
v0x7fc30810be40_0 .net "t2", 0 0, L_0x7fc30856fd60;  1 drivers
v0x7fc3081c7d80_0 .net "t3", 0 0, L_0x7fc30856fe50;  1 drivers
S_0x7fc3081c2810 .scope generate, "loop[6]" "loop[6]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081c7e30 .param/l "i" 1 5 6, +C4<0110>;
S_0x7fc3081c6800 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081c2810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30856e980 .functor XOR 1, L_0x7fc3085705f0, L_0x7fc308570730, C4<0>, C4<0>;
L_0x7fc30856fc70 .functor XOR 1, L_0x7fc30856e980, L_0x7fc3085707d0, C4<0>, C4<0>;
L_0x7fc308570360 .functor AND 1, L_0x7fc3085705f0, L_0x7fc308570730, C4<1>, C4<1>;
L_0x7fc308570450 .functor AND 1, L_0x7fc30856e980, L_0x7fc3085707d0, C4<1>, C4<1>;
L_0x7fc308570500 .functor OR 1, L_0x7fc308570360, L_0x7fc308570450, C4<0>, C4<0>;
v0x7fc30819f660_0 .net "a", 0 0, L_0x7fc3085705f0;  1 drivers
v0x7fc30819f6f0_0 .net "b", 0 0, L_0x7fc308570730;  1 drivers
v0x7fc30819f780_0 .net "cin", 0 0, L_0x7fc3085707d0;  1 drivers
v0x7fc3080fba10_0 .net "cout", 0 0, L_0x7fc308570500;  1 drivers
v0x7fc3080fbaa0_0 .net "s", 0 0, L_0x7fc30856fc70;  1 drivers
v0x7fc3080fbb30_0 .net "t1", 0 0, L_0x7fc30856e980;  1 drivers
v0x7fc3080debd0_0 .net "t2", 0 0, L_0x7fc308570360;  1 drivers
v0x7fc3080dec60_0 .net "t3", 0 0, L_0x7fc308570450;  1 drivers
S_0x7fc3080de660 .scope generate, "loop[7]" "loop[7]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3080de820 .param/l "i" 1 5 6, +C4<0111>;
S_0x7fc3080b5f60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080de660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085701f0 .functor XOR 1, L_0x7fc308570bf0, L_0x7fc308570c90, C4<0>, C4<0>;
L_0x7fc308570690 .functor XOR 1, L_0x7fc3085701f0, L_0x7fc308570df0, C4<0>, C4<0>;
L_0x7fc308570960 .functor AND 1, L_0x7fc308570bf0, L_0x7fc308570c90, C4<1>, C4<1>;
L_0x7fc308570a50 .functor AND 1, L_0x7fc3085701f0, L_0x7fc308570df0, C4<1>, C4<1>;
L_0x7fc308570b00 .functor OR 1, L_0x7fc308570960, L_0x7fc308570a50, C4<0>, C4<0>;
v0x7fc3081c1000_0 .net "a", 0 0, L_0x7fc308570bf0;  1 drivers
v0x7fc3081c1090_0 .net "b", 0 0, L_0x7fc308570c90;  1 drivers
v0x7fc3081c1120_0 .net "cin", 0 0, L_0x7fc308570df0;  1 drivers
v0x7fc30817a9a0_0 .net "cout", 0 0, L_0x7fc308570b00;  1 drivers
v0x7fc30817aa30_0 .net "s", 0 0, L_0x7fc308570690;  1 drivers
v0x7fc30817aac0_0 .net "t1", 0 0, L_0x7fc3085701f0;  1 drivers
v0x7fc30817a430_0 .net "t2", 0 0, L_0x7fc308570960;  1 drivers
v0x7fc30817a4c0_0 .net "t3", 0 0, L_0x7fc308570a50;  1 drivers
S_0x7fc308129690 .scope generate, "loop[8]" "loop[8]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc308146d60 .param/l "i" 1 5 6, +C4<01000>;
S_0x7fc308151d30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308129690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308570870 .functor XOR 1, L_0x7fc308571220, L_0x7fc308571390, C4<0>, C4<0>;
L_0x7fc30856f670 .functor XOR 1, L_0x7fc308570870, L_0x7fc308571430, C4<0>, C4<0>;
L_0x7fc308570f90 .functor AND 1, L_0x7fc308571220, L_0x7fc308571390, C4<1>, C4<1>;
L_0x7fc308571080 .functor AND 1, L_0x7fc308570870, L_0x7fc308571430, C4<1>, C4<1>;
L_0x7fc308571130 .functor OR 1, L_0x7fc308570f90, L_0x7fc308571080, C4<0>, C4<0>;
v0x7fc3080ba0b0_0 .net "a", 0 0, L_0x7fc308571220;  1 drivers
v0x7fc3080ba140_0 .net "b", 0 0, L_0x7fc308571390;  1 drivers
v0x7fc3080ba1d0_0 .net "cin", 0 0, L_0x7fc308571430;  1 drivers
v0x7fc3080ba260_0 .net "cout", 0 0, L_0x7fc308571130;  1 drivers
v0x7fc3080ac770_0 .net "s", 0 0, L_0x7fc30856f670;  1 drivers
v0x7fc3080ac800_0 .net "t1", 0 0, L_0x7fc308570870;  1 drivers
v0x7fc3080ac8a0_0 .net "t2", 0 0, L_0x7fc308570f90;  1 drivers
v0x7fc3080ac940_0 .net "t3", 0 0, L_0x7fc308571080;  1 drivers
S_0x7fc3081a4b70 .scope generate, "loop[9]" "loop[9]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081a4d30 .param/l "i" 1 5 6, +C4<01001>;
S_0x7fc3081e5550 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081a4b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308570d30 .functor XOR 1, L_0x7fc308571800, L_0x7fc3085718a0, C4<0>, C4<0>;
L_0x7fc3085712c0 .functor XOR 1, L_0x7fc308570d30, L_0x7fc308571a30, C4<0>, C4<0>;
L_0x7fc3085715b0 .functor AND 1, L_0x7fc308571800, L_0x7fc3085718a0, C4<1>, C4<1>;
L_0x7fc308571660 .functor AND 1, L_0x7fc308570d30, L_0x7fc308571a30, C4<1>, C4<1>;
L_0x7fc308571710 .functor OR 1, L_0x7fc3085715b0, L_0x7fc308571660, C4<0>, C4<0>;
v0x7fc3081dff10_0 .net "a", 0 0, L_0x7fc308571800;  1 drivers
v0x7fc3081dffb0_0 .net "b", 0 0, L_0x7fc3085718a0;  1 drivers
v0x7fc3081e0050_0 .net "cin", 0 0, L_0x7fc308571a30;  1 drivers
v0x7fc3081e00e0_0 .net "cout", 0 0, L_0x7fc308571710;  1 drivers
v0x7fc3081b7810_0 .net "s", 0 0, L_0x7fc3085712c0;  1 drivers
v0x7fc3081b78e0_0 .net "t1", 0 0, L_0x7fc308570d30;  1 drivers
v0x7fc3081b7970_0 .net "t2", 0 0, L_0x7fc3085715b0;  1 drivers
v0x7fc3081b7a10_0 .net "t3", 0 0, L_0x7fc308571660;  1 drivers
S_0x7fc30813ef40 .scope generate, "loop[10]" "loop[10]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc30813f100 .param/l "i" 1 5 6, +C4<01010>;
S_0x7fc3081358a0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30813ef40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308571ad0 .functor XOR 1, L_0x7fc308571dd0, L_0x7fc308571f70, C4<0>, C4<0>;
L_0x7fc3085714d0 .functor XOR 1, L_0x7fc308571ad0, L_0x7fc308572010, C4<0>, C4<0>;
L_0x7fc308571b40 .functor AND 1, L_0x7fc308571dd0, L_0x7fc308571f70, C4<1>, C4<1>;
L_0x7fc308571c30 .functor AND 1, L_0x7fc308571ad0, L_0x7fc308572010, C4<1>, C4<1>;
L_0x7fc308571ce0 .functor OR 1, L_0x7fc308571b40, L_0x7fc308571c30, C4<0>, C4<0>;
v0x7fc30810fd20_0 .net "a", 0 0, L_0x7fc308571dd0;  1 drivers
v0x7fc30810fdb0_0 .net "b", 0 0, L_0x7fc308571f70;  1 drivers
v0x7fc30810fe40_0 .net "cin", 0 0, L_0x7fc308572010;  1 drivers
v0x7fc3081127a0_0 .net "cout", 0 0, L_0x7fc308571ce0;  1 drivers
v0x7fc308112830_0 .net "s", 0 0, L_0x7fc3085714d0;  1 drivers
v0x7fc3081128c0_0 .net "t1", 0 0, L_0x7fc308571ad0;  1 drivers
v0x7fc308112950_0 .net "t2", 0 0, L_0x7fc308571b40;  1 drivers
v0x7fc30809f070_0 .net "t3", 0 0, L_0x7fc308571c30;  1 drivers
S_0x7fc30809f130 .scope generate, "loop[11]" "loop[11]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc30809f2f0 .param/l "i" 1 5 6, +C4<01011>;
S_0x7fc3081aa170 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30809f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308571e70 .functor XOR 1, L_0x7fc3085723a0, L_0x7fc308572440, C4<0>, C4<0>;
L_0x7fc308571ee0 .functor XOR 1, L_0x7fc308571e70, L_0x7fc3085720b0, C4<0>, C4<0>;
L_0x7fc308571980 .functor AND 1, L_0x7fc3085723a0, L_0x7fc308572440, C4<1>, C4<1>;
L_0x7fc308572200 .functor AND 1, L_0x7fc308571e70, L_0x7fc3085720b0, C4<1>, C4<1>;
L_0x7fc3085722b0 .functor OR 1, L_0x7fc308571980, L_0x7fc308572200, C4<0>, C4<0>;
v0x7fc3081e9760_0 .net "a", 0 0, L_0x7fc3085723a0;  1 drivers
v0x7fc3081e97f0_0 .net "b", 0 0, L_0x7fc308572440;  1 drivers
v0x7fc3081e9880_0 .net "cin", 0 0, L_0x7fc3085720b0;  1 drivers
v0x7fc3081e9910_0 .net "cout", 0 0, L_0x7fc3085722b0;  1 drivers
v0x7fc2ff707490_0 .net "s", 0 0, L_0x7fc308571ee0;  1 drivers
v0x7fc2ff707520_0 .net "t1", 0 0, L_0x7fc308571e70;  1 drivers
v0x7fc2ff7075b0_0 .net "t2", 0 0, L_0x7fc308571980;  1 drivers
v0x7fc2ff707640_0 .net "t3", 0 0, L_0x7fc308572200;  1 drivers
S_0x7fc2ff724440 .scope generate, "loop[12]" "loop[12]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc2ff707760 .param/l "i" 1 5 6, +C4<01100>;
S_0x7fc2ff721c00 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc2ff724440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308572150 .functor XOR 1, L_0x7fc308572940, L_0x7fc3085724e0, C4<0>, C4<0>;
L_0x7fc308572600 .functor XOR 1, L_0x7fc308572150, L_0x7fc308572b10, C4<0>, C4<0>;
L_0x7fc3085726b0 .functor AND 1, L_0x7fc308572940, L_0x7fc3085724e0, C4<1>, C4<1>;
L_0x7fc3085727a0 .functor AND 1, L_0x7fc308572150, L_0x7fc308572b10, C4<1>, C4<1>;
L_0x7fc308572850 .functor OR 1, L_0x7fc3085726b0, L_0x7fc3085727a0, C4<0>, C4<0>;
v0x7fc2ff721df0_0 .net "a", 0 0, L_0x7fc308572940;  1 drivers
v0x7fc2ff721e80_0 .net "b", 0 0, L_0x7fc3085724e0;  1 drivers
v0x7fc2ff71a060_0 .net "cin", 0 0, L_0x7fc308572b10;  1 drivers
v0x7fc2ff71a0f0_0 .net "cout", 0 0, L_0x7fc308572850;  1 drivers
v0x7fc2ff71a180_0 .net "s", 0 0, L_0x7fc308572600;  1 drivers
v0x7fc2ff71a210_0 .net "t1", 0 0, L_0x7fc308572150;  1 drivers
v0x7fc2ff71a2b0_0 .net "t2", 0 0, L_0x7fc3085726b0;  1 drivers
v0x7fc2ff716f30_0 .net "t3", 0 0, L_0x7fc3085727a0;  1 drivers
S_0x7fc2ff717030 .scope generate, "loop[13]" "loop[13]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc2ff7171f0 .param/l "i" 1 5 6, +C4<01101>;
S_0x7fc2ff713a60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc2ff717030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308572580 .functor XOR 1, L_0x7fc308572f10, L_0x7fc308572fb0, C4<0>, C4<0>;
L_0x7fc3085729e0 .functor XOR 1, L_0x7fc308572580, L_0x7fc3085700f0, C4<0>, C4<0>;
L_0x7fc308572a90 .functor AND 1, L_0x7fc308572f10, L_0x7fc308572fb0, C4<1>, C4<1>;
L_0x7fc308572d70 .functor AND 1, L_0x7fc308572580, L_0x7fc3085700f0, C4<1>, C4<1>;
L_0x7fc308572e20 .functor OR 1, L_0x7fc308572a90, L_0x7fc308572d70, C4<0>, C4<0>;
v0x7fc2ff70fb90_0 .net "a", 0 0, L_0x7fc308572f10;  1 drivers
v0x7fc2ff70fc20_0 .net "b", 0 0, L_0x7fc308572fb0;  1 drivers
v0x7fc2ff70fcb0_0 .net "cin", 0 0, L_0x7fc3085700f0;  1 drivers
v0x7fc2ff70fd40_0 .net "cout", 0 0, L_0x7fc308572e20;  1 drivers
v0x7fc2ff70fdd0_0 .net "s", 0 0, L_0x7fc3085729e0;  1 drivers
v0x7fc2ff70d0a0_0 .net "t1", 0 0, L_0x7fc308572580;  1 drivers
v0x7fc2ff70d130_0 .net "t2", 0 0, L_0x7fc308572a90;  1 drivers
v0x7fc2ff70d1c0_0 .net "t3", 0 0, L_0x7fc308572d70;  1 drivers
S_0x7fc2ff70b3b0 .scope generate, "loop[14]" "loop[14]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc2ff70d330 .param/l "i" 1 5 6, +C4<01110>;
S_0x7fc2ff70b540 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc2ff70b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308572bb0 .functor XOR 1, L_0x7fc3085735f0, L_0x7fc308573250, C4<0>, C4<0>;
L_0x7fc308572c20 .functor XOR 1, L_0x7fc308572bb0, L_0x7fc3085732f0, C4<0>, C4<0>;
L_0x7fc3085733a0 .functor AND 1, L_0x7fc3085735f0, L_0x7fc308573250, C4<1>, C4<1>;
L_0x7fc308573450 .functor AND 1, L_0x7fc308572bb0, L_0x7fc3085732f0, C4<1>, C4<1>;
L_0x7fc308573500 .functor OR 1, L_0x7fc3085733a0, L_0x7fc308573450, C4<0>, C4<0>;
v0x7fc3081ce850_0 .net "a", 0 0, L_0x7fc3085735f0;  1 drivers
v0x7fc3081ce900_0 .net "b", 0 0, L_0x7fc308573250;  1 drivers
v0x7fc3081ce9a0_0 .net "cin", 0 0, L_0x7fc3085732f0;  1 drivers
v0x7fc3081d2810_0 .net "cout", 0 0, L_0x7fc308573500;  1 drivers
v0x7fc3081d28a0_0 .net "s", 0 0, L_0x7fc308572c20;  1 drivers
v0x7fc3081d2930_0 .net "t1", 0 0, L_0x7fc308572bb0;  1 drivers
v0x7fc3081d29c0_0 .net "t2", 0 0, L_0x7fc3085733a0;  1 drivers
v0x7fc3081d2a60_0 .net "t3", 0 0, L_0x7fc308573450;  1 drivers
S_0x7fc3081d7e60 .scope generate, "loop[15]" "loop[15]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081d8020 .param/l "i" 1 5 6, +C4<01111>;
S_0x7fc30808c700 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081d7e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308573800 .functor XOR 1, L_0x7fc308573bb0, L_0x7fc308573c50, C4<0>, C4<0>;
L_0x7fc308573870 .functor XOR 1, L_0x7fc308573800, L_0x7fc308573690, C4<0>, C4<0>;
L_0x7fc308573920 .functor AND 1, L_0x7fc308573bb0, L_0x7fc308573c50, C4<1>, C4<1>;
L_0x7fc308573a10 .functor AND 1, L_0x7fc308573800, L_0x7fc308573690, C4<1>, C4<1>;
L_0x7fc308573ac0 .functor OR 1, L_0x7fc308573920, L_0x7fc308573a10, C4<0>, C4<0>;
v0x7fc30808c8f0_0 .net "a", 0 0, L_0x7fc308573bb0;  1 drivers
v0x7fc30808c990_0 .net "b", 0 0, L_0x7fc308573c50;  1 drivers
v0x7fc3081e9c70_0 .net "cin", 0 0, L_0x7fc308573690;  1 drivers
v0x7fc3081e9d00_0 .net "cout", 0 0, L_0x7fc308573ac0;  1 drivers
v0x7fc3081e9da0_0 .net "s", 0 0, L_0x7fc308573870;  1 drivers
v0x7fc3081e9e80_0 .net "t1", 0 0, L_0x7fc308573800;  1 drivers
v0x7fc3081977a0_0 .net "t2", 0 0, L_0x7fc308573920;  1 drivers
v0x7fc308197830_0 .net "t3", 0 0, L_0x7fc308573a10;  1 drivers
S_0x7fc3081978e0 .scope generate, "loop[16]" "loop[16]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081c5250 .param/l "i" 1 5 6, +C4<010000>;
S_0x7fc3081c52d0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081978e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308573730 .functor XOR 1, L_0x7fc3085742c0, L_0x7fc308573cf0, C4<0>, C4<0>;
L_0x7fc308570e90 .functor XOR 1, L_0x7fc308573730, L_0x7fc308573d90, C4<0>, C4<0>;
L_0x7fc308570f00 .functor AND 1, L_0x7fc3085742c0, L_0x7fc308573cf0, C4<1>, C4<1>;
L_0x7fc3085740f0 .functor AND 1, L_0x7fc308573730, L_0x7fc308573d90, C4<1>, C4<1>;
L_0x7fc3085741a0 .functor OR 1, L_0x7fc308570f00, L_0x7fc3085740f0, C4<0>, C4<0>;
v0x7fc3080b64d0_0 .net "a", 0 0, L_0x7fc3085742c0;  1 drivers
v0x7fc3080b6580_0 .net "b", 0 0, L_0x7fc308573cf0;  1 drivers
v0x7fc3080b6620_0 .net "cin", 0 0, L_0x7fc308573d90;  1 drivers
v0x7fc3080b66b0_0 .net "cout", 0 0, L_0x7fc3085741a0;  1 drivers
v0x7fc3080b6750_0 .net "s", 0 0, L_0x7fc308570e90;  1 drivers
v0x7fc3080b6830_0 .net "t1", 0 0, L_0x7fc308573730;  1 drivers
v0x7fc3080b68d0_0 .net "t2", 0 0, L_0x7fc308570f00;  1 drivers
v0x7fc3080b6970_0 .net "t3", 0 0, L_0x7fc3085740f0;  1 drivers
S_0x7fc3080b6c30 .scope generate, "loop[17]" "loop[17]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3080b6ae0 .param/l "i" 1 5 6, +C4<010001>;
S_0x7fc3080b6e00 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3080b6c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308574500 .functor XOR 1, L_0x7fc308574940, L_0x7fc3085749e0, C4<0>, C4<0>;
L_0x7fc308574570 .functor XOR 1, L_0x7fc308574500, L_0x7fc308574360, C4<0>, C4<0>;
L_0x7fc308574640 .functor AND 1, L_0x7fc308574940, L_0x7fc3085749e0, C4<1>, C4<1>;
L_0x7fc308574770 .functor AND 1, L_0x7fc308574500, L_0x7fc308574360, C4<1>, C4<1>;
L_0x7fc308574820 .functor OR 1, L_0x7fc308574640, L_0x7fc308574770, C4<0>, C4<0>;
v0x7fc3080b7040_0 .net "a", 0 0, L_0x7fc308574940;  1 drivers
v0x7fc3080b70f0_0 .net "b", 0 0, L_0x7fc3085749e0;  1 drivers
v0x7fc3080b7190_0 .net "cin", 0 0, L_0x7fc308574360;  1 drivers
v0x7fc3080b7220_0 .net "cout", 0 0, L_0x7fc308574820;  1 drivers
v0x7fc3080b72c0_0 .net "s", 0 0, L_0x7fc308574570;  1 drivers
v0x7fc3080b73a0_0 .net "t1", 0 0, L_0x7fc308574500;  1 drivers
v0x7fc3081c1570_0 .net "t2", 0 0, L_0x7fc308574640;  1 drivers
v0x7fc3081c1600_0 .net "t3", 0 0, L_0x7fc308574770;  1 drivers
S_0x7fc3081c16c0 .scope generate, "loop[18]" "loop[18]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081c1880 .param/l "i" 1 5 6, +C4<010010>;
S_0x7fc3081c1920 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081c16c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308574400 .functor XOR 1, L_0x7fc308574fb0, L_0x7fc308574a80, C4<0>, C4<0>;
L_0x7fc308574490 .functor XOR 1, L_0x7fc308574400, L_0x7fc308574b20, C4<0>, C4<0>;
L_0x7fc308574cb0 .functor AND 1, L_0x7fc308574fb0, L_0x7fc308574a80, C4<1>, C4<1>;
L_0x7fc308574dc0 .functor AND 1, L_0x7fc308574400, L_0x7fc308574b20, C4<1>, C4<1>;
L_0x7fc308574e70 .functor OR 1, L_0x7fc308574cb0, L_0x7fc308574dc0, C4<0>, C4<0>;
v0x7fc3081c1cd0_0 .net "a", 0 0, L_0x7fc308574fb0;  1 drivers
v0x7fc3081c1d60_0 .net "b", 0 0, L_0x7fc308574a80;  1 drivers
v0x7fc3081c1df0_0 .net "cin", 0 0, L_0x7fc308574b20;  1 drivers
v0x7fc3081c1e80_0 .net "cout", 0 0, L_0x7fc308574e70;  1 drivers
v0x7fc3081c1f10_0 .net "s", 0 0, L_0x7fc308574490;  1 drivers
v0x7fc3081c1fe0_0 .net "t1", 0 0, L_0x7fc308574400;  1 drivers
v0x7fc3081c2070_0 .net "t2", 0 0, L_0x7fc308574cb0;  1 drivers
v0x7fc3081c2110_0 .net "t3", 0 0, L_0x7fc308574dc0;  1 drivers
S_0x7fc3081c2230 .scope generate, "loop[19]" "loop[19]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081c23f0 .param/l "i" 1 5 6, +C4<010011>;
S_0x7fc3081522a0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081c2230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308574bc0 .functor XOR 1, L_0x7fc3085755f0, L_0x7fc308575690, C4<0>, C4<0>;
L_0x7fc308575220 .functor XOR 1, L_0x7fc308574bc0, L_0x7fc308575050, C4<0>, C4<0>;
L_0x7fc308575310 .functor AND 1, L_0x7fc3085755f0, L_0x7fc308575690, C4<1>, C4<1>;
L_0x7fc308575420 .functor AND 1, L_0x7fc308574bc0, L_0x7fc308575050, C4<1>, C4<1>;
L_0x7fc3085754d0 .functor OR 1, L_0x7fc308575310, L_0x7fc308575420, C4<0>, C4<0>;
v0x7fc308152490_0 .net "a", 0 0, L_0x7fc3085755f0;  1 drivers
v0x7fc308152520_0 .net "b", 0 0, L_0x7fc308575690;  1 drivers
v0x7fc3081525b0_0 .net "cin", 0 0, L_0x7fc308575050;  1 drivers
v0x7fc308152640_0 .net "cout", 0 0, L_0x7fc3085754d0;  1 drivers
v0x7fc3081526d0_0 .net "s", 0 0, L_0x7fc308575220;  1 drivers
v0x7fc3081527a0_0 .net "t1", 0 0, L_0x7fc308574bc0;  1 drivers
v0x7fc308152830_0 .net "t2", 0 0, L_0x7fc308575310;  1 drivers
v0x7fc308152a00_0 .net "t3", 0 0, L_0x7fc308575420;  1 drivers
S_0x7fc308152af0 .scope generate, "loop[20]" "loop[20]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc308152cb0 .param/l "i" 1 5 6, +C4<010100>;
S_0x7fc308152d50 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308152af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085750f0 .functor XOR 1, L_0x7fc308575c50, L_0x7fc308575730, C4<0>, C4<0>;
L_0x7fc308575160 .functor XOR 1, L_0x7fc3085750f0, L_0x7fc3085757d0, C4<0>, C4<0>;
L_0x7fc308575950 .functor AND 1, L_0x7fc308575c50, L_0x7fc308575730, C4<1>, C4<1>;
L_0x7fc308575a60 .functor AND 1, L_0x7fc3085750f0, L_0x7fc3085757d0, C4<1>, C4<1>;
L_0x7fc308575b10 .functor OR 1, L_0x7fc308575950, L_0x7fc308575a60, C4<0>, C4<0>;
v0x7fc308152fc0_0 .net "a", 0 0, L_0x7fc308575c50;  1 drivers
v0x7fc308153050_0 .net "b", 0 0, L_0x7fc308575730;  1 drivers
v0x7fc3081530f0_0 .net "cin", 0 0, L_0x7fc3085757d0;  1 drivers
v0x7fc308153180_0 .net "cout", 0 0, L_0x7fc308575b10;  1 drivers
v0x7fc308129c00_0 .net "s", 0 0, L_0x7fc308575160;  1 drivers
v0x7fc308129c90_0 .net "t1", 0 0, L_0x7fc3085750f0;  1 drivers
v0x7fc308129d20_0 .net "t2", 0 0, L_0x7fc308575950;  1 drivers
v0x7fc308129dc0_0 .net "t3", 0 0, L_0x7fc308575a60;  1 drivers
S_0x7fc308129ee0 .scope generate, "loop[21]" "loop[21]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc30812a0a0 .param/l "i" 1 5 6, +C4<010101>;
S_0x7fc30812a350 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308129ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308575870 .functor XOR 1, L_0x7fc308576300, L_0x7fc3085763a0, C4<0>, C4<0>;
L_0x7fc308575ef0 .functor XOR 1, L_0x7fc308575870, L_0x7fc308575cf0, C4<0>, C4<0>;
L_0x7fc308575fe0 .functor AND 1, L_0x7fc308576300, L_0x7fc3085763a0, C4<1>, C4<1>;
L_0x7fc308576110 .functor AND 1, L_0x7fc308575870, L_0x7fc308575cf0, C4<1>, C4<1>;
L_0x7fc3085761c0 .functor OR 1, L_0x7fc308575fe0, L_0x7fc308576110, C4<0>, C4<0>;
v0x7fc30812a4c0_0 .net "a", 0 0, L_0x7fc308576300;  1 drivers
v0x7fc30812a550_0 .net "b", 0 0, L_0x7fc3085763a0;  1 drivers
v0x7fc30812a5e0_0 .net "cin", 0 0, L_0x7fc308575cf0;  1 drivers
v0x7fc30812a670_0 .net "cout", 0 0, L_0x7fc3085761c0;  1 drivers
v0x7fc30812a700_0 .net "s", 0 0, L_0x7fc308575ef0;  1 drivers
v0x7fc30812a7e0_0 .net "t1", 0 0, L_0x7fc308575870;  1 drivers
v0x7fc30812a880_0 .net "t2", 0 0, L_0x7fc308575fe0;  1 drivers
v0x7fc30812a920_0 .net "t3", 0 0, L_0x7fc308576110;  1 drivers
S_0x7fc30812aa40 .scope generate, "loop[22]" "loop[22]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081e9ff0 .param/l "i" 1 5 6, +C4<010110>;
S_0x7fc3081ea070 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30812aa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308575d90 .functor XOR 1, L_0x7fc308576970, L_0x7fc308576440, C4<0>, C4<0>;
L_0x7fc308575e00 .functor XOR 1, L_0x7fc308575d90, L_0x7fc3085764e0, C4<0>, C4<0>;
L_0x7fc308576650 .functor AND 1, L_0x7fc308576970, L_0x7fc308576440, C4<1>, C4<1>;
L_0x7fc308576780 .functor AND 1, L_0x7fc308575d90, L_0x7fc3085764e0, C4<1>, C4<1>;
L_0x7fc308576830 .functor OR 1, L_0x7fc308576650, L_0x7fc308576780, C4<0>, C4<0>;
v0x7fc3081ea2b0_0 .net "a", 0 0, L_0x7fc308576970;  1 drivers
v0x7fc3081ea360_0 .net "b", 0 0, L_0x7fc308576440;  1 drivers
v0x7fc3081ea400_0 .net "cin", 0 0, L_0x7fc3085764e0;  1 drivers
v0x7fc3081ea490_0 .net "cout", 0 0, L_0x7fc308576830;  1 drivers
v0x7fc3081ea530_0 .net "s", 0 0, L_0x7fc308575e00;  1 drivers
v0x7fc3081ea610_0 .net "t1", 0 0, L_0x7fc308575d90;  1 drivers
v0x7fc3081ea6b0_0 .net "t2", 0 0, L_0x7fc308576650;  1 drivers
v0x7fc3081ea750_0 .net "t3", 0 0, L_0x7fc308576780;  1 drivers
S_0x7fc3081ea870 .scope generate, "loop[23]" "loop[23]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081eaa30 .param/l "i" 1 5 6, +C4<010111>;
S_0x7fc3081eaad0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ea870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308576580 .functor XOR 1, L_0x7fc308577010, L_0x7fc3085770b0, C4<0>, C4<0>;
L_0x7fc308576c40 .functor XOR 1, L_0x7fc308576580, L_0x7fc308576a10, C4<0>, C4<0>;
L_0x7fc308576cf0 .functor AND 1, L_0x7fc308577010, L_0x7fc3085770b0, C4<1>, C4<1>;
L_0x7fc308576e20 .functor AND 1, L_0x7fc308576580, L_0x7fc308576a10, C4<1>, C4<1>;
L_0x7fc308576ed0 .functor OR 1, L_0x7fc308576cf0, L_0x7fc308576e20, C4<0>, C4<0>;
v0x7fc3081ead40_0 .net "a", 0 0, L_0x7fc308577010;  1 drivers
v0x7fc3081eadd0_0 .net "b", 0 0, L_0x7fc3085770b0;  1 drivers
v0x7fc3081eae70_0 .net "cin", 0 0, L_0x7fc308576a10;  1 drivers
v0x7fc3081eaf00_0 .net "cout", 0 0, L_0x7fc308576ed0;  1 drivers
v0x7fc3081eafa0_0 .net "s", 0 0, L_0x7fc308576c40;  1 drivers
v0x7fc3081eb080_0 .net "t1", 0 0, L_0x7fc308576580;  1 drivers
v0x7fc3081eb120_0 .net "t2", 0 0, L_0x7fc308576cf0;  1 drivers
v0x7fc3081eb1c0_0 .net "t3", 0 0, L_0x7fc308576e20;  1 drivers
S_0x7fc3081eb2e0 .scope generate, "loop[24]" "loop[24]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081eb4a0 .param/l "i" 1 5 6, +C4<011000>;
S_0x7fc3081eb540 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081eb2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308576ab0 .functor XOR 1, L_0x7fc3085776b0, L_0x7fc308577150, C4<0>, C4<0>;
L_0x7fc308576b40 .functor XOR 1, L_0x7fc308576ab0, L_0x7fc3085771f0, C4<0>, C4<0>;
L_0x7fc308577390 .functor AND 1, L_0x7fc3085776b0, L_0x7fc308577150, C4<1>, C4<1>;
L_0x7fc3085774c0 .functor AND 1, L_0x7fc308576ab0, L_0x7fc3085771f0, C4<1>, C4<1>;
L_0x7fc308577570 .functor OR 1, L_0x7fc308577390, L_0x7fc3085774c0, C4<0>, C4<0>;
v0x7fc3081eb7b0_0 .net "a", 0 0, L_0x7fc3085776b0;  1 drivers
v0x7fc3081eb840_0 .net "b", 0 0, L_0x7fc308577150;  1 drivers
v0x7fc3081eb8e0_0 .net "cin", 0 0, L_0x7fc3085771f0;  1 drivers
v0x7fc3081eb970_0 .net "cout", 0 0, L_0x7fc308577570;  1 drivers
v0x7fc3081eba10_0 .net "s", 0 0, L_0x7fc308576b40;  1 drivers
v0x7fc3081ebaf0_0 .net "t1", 0 0, L_0x7fc308576ab0;  1 drivers
v0x7fc3081ebb90_0 .net "t2", 0 0, L_0x7fc308577390;  1 drivers
v0x7fc3081ebc30_0 .net "t3", 0 0, L_0x7fc3085774c0;  1 drivers
S_0x7fc3081ebd50 .scope generate, "loop[25]" "loop[25]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081ebf10 .param/l "i" 1 5 6, +C4<011001>;
S_0x7fc3081ebfb0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ebd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308577290 .functor XOR 1, L_0x7fc308577d50, L_0x7fc308577df0, C4<0>, C4<0>;
L_0x7fc308577320 .functor XOR 1, L_0x7fc308577290, L_0x7fc308577750, C4<0>, C4<0>;
L_0x7fc308577a30 .functor AND 1, L_0x7fc308577d50, L_0x7fc308577df0, C4<1>, C4<1>;
L_0x7fc308577b60 .functor AND 1, L_0x7fc308577290, L_0x7fc308577750, C4<1>, C4<1>;
L_0x7fc308577c10 .functor OR 1, L_0x7fc308577a30, L_0x7fc308577b60, C4<0>, C4<0>;
v0x7fc3081ec220_0 .net "a", 0 0, L_0x7fc308577d50;  1 drivers
v0x7fc3081ec2b0_0 .net "b", 0 0, L_0x7fc308577df0;  1 drivers
v0x7fc3081ec350_0 .net "cin", 0 0, L_0x7fc308577750;  1 drivers
v0x7fc3081ec3e0_0 .net "cout", 0 0, L_0x7fc308577c10;  1 drivers
v0x7fc3081ec480_0 .net "s", 0 0, L_0x7fc308577320;  1 drivers
v0x7fc3081ec560_0 .net "t1", 0 0, L_0x7fc308577290;  1 drivers
v0x7fc3081ec600_0 .net "t2", 0 0, L_0x7fc308577a30;  1 drivers
v0x7fc3081ec6a0_0 .net "t3", 0 0, L_0x7fc308577b60;  1 drivers
S_0x7fc3081ec7c0 .scope generate, "loop[26]" "loop[26]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081ec980 .param/l "i" 1 5 6, +C4<011010>;
S_0x7fc3081eca20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ec7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085777f0 .functor XOR 1, L_0x7fc3085783e0, L_0x7fc308577e90, C4<0>, C4<0>;
L_0x7fc308577880 .functor XOR 1, L_0x7fc3085777f0, L_0x7fc308577f30, C4<0>, C4<0>;
L_0x7fc308578100 .functor AND 1, L_0x7fc3085783e0, L_0x7fc308577e90, C4<1>, C4<1>;
L_0x7fc3085781f0 .functor AND 1, L_0x7fc3085777f0, L_0x7fc308577f30, C4<1>, C4<1>;
L_0x7fc3085782a0 .functor OR 1, L_0x7fc308578100, L_0x7fc3085781f0, C4<0>, C4<0>;
v0x7fc3081ecc90_0 .net "a", 0 0, L_0x7fc3085783e0;  1 drivers
v0x7fc3081ecd20_0 .net "b", 0 0, L_0x7fc308577e90;  1 drivers
v0x7fc3081ecdc0_0 .net "cin", 0 0, L_0x7fc308577f30;  1 drivers
v0x7fc3081ece50_0 .net "cout", 0 0, L_0x7fc3085782a0;  1 drivers
v0x7fc3081ecef0_0 .net "s", 0 0, L_0x7fc308577880;  1 drivers
v0x7fc3081ecfd0_0 .net "t1", 0 0, L_0x7fc3085777f0;  1 drivers
v0x7fc3081ed070_0 .net "t2", 0 0, L_0x7fc308578100;  1 drivers
v0x7fc3081ed110_0 .net "t3", 0 0, L_0x7fc3085781f0;  1 drivers
S_0x7fc3081ed230 .scope generate, "loop[27]" "loop[27]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081ed3f0 .param/l "i" 1 5 6, +C4<011011>;
S_0x7fc3081ed490 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ed230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308577fd0 .functor XOR 1, L_0x7fc308578a90, L_0x7fc308578b30, C4<0>, C4<0>;
L_0x7fc308578060 .functor XOR 1, L_0x7fc308577fd0, L_0x7fc308578480, C4<0>, C4<0>;
L_0x7fc308578770 .functor AND 1, L_0x7fc308578a90, L_0x7fc308578b30, C4<1>, C4<1>;
L_0x7fc3085788a0 .functor AND 1, L_0x7fc308577fd0, L_0x7fc308578480, C4<1>, C4<1>;
L_0x7fc308578950 .functor OR 1, L_0x7fc308578770, L_0x7fc3085788a0, C4<0>, C4<0>;
v0x7fc3081ed700_0 .net "a", 0 0, L_0x7fc308578a90;  1 drivers
v0x7fc3081ed790_0 .net "b", 0 0, L_0x7fc308578b30;  1 drivers
v0x7fc3081ed830_0 .net "cin", 0 0, L_0x7fc308578480;  1 drivers
v0x7fc3081ed8c0_0 .net "cout", 0 0, L_0x7fc308578950;  1 drivers
v0x7fc3081ed960_0 .net "s", 0 0, L_0x7fc308578060;  1 drivers
v0x7fc3081eda40_0 .net "t1", 0 0, L_0x7fc308577fd0;  1 drivers
v0x7fc3081edae0_0 .net "t2", 0 0, L_0x7fc308578770;  1 drivers
v0x7fc3081edb80_0 .net "t3", 0 0, L_0x7fc3085788a0;  1 drivers
S_0x7fc3081edca0 .scope generate, "loop[28]" "loop[28]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081ede60 .param/l "i" 1 5 6, +C4<011100>;
S_0x7fc3081edf00 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081edca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308578520 .functor XOR 1, L_0x7fc308579120, L_0x7fc308578bd0, C4<0>, C4<0>;
L_0x7fc3085785b0 .functor XOR 1, L_0x7fc308578520, L_0x7fc308578c70, C4<0>, C4<0>;
L_0x7fc3085786a0 .functor AND 1, L_0x7fc308579120, L_0x7fc308578bd0, C4<1>, C4<1>;
L_0x7fc308578f30 .functor AND 1, L_0x7fc308578520, L_0x7fc308578c70, C4<1>, C4<1>;
L_0x7fc308578fe0 .functor OR 1, L_0x7fc3085786a0, L_0x7fc308578f30, C4<0>, C4<0>;
v0x7fc3081ee170_0 .net "a", 0 0, L_0x7fc308579120;  1 drivers
v0x7fc3081ee200_0 .net "b", 0 0, L_0x7fc308578bd0;  1 drivers
v0x7fc3081ee2a0_0 .net "cin", 0 0, L_0x7fc308578c70;  1 drivers
v0x7fc3081ee330_0 .net "cout", 0 0, L_0x7fc308578fe0;  1 drivers
v0x7fc3081ee3d0_0 .net "s", 0 0, L_0x7fc3085785b0;  1 drivers
v0x7fc3081ee4b0_0 .net "t1", 0 0, L_0x7fc308578520;  1 drivers
v0x7fc3081ee550_0 .net "t2", 0 0, L_0x7fc3085786a0;  1 drivers
v0x7fc3081ee5f0_0 .net "t3", 0 0, L_0x7fc308578f30;  1 drivers
S_0x7fc3081ee710 .scope generate, "loop[29]" "loop[29]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081ee8d0 .param/l "i" 1 5 6, +C4<011101>;
S_0x7fc3081ee970 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ee710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308578d10 .functor XOR 1, L_0x7fc3085797c0, L_0x7fc308579860, C4<0>, C4<0>;
L_0x7fc308578da0 .functor XOR 1, L_0x7fc308578d10, L_0x7fc308573050, C4<0>, C4<0>;
L_0x7fc3085794c0 .functor AND 1, L_0x7fc3085797c0, L_0x7fc308579860, C4<1>, C4<1>;
L_0x7fc3085795d0 .functor AND 1, L_0x7fc308578d10, L_0x7fc308573050, C4<1>, C4<1>;
L_0x7fc308579680 .functor OR 1, L_0x7fc3085794c0, L_0x7fc3085795d0, C4<0>, C4<0>;
v0x7fc3081eebe0_0 .net "a", 0 0, L_0x7fc3085797c0;  1 drivers
v0x7fc3081eec70_0 .net "b", 0 0, L_0x7fc308579860;  1 drivers
v0x7fc3081eed10_0 .net "cin", 0 0, L_0x7fc308573050;  1 drivers
v0x7fc3081eeda0_0 .net "cout", 0 0, L_0x7fc308579680;  1 drivers
v0x7fc3081eee40_0 .net "s", 0 0, L_0x7fc308578da0;  1 drivers
v0x7fc3081eef20_0 .net "t1", 0 0, L_0x7fc308578d10;  1 drivers
v0x7fc3081eefc0_0 .net "t2", 0 0, L_0x7fc3085794c0;  1 drivers
v0x7fc3081ef060_0 .net "t3", 0 0, L_0x7fc3085795d0;  1 drivers
S_0x7fc3081ef180 .scope generate, "loop[30]" "loop[30]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081ef340 .param/l "i" 1 5 6, +C4<011110>;
S_0x7fc3081ef3e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ef180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085730f0 .functor XOR 1, L_0x7fc308579c50, L_0x7fc308579900, C4<0>, C4<0>;
L_0x7fc308573180 .functor XOR 1, L_0x7fc3085730f0, L_0x7fc3085799a0, C4<0>, C4<0>;
L_0x7fc308579200 .functor AND 1, L_0x7fc308579c50, L_0x7fc308579900, C4<1>, C4<1>;
L_0x7fc308579310 .functor AND 1, L_0x7fc3085730f0, L_0x7fc3085799a0, C4<1>, C4<1>;
L_0x7fc3085793c0 .functor OR 1, L_0x7fc308579200, L_0x7fc308579310, C4<0>, C4<0>;
v0x7fc3081ef650_0 .net "a", 0 0, L_0x7fc308579c50;  1 drivers
v0x7fc3081ef6e0_0 .net "b", 0 0, L_0x7fc308579900;  1 drivers
v0x7fc3081ef780_0 .net "cin", 0 0, L_0x7fc3085799a0;  1 drivers
v0x7fc3081ef810_0 .net "cout", 0 0, L_0x7fc3085793c0;  1 drivers
v0x7fc3081ef8b0_0 .net "s", 0 0, L_0x7fc308573180;  1 drivers
v0x7fc3081ef990_0 .net "t1", 0 0, L_0x7fc3085730f0;  1 drivers
v0x7fc3081efa30_0 .net "t2", 0 0, L_0x7fc308579200;  1 drivers
v0x7fc3081efad0_0 .net "t3", 0 0, L_0x7fc308579310;  1 drivers
S_0x7fc3081efbf0 .scope generate, "loop[31]" "loop[31]" 5 6, 5 6 0, S_0x7fc308174940;
 .timescale -9 -12;
P_0x7fc3081efdb0 .param/l "i" 1 5 6, +C4<011111>;
S_0x7fc3081efe50 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081efbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308579a40 .functor XOR 1, L_0x7fc30857a300, L_0x7fc30857a3a0, C4<0>, C4<0>;
L_0x7fc308579ad0 .functor XOR 1, L_0x7fc308579a40, L_0x7fc308579cf0, C4<0>, C4<0>;
L_0x7fc308579fe0 .functor AND 1, L_0x7fc30857a300, L_0x7fc30857a3a0, C4<1>, C4<1>;
L_0x7fc30857a110 .functor AND 1, L_0x7fc308579a40, L_0x7fc308579cf0, C4<1>, C4<1>;
L_0x7fc30857a1c0 .functor OR 1, L_0x7fc308579fe0, L_0x7fc30857a110, C4<0>, C4<0>;
v0x7fc3081f00c0_0 .net "a", 0 0, L_0x7fc30857a300;  1 drivers
v0x7fc3081f0150_0 .net "b", 0 0, L_0x7fc30857a3a0;  1 drivers
v0x7fc3081f01f0_0 .net "cin", 0 0, L_0x7fc308579cf0;  1 drivers
v0x7fc3081f0280_0 .net "cout", 0 0, L_0x7fc30857a1c0;  1 drivers
v0x7fc3081f0320_0 .net "s", 0 0, L_0x7fc308579ad0;  1 drivers
v0x7fc3081f0400_0 .net "t1", 0 0, L_0x7fc308579a40;  1 drivers
v0x7fc3081f04a0_0 .net "t2", 0 0, L_0x7fc308579fe0;  1 drivers
v0x7fc3081f0540_0 .net "t3", 0 0, L_0x7fc30857a110;  1 drivers
S_0x7fc3081f1020 .scope module, "sub2" "rcs" 8 6, 7 1 0, S_0x7fc308159850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "d";
    .port_info 3 /OUTPUT 1 "borrow";
P_0x7fc3081f11e0 .param/l "W" 0 7 1, +C4<00000000000000000000000000100000>;
L_0x7fc308588420 .functor NOT 32, v0x7fc308543f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc308596530 .functor NOT 1, L_0x7fc308596f30, C4<0>, C4<0>, C4<0>;
v0x7fc30850ab10_0 .net "a", 31 0, L_0x7fc308581890;  alias, 1 drivers
v0x7fc30850abe0_0 .net "b", 31 0, v0x7fc308543f90_0;  alias, 1 drivers
v0x7fc30850ac70_0 .net "b_inv", 31 0, L_0x7fc308588420;  1 drivers
v0x7fc30850ad00_0 .net8 "borrow", 0 0, RS_0x7fc300050a48;  alias, 2 drivers
v0x7fc30850adb0_0 .net "cout", 0 0, L_0x7fc308596f30;  1 drivers
v0x7fc30850ae80_0 .net "d", 31 0, L_0x7fc30858f700;  alias, 1 drivers
S_0x7fc3081f1360 .scope module, "add" "rca" 7 6, 5 1 0, S_0x7fc3081f1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "cout";
P_0x7fc3081f1530 .param/l "W" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fc300078128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc308596e80 .functor BUFZ 1, L_0x7fc300078128, C4<0>, C4<0>, C4<0>;
v0x7fc30850a5d0_0 .net *"_ivl_229", 0 0, L_0x7fc308596e80;  1 drivers
v0x7fc30850a670_0 .net "a", 31 0, L_0x7fc308581890;  alias, 1 drivers
v0x7fc30850a710_0 .net "b", 31 0, L_0x7fc308588420;  alias, 1 drivers
v0x7fc30850a7c0_0 .net "c", 32 0, L_0x7fc308595c30;  1 drivers
v0x7fc30850a860_0 .net "cin", 0 0, L_0x7fc300078128;  1 drivers
v0x7fc30850a940_0 .net "cout", 0 0, L_0x7fc308596f30;  alias, 1 drivers
v0x7fc30850a9e0_0 .net "s", 31 0, L_0x7fc30858f700;  alias, 1 drivers
L_0x7fc3085893c0 .part L_0x7fc308581890, 0, 1;
L_0x7fc308589460 .part L_0x7fc308588420, 0, 1;
L_0x7fc308589500 .part L_0x7fc308595c30, 0, 1;
L_0x7fc308589950 .part L_0x7fc308581890, 1, 1;
L_0x7fc3085899f0 .part L_0x7fc308588420, 1, 1;
L_0x7fc308589b40 .part L_0x7fc308595c30, 1, 1;
L_0x7fc308589fc0 .part L_0x7fc308581890, 2, 1;
L_0x7fc30858a0a0 .part L_0x7fc308588420, 2, 1;
L_0x7fc30858a140 .part L_0x7fc308595c30, 2, 1;
L_0x7fc30858a5a0 .part L_0x7fc308581890, 3, 1;
L_0x7fc30858a740 .part L_0x7fc308588420, 3, 1;
L_0x7fc30858a840 .part L_0x7fc308595c30, 3, 1;
L_0x7fc30858ac40 .part L_0x7fc308581890, 4, 1;
L_0x7fc30858ad50 .part L_0x7fc308588420, 4, 1;
L_0x7fc30858adf0 .part L_0x7fc308595c30, 4, 1;
L_0x7fc30858b240 .part L_0x7fc308581890, 5, 1;
L_0x7fc30858b2e0 .part L_0x7fc308588420, 5, 1;
L_0x7fc30858b510 .part L_0x7fc308595c30, 5, 1;
L_0x7fc30858b8b0 .part L_0x7fc308581890, 6, 1;
L_0x7fc30858b9f0 .part L_0x7fc308588420, 6, 1;
L_0x7fc30858ba90 .part L_0x7fc308595c30, 6, 1;
L_0x7fc30858beb0 .part L_0x7fc308581890, 7, 1;
L_0x7fc30858bf50 .part L_0x7fc308588420, 7, 1;
L_0x7fc30858c0b0 .part L_0x7fc308595c30, 7, 1;
L_0x7fc30858c510 .part L_0x7fc308581890, 8, 1;
L_0x7fc30858c680 .part L_0x7fc308588420, 8, 1;
L_0x7fc30858c720 .part L_0x7fc308595c30, 8, 1;
L_0x7fc30858cb20 .part L_0x7fc308581890, 9, 1;
L_0x7fc30858cbc0 .part L_0x7fc308588420, 9, 1;
L_0x7fc30858cd50 .part L_0x7fc308595c30, 9, 1;
L_0x7fc30858d120 .part L_0x7fc308581890, 10, 1;
L_0x7fc30858d2c0 .part L_0x7fc308588420, 10, 1;
L_0x7fc30858d360 .part L_0x7fc308595c30, 10, 1;
L_0x7fc30858d7c0 .part L_0x7fc308581890, 11, 1;
L_0x7fc30858a640 .part L_0x7fc308588420, 11, 1;
L_0x7fc30858d400 .part L_0x7fc308595c30, 11, 1;
L_0x7fc30858df50 .part L_0x7fc308581890, 12, 1;
L_0x7fc30858da60 .part L_0x7fc308588420, 12, 1;
L_0x7fc30858e120 .part L_0x7fc308595c30, 12, 1;
L_0x7fc30858e600 .part L_0x7fc308581890, 13, 1;
L_0x7fc30858e6a0 .part L_0x7fc308588420, 13, 1;
L_0x7fc30858b380 .part L_0x7fc308595c30, 13, 1;
L_0x7fc30858ed90 .part L_0x7fc308581890, 14, 1;
L_0x7fc30858e940 .part L_0x7fc308588420, 14, 1;
L_0x7fc30858e9e0 .part L_0x7fc308595c30, 14, 1;
L_0x7fc30858f440 .part L_0x7fc308581890, 15, 1;
L_0x7fc30858f4e0 .part L_0x7fc308588420, 15, 1;
L_0x7fc30858ee30 .part L_0x7fc308595c30, 15, 1;
L_0x7fc30858fbb0 .part L_0x7fc308581890, 16, 1;
L_0x7fc30858f580 .part L_0x7fc308588420, 16, 1;
L_0x7fc30858f620 .part L_0x7fc308595c30, 16, 1;
L_0x7fc308590270 .part L_0x7fc308581890, 17, 1;
L_0x7fc308590310 .part L_0x7fc308588420, 17, 1;
L_0x7fc30858fc50 .part L_0x7fc308595c30, 17, 1;
L_0x7fc308590900 .part L_0x7fc308581890, 18, 1;
L_0x7fc3085903b0 .part L_0x7fc308588420, 18, 1;
L_0x7fc308590450 .part L_0x7fc308595c30, 18, 1;
L_0x7fc308590fa0 .part L_0x7fc308581890, 19, 1;
L_0x7fc308591040 .part L_0x7fc308588420, 19, 1;
L_0x7fc3085909a0 .part L_0x7fc308595c30, 19, 1;
L_0x7fc308591640 .part L_0x7fc308581890, 20, 1;
L_0x7fc3085910e0 .part L_0x7fc308588420, 20, 1;
L_0x7fc308591180 .part L_0x7fc308595c30, 20, 1;
L_0x7fc308591cf0 .part L_0x7fc308581890, 21, 1;
L_0x7fc308591d90 .part L_0x7fc308588420, 21, 1;
L_0x7fc3085916e0 .part L_0x7fc308595c30, 21, 1;
L_0x7fc308592350 .part L_0x7fc308581890, 22, 1;
L_0x7fc308591e30 .part L_0x7fc308588420, 22, 1;
L_0x7fc308591ed0 .part L_0x7fc308595c30, 22, 1;
L_0x7fc3085929f0 .part L_0x7fc308581890, 23, 1;
L_0x7fc308592a90 .part L_0x7fc308588420, 23, 1;
L_0x7fc3085923f0 .part L_0x7fc308595c30, 23, 1;
L_0x7fc308593090 .part L_0x7fc308581890, 24, 1;
L_0x7fc308592b30 .part L_0x7fc308588420, 24, 1;
L_0x7fc308592bd0 .part L_0x7fc308595c30, 24, 1;
L_0x7fc308593730 .part L_0x7fc308581890, 25, 1;
L_0x7fc3085937d0 .part L_0x7fc308588420, 25, 1;
L_0x7fc308593130 .part L_0x7fc308595c30, 25, 1;
L_0x7fc308593dc0 .part L_0x7fc308581890, 26, 1;
L_0x7fc308593870 .part L_0x7fc308588420, 26, 1;
L_0x7fc308593910 .part L_0x7fc308595c30, 26, 1;
L_0x7fc308594470 .part L_0x7fc308581890, 27, 1;
L_0x7fc30858d860 .part L_0x7fc308588420, 27, 1;
L_0x7fc30858d900 .part L_0x7fc308595c30, 27, 1;
L_0x7fc308594910 .part L_0x7fc308581890, 28, 1;
L_0x7fc308594510 .part L_0x7fc308588420, 28, 1;
L_0x7fc3085945b0 .part L_0x7fc308595c30, 28, 1;
L_0x7fc308594fb0 .part L_0x7fc308581890, 29, 1;
L_0x7fc308595050 .part L_0x7fc308588420, 29, 1;
L_0x7fc30858e740 .part L_0x7fc308595c30, 29, 1;
L_0x7fc308595440 .part L_0x7fc308581890, 30, 1;
L_0x7fc3085950f0 .part L_0x7fc308588420, 30, 1;
L_0x7fc308595190 .part L_0x7fc308595c30, 30, 1;
L_0x7fc308595af0 .part L_0x7fc308581890, 31, 1;
L_0x7fc308595b90 .part L_0x7fc308588420, 31, 1;
L_0x7fc3085954e0 .part L_0x7fc308595c30, 31, 1;
LS_0x7fc30858f700_0_0 .concat8 [ 1 1 1 1], L_0x7fc308588540, L_0x7fc308589610, L_0x7fc308589c50, L_0x7fc30858a2a0;
LS_0x7fc30858f700_0_4 .concat8 [ 1 1 1 1], L_0x7fc30858a950, L_0x7fc30858af10, L_0x7fc30858ae90, L_0x7fc30858b950;
LS_0x7fc30858f700_0_8 .concat8 [ 1 1 1 1], L_0x7fc308587500, L_0x7fc30858c5b0, L_0x7fc30858c7c0, L_0x7fc30858d250;
LS_0x7fc30858f700_0_12 .concat8 [ 1 1 1 1], L_0x7fc30858db80, L_0x7fc30858e010, L_0x7fc30858e230, L_0x7fc30858f030;
LS_0x7fc30858f700_0_16 .concat8 [ 1 1 1 1], L_0x7fc30858c150, L_0x7fc30858fe60, L_0x7fc30858fd80, L_0x7fc308590b90;
LS_0x7fc30858f700_0_20 .concat8 [ 1 1 1 1], L_0x7fc308590ad0, L_0x7fc3085918e0, L_0x7fc308591810, L_0x7fc308592620;
LS_0x7fc30858f700_0_24 .concat8 [ 1 1 1 1], L_0x7fc308592520, L_0x7fc308592d00, L_0x7fc308593260, L_0x7fc308593a40;
LS_0x7fc30858f700_0_28 .concat8 [ 1 1 1 1], L_0x7fc308593e60, L_0x7fc3085946e0, L_0x7fc30858e870, L_0x7fc3085952c0;
LS_0x7fc30858f700_1_0 .concat8 [ 4 4 4 4], LS_0x7fc30858f700_0_0, LS_0x7fc30858f700_0_4, LS_0x7fc30858f700_0_8, LS_0x7fc30858f700_0_12;
LS_0x7fc30858f700_1_4 .concat8 [ 4 4 4 4], LS_0x7fc30858f700_0_16, LS_0x7fc30858f700_0_20, LS_0x7fc30858f700_0_24, LS_0x7fc30858f700_0_28;
L_0x7fc30858f700 .concat8 [ 16 16 0 0], LS_0x7fc30858f700_1_0, LS_0x7fc30858f700_1_4;
LS_0x7fc308595c30_0_0 .concat8 [ 1 1 1 1], L_0x7fc308596e80, L_0x7fc3085892d0, L_0x7fc308589860, L_0x7fc308589ea0;
LS_0x7fc308595c30_0_4 .concat8 [ 1 1 1 1], L_0x7fc30858a4b0, L_0x7fc30858ab20, L_0x7fc30858b120, L_0x7fc30858b790;
LS_0x7fc308595c30_0_8 .concat8 [ 1 1 1 1], L_0x7fc30858bdc0, L_0x7fc30858c3f0, L_0x7fc30858ca00, L_0x7fc30858d000;
LS_0x7fc308595c30_0_12 .concat8 [ 1 1 1 1], L_0x7fc30858d680, L_0x7fc30858de10, L_0x7fc30858e4c0, L_0x7fc30858ec50;
LS_0x7fc308595c30_0_16 .concat8 [ 1 1 1 1], L_0x7fc30858f300, L_0x7fc30858faa0, L_0x7fc308590130, L_0x7fc3085907c0;
LS_0x7fc308595c30_0_20 .concat8 [ 1 1 1 1], L_0x7fc308590e60, L_0x7fc308591500, L_0x7fc308591bb0, L_0x7fc308592240;
LS_0x7fc308595c30_0_24 .concat8 [ 1 1 1 1], L_0x7fc3085928b0, L_0x7fc308592f50, L_0x7fc3085935f0, L_0x7fc308593c80;
LS_0x7fc308595c30_0_28 .concat8 [ 1 1 1 1], L_0x7fc308594330, L_0x7fc3085947f0, L_0x7fc308594e70, L_0x7fc308594bb0;
LS_0x7fc308595c30_0_32 .concat8 [ 1 0 0 0], L_0x7fc3085959b0;
LS_0x7fc308595c30_1_0 .concat8 [ 4 4 4 4], LS_0x7fc308595c30_0_0, LS_0x7fc308595c30_0_4, LS_0x7fc308595c30_0_8, LS_0x7fc308595c30_0_12;
LS_0x7fc308595c30_1_4 .concat8 [ 4 4 4 4], LS_0x7fc308595c30_0_16, LS_0x7fc308595c30_0_20, LS_0x7fc308595c30_0_24, LS_0x7fc308595c30_0_28;
LS_0x7fc308595c30_1_8 .concat8 [ 1 0 0 0], LS_0x7fc308595c30_0_32;
L_0x7fc308595c30 .concat8 [ 16 16 1 0], LS_0x7fc308595c30_1_0, LS_0x7fc308595c30_1_4, LS_0x7fc308595c30_1_8;
L_0x7fc308596f30 .part L_0x7fc308595c30, 32, 1;
S_0x7fc3081f1600 .scope generate, "loop[0]" "loop[0]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f17e0 .param/l "i" 1 5 6, +C4<00>;
S_0x7fc3081f1880 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f1600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085884d0 .functor XOR 1, L_0x7fc3085893c0, L_0x7fc308589460, C4<0>, C4<0>;
L_0x7fc308588540 .functor XOR 1, L_0x7fc3085884d0, L_0x7fc308589500, C4<0>, C4<0>;
L_0x7fc3085885f0 .functor AND 1, L_0x7fc3085893c0, L_0x7fc308589460, C4<1>, C4<1>;
L_0x7fc308589220 .functor AND 1, L_0x7fc3085884d0, L_0x7fc308589500, C4<1>, C4<1>;
L_0x7fc3085892d0 .functor OR 1, L_0x7fc3085885f0, L_0x7fc308589220, C4<0>, C4<0>;
v0x7fc3081f1af0_0 .net "a", 0 0, L_0x7fc3085893c0;  1 drivers
v0x7fc3081f1ba0_0 .net "b", 0 0, L_0x7fc308589460;  1 drivers
v0x7fc3081f1c40_0 .net "cin", 0 0, L_0x7fc308589500;  1 drivers
v0x7fc3081f1cf0_0 .net "cout", 0 0, L_0x7fc3085892d0;  1 drivers
v0x7fc3081f1d90_0 .net "s", 0 0, L_0x7fc308588540;  1 drivers
v0x7fc3081f1e70_0 .net "t1", 0 0, L_0x7fc3085884d0;  1 drivers
v0x7fc3081f1f10_0 .net "t2", 0 0, L_0x7fc3085885f0;  1 drivers
v0x7fc3081f1fb0_0 .net "t3", 0 0, L_0x7fc308589220;  1 drivers
S_0x7fc3081f20d0 .scope generate, "loop[1]" "loop[1]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f2290 .param/l "i" 1 5 6, +C4<01>;
S_0x7fc3081f2310 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f20d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085895a0 .functor XOR 1, L_0x7fc308589950, L_0x7fc3085899f0, C4<0>, C4<0>;
L_0x7fc308589610 .functor XOR 1, L_0x7fc3085895a0, L_0x7fc308589b40, C4<0>, C4<0>;
L_0x7fc3085896c0 .functor AND 1, L_0x7fc308589950, L_0x7fc3085899f0, C4<1>, C4<1>;
L_0x7fc3085897b0 .functor AND 1, L_0x7fc3085895a0, L_0x7fc308589b40, C4<1>, C4<1>;
L_0x7fc308589860 .functor OR 1, L_0x7fc3085896c0, L_0x7fc3085897b0, C4<0>, C4<0>;
v0x7fc3081f2580_0 .net "a", 0 0, L_0x7fc308589950;  1 drivers
v0x7fc3081f2610_0 .net "b", 0 0, L_0x7fc3085899f0;  1 drivers
v0x7fc3081f26b0_0 .net "cin", 0 0, L_0x7fc308589b40;  1 drivers
v0x7fc3081f2760_0 .net "cout", 0 0, L_0x7fc308589860;  1 drivers
v0x7fc3081f2800_0 .net "s", 0 0, L_0x7fc308589610;  1 drivers
v0x7fc3081f28e0_0 .net "t1", 0 0, L_0x7fc3085895a0;  1 drivers
v0x7fc3081f2980_0 .net "t2", 0 0, L_0x7fc3085896c0;  1 drivers
v0x7fc3081f2a20_0 .net "t3", 0 0, L_0x7fc3085897b0;  1 drivers
S_0x7fc3081f2b40 .scope generate, "loop[2]" "loop[2]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f2d20 .param/l "i" 1 5 6, +C4<010>;
S_0x7fc3081f2da0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f2b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308589be0 .functor XOR 1, L_0x7fc308589fc0, L_0x7fc30858a0a0, C4<0>, C4<0>;
L_0x7fc308589c50 .functor XOR 1, L_0x7fc308589be0, L_0x7fc30858a140, C4<0>, C4<0>;
L_0x7fc308589d00 .functor AND 1, L_0x7fc308589fc0, L_0x7fc30858a0a0, C4<1>, C4<1>;
L_0x7fc308589df0 .functor AND 1, L_0x7fc308589be0, L_0x7fc30858a140, C4<1>, C4<1>;
L_0x7fc308589ea0 .functor OR 1, L_0x7fc308589d00, L_0x7fc308589df0, C4<0>, C4<0>;
v0x7fc3081f2fe0_0 .net "a", 0 0, L_0x7fc308589fc0;  1 drivers
v0x7fc3081f3090_0 .net "b", 0 0, L_0x7fc30858a0a0;  1 drivers
v0x7fc3081f3130_0 .net "cin", 0 0, L_0x7fc30858a140;  1 drivers
v0x7fc3081f31e0_0 .net "cout", 0 0, L_0x7fc308589ea0;  1 drivers
v0x7fc3081f3280_0 .net "s", 0 0, L_0x7fc308589c50;  1 drivers
v0x7fc3081f3360_0 .net "t1", 0 0, L_0x7fc308589be0;  1 drivers
v0x7fc3081f3400_0 .net "t2", 0 0, L_0x7fc308589d00;  1 drivers
v0x7fc3081f34a0_0 .net "t3", 0 0, L_0x7fc308589df0;  1 drivers
S_0x7fc3081f35c0 .scope generate, "loop[3]" "loop[3]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f3780 .param/l "i" 1 5 6, +C4<011>;
S_0x7fc3081f3810 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f35c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858a230 .functor XOR 1, L_0x7fc30858a5a0, L_0x7fc30858a740, C4<0>, C4<0>;
L_0x7fc30858a2a0 .functor XOR 1, L_0x7fc30858a230, L_0x7fc30858a840, C4<0>, C4<0>;
L_0x7fc30858a310 .functor AND 1, L_0x7fc30858a5a0, L_0x7fc30858a740, C4<1>, C4<1>;
L_0x7fc30858a400 .functor AND 1, L_0x7fc30858a230, L_0x7fc30858a840, C4<1>, C4<1>;
L_0x7fc30858a4b0 .functor OR 1, L_0x7fc30858a310, L_0x7fc30858a400, C4<0>, C4<0>;
v0x7fc3081f3a50_0 .net "a", 0 0, L_0x7fc30858a5a0;  1 drivers
v0x7fc3081f3b00_0 .net "b", 0 0, L_0x7fc30858a740;  1 drivers
v0x7fc3081f3ba0_0 .net "cin", 0 0, L_0x7fc30858a840;  1 drivers
v0x7fc3081f3c50_0 .net "cout", 0 0, L_0x7fc30858a4b0;  1 drivers
v0x7fc3081f3cf0_0 .net "s", 0 0, L_0x7fc30858a2a0;  1 drivers
v0x7fc3081f3dd0_0 .net "t1", 0 0, L_0x7fc30858a230;  1 drivers
v0x7fc3081f3e70_0 .net "t2", 0 0, L_0x7fc30858a310;  1 drivers
v0x7fc3081f3f10_0 .net "t3", 0 0, L_0x7fc30858a400;  1 drivers
S_0x7fc3081f4030 .scope generate, "loop[4]" "loop[4]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f4230 .param/l "i" 1 5 6, +C4<0100>;
S_0x7fc3081f42b0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f4030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858a8e0 .functor XOR 1, L_0x7fc30858ac40, L_0x7fc30858ad50, C4<0>, C4<0>;
L_0x7fc30858a950 .functor XOR 1, L_0x7fc30858a8e0, L_0x7fc30858adf0, C4<0>, C4<0>;
L_0x7fc30858a9c0 .functor AND 1, L_0x7fc30858ac40, L_0x7fc30858ad50, C4<1>, C4<1>;
L_0x7fc30858aa70 .functor AND 1, L_0x7fc30858a8e0, L_0x7fc30858adf0, C4<1>, C4<1>;
L_0x7fc30858ab20 .functor OR 1, L_0x7fc30858a9c0, L_0x7fc30858aa70, C4<0>, C4<0>;
v0x7fc3081f4520_0 .net "a", 0 0, L_0x7fc30858ac40;  1 drivers
v0x7fc3081f45b0_0 .net "b", 0 0, L_0x7fc30858ad50;  1 drivers
v0x7fc3081f4640_0 .net "cin", 0 0, L_0x7fc30858adf0;  1 drivers
v0x7fc3081f46f0_0 .net "cout", 0 0, L_0x7fc30858ab20;  1 drivers
v0x7fc3081f4780_0 .net "s", 0 0, L_0x7fc30858a950;  1 drivers
v0x7fc3081f4860_0 .net "t1", 0 0, L_0x7fc30858a8e0;  1 drivers
v0x7fc3081f4900_0 .net "t2", 0 0, L_0x7fc30858a9c0;  1 drivers
v0x7fc3081f49a0_0 .net "t3", 0 0, L_0x7fc30858aa70;  1 drivers
S_0x7fc3081f4ac0 .scope generate, "loop[5]" "loop[5]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f4c80 .param/l "i" 1 5 6, +C4<0101>;
S_0x7fc3081f4d10 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f4ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858ace0 .functor XOR 1, L_0x7fc30858b240, L_0x7fc30858b2e0, C4<0>, C4<0>;
L_0x7fc30858af10 .functor XOR 1, L_0x7fc30858ace0, L_0x7fc30858b510, C4<0>, C4<0>;
L_0x7fc30858af80 .functor AND 1, L_0x7fc30858b240, L_0x7fc30858b2e0, C4<1>, C4<1>;
L_0x7fc30858b070 .functor AND 1, L_0x7fc30858ace0, L_0x7fc30858b510, C4<1>, C4<1>;
L_0x7fc30858b120 .functor OR 1, L_0x7fc30858af80, L_0x7fc30858b070, C4<0>, C4<0>;
v0x7fc3081f4f50_0 .net "a", 0 0, L_0x7fc30858b240;  1 drivers
v0x7fc3081f5000_0 .net "b", 0 0, L_0x7fc30858b2e0;  1 drivers
v0x7fc3081f50a0_0 .net "cin", 0 0, L_0x7fc30858b510;  1 drivers
v0x7fc3081f5150_0 .net "cout", 0 0, L_0x7fc30858b120;  1 drivers
v0x7fc3081f51f0_0 .net "s", 0 0, L_0x7fc30858af10;  1 drivers
v0x7fc3081f52d0_0 .net "t1", 0 0, L_0x7fc30858ace0;  1 drivers
v0x7fc3081f5370_0 .net "t2", 0 0, L_0x7fc30858af80;  1 drivers
v0x7fc3081f5410_0 .net "t3", 0 0, L_0x7fc30858b070;  1 drivers
S_0x7fc3081f5530 .scope generate, "loop[6]" "loop[6]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f56f0 .param/l "i" 1 5 6, +C4<0110>;
S_0x7fc3081f5780 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f5530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308589a90 .functor XOR 1, L_0x7fc30858b8b0, L_0x7fc30858b9f0, C4<0>, C4<0>;
L_0x7fc30858ae90 .functor XOR 1, L_0x7fc308589a90, L_0x7fc30858ba90, C4<0>, C4<0>;
L_0x7fc30858b5f0 .functor AND 1, L_0x7fc30858b8b0, L_0x7fc30858b9f0, C4<1>, C4<1>;
L_0x7fc30858b6e0 .functor AND 1, L_0x7fc308589a90, L_0x7fc30858ba90, C4<1>, C4<1>;
L_0x7fc30858b790 .functor OR 1, L_0x7fc30858b5f0, L_0x7fc30858b6e0, C4<0>, C4<0>;
v0x7fc3081f59c0_0 .net "a", 0 0, L_0x7fc30858b8b0;  1 drivers
v0x7fc3081f5a70_0 .net "b", 0 0, L_0x7fc30858b9f0;  1 drivers
v0x7fc3081f5b10_0 .net "cin", 0 0, L_0x7fc30858ba90;  1 drivers
v0x7fc3081f5bc0_0 .net "cout", 0 0, L_0x7fc30858b790;  1 drivers
v0x7fc3081f5c60_0 .net "s", 0 0, L_0x7fc30858ae90;  1 drivers
v0x7fc3081f5d40_0 .net "t1", 0 0, L_0x7fc308589a90;  1 drivers
v0x7fc3081f5de0_0 .net "t2", 0 0, L_0x7fc30858b5f0;  1 drivers
v0x7fc3081f5e80_0 .net "t3", 0 0, L_0x7fc30858b6e0;  1 drivers
S_0x7fc3081f5fa0 .scope generate, "loop[7]" "loop[7]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f6160 .param/l "i" 1 5 6, +C4<0111>;
S_0x7fc3081f61f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f5fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858b480 .functor XOR 1, L_0x7fc30858beb0, L_0x7fc30858bf50, C4<0>, C4<0>;
L_0x7fc30858b950 .functor XOR 1, L_0x7fc30858b480, L_0x7fc30858c0b0, C4<0>, C4<0>;
L_0x7fc30858bc20 .functor AND 1, L_0x7fc30858beb0, L_0x7fc30858bf50, C4<1>, C4<1>;
L_0x7fc30858bd10 .functor AND 1, L_0x7fc30858b480, L_0x7fc30858c0b0, C4<1>, C4<1>;
L_0x7fc30858bdc0 .functor OR 1, L_0x7fc30858bc20, L_0x7fc30858bd10, C4<0>, C4<0>;
v0x7fc3081f6430_0 .net "a", 0 0, L_0x7fc30858beb0;  1 drivers
v0x7fc3081f64e0_0 .net "b", 0 0, L_0x7fc30858bf50;  1 drivers
v0x7fc3081f6580_0 .net "cin", 0 0, L_0x7fc30858c0b0;  1 drivers
v0x7fc3081f6630_0 .net "cout", 0 0, L_0x7fc30858bdc0;  1 drivers
v0x7fc3081f66d0_0 .net "s", 0 0, L_0x7fc30858b950;  1 drivers
v0x7fc3081f67b0_0 .net "t1", 0 0, L_0x7fc30858b480;  1 drivers
v0x7fc3081f6850_0 .net "t2", 0 0, L_0x7fc30858bc20;  1 drivers
v0x7fc3081f68f0_0 .net "t3", 0 0, L_0x7fc30858bd10;  1 drivers
S_0x7fc3081f6a10 .scope generate, "loop[8]" "loop[8]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f41f0 .param/l "i" 1 5 6, +C4<01000>;
S_0x7fc3081f6c90 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f6a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858bb30 .functor XOR 1, L_0x7fc30858c510, L_0x7fc30858c680, C4<0>, C4<0>;
L_0x7fc308587500 .functor XOR 1, L_0x7fc30858bb30, L_0x7fc30858c720, C4<0>, C4<0>;
L_0x7fc30858c250 .functor AND 1, L_0x7fc30858c510, L_0x7fc30858c680, C4<1>, C4<1>;
L_0x7fc30858c340 .functor AND 1, L_0x7fc30858bb30, L_0x7fc30858c720, C4<1>, C4<1>;
L_0x7fc30858c3f0 .functor OR 1, L_0x7fc30858c250, L_0x7fc30858c340, C4<0>, C4<0>;
v0x7fc3081f6f00_0 .net "a", 0 0, L_0x7fc30858c510;  1 drivers
v0x7fc3081f6fb0_0 .net "b", 0 0, L_0x7fc30858c680;  1 drivers
v0x7fc3081f7050_0 .net "cin", 0 0, L_0x7fc30858c720;  1 drivers
v0x7fc3081f70e0_0 .net "cout", 0 0, L_0x7fc30858c3f0;  1 drivers
v0x7fc3081f7180_0 .net "s", 0 0, L_0x7fc308587500;  1 drivers
v0x7fc3081f7260_0 .net "t1", 0 0, L_0x7fc30858bb30;  1 drivers
v0x7fc3081f7300_0 .net "t2", 0 0, L_0x7fc30858c250;  1 drivers
v0x7fc3081f73a0_0 .net "t3", 0 0, L_0x7fc30858c340;  1 drivers
S_0x7fc3081f74c0 .scope generate, "loop[9]" "loop[9]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f7680 .param/l "i" 1 5 6, +C4<01001>;
S_0x7fc3081f7720 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f74c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858bff0 .functor XOR 1, L_0x7fc30858cb20, L_0x7fc30858cbc0, C4<0>, C4<0>;
L_0x7fc30858c5b0 .functor XOR 1, L_0x7fc30858bff0, L_0x7fc30858cd50, C4<0>, C4<0>;
L_0x7fc30858c8a0 .functor AND 1, L_0x7fc30858cb20, L_0x7fc30858cbc0, C4<1>, C4<1>;
L_0x7fc30858c950 .functor AND 1, L_0x7fc30858bff0, L_0x7fc30858cd50, C4<1>, C4<1>;
L_0x7fc30858ca00 .functor OR 1, L_0x7fc30858c8a0, L_0x7fc30858c950, C4<0>, C4<0>;
v0x7fc3081f7990_0 .net "a", 0 0, L_0x7fc30858cb20;  1 drivers
v0x7fc3081f7a20_0 .net "b", 0 0, L_0x7fc30858cbc0;  1 drivers
v0x7fc3081f7ac0_0 .net "cin", 0 0, L_0x7fc30858cd50;  1 drivers
v0x7fc3081f7b50_0 .net "cout", 0 0, L_0x7fc30858ca00;  1 drivers
v0x7fc3081f7bf0_0 .net "s", 0 0, L_0x7fc30858c5b0;  1 drivers
v0x7fc3081f7cd0_0 .net "t1", 0 0, L_0x7fc30858bff0;  1 drivers
v0x7fc3081f7d70_0 .net "t2", 0 0, L_0x7fc30858c8a0;  1 drivers
v0x7fc3081f7e10_0 .net "t3", 0 0, L_0x7fc30858c950;  1 drivers
S_0x7fc3081f7f30 .scope generate, "loop[10]" "loop[10]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f80f0 .param/l "i" 1 5 6, +C4<01010>;
S_0x7fc3081f8190 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f7f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858cdf0 .functor XOR 1, L_0x7fc30858d120, L_0x7fc30858d2c0, C4<0>, C4<0>;
L_0x7fc30858c7c0 .functor XOR 1, L_0x7fc30858cdf0, L_0x7fc30858d360, C4<0>, C4<0>;
L_0x7fc30858ce60 .functor AND 1, L_0x7fc30858d120, L_0x7fc30858d2c0, C4<1>, C4<1>;
L_0x7fc30858cf50 .functor AND 1, L_0x7fc30858cdf0, L_0x7fc30858d360, C4<1>, C4<1>;
L_0x7fc30858d000 .functor OR 1, L_0x7fc30858ce60, L_0x7fc30858cf50, C4<0>, C4<0>;
v0x7fc3081f8400_0 .net "a", 0 0, L_0x7fc30858d120;  1 drivers
v0x7fc3081f8490_0 .net "b", 0 0, L_0x7fc30858d2c0;  1 drivers
v0x7fc3081f8530_0 .net "cin", 0 0, L_0x7fc30858d360;  1 drivers
v0x7fc3081f85c0_0 .net "cout", 0 0, L_0x7fc30858d000;  1 drivers
v0x7fc3081f8660_0 .net "s", 0 0, L_0x7fc30858c7c0;  1 drivers
v0x7fc3081f8740_0 .net "t1", 0 0, L_0x7fc30858cdf0;  1 drivers
v0x7fc3081f87e0_0 .net "t2", 0 0, L_0x7fc30858ce60;  1 drivers
v0x7fc3081f8880_0 .net "t3", 0 0, L_0x7fc30858cf50;  1 drivers
S_0x7fc3081f89a0 .scope generate, "loop[11]" "loop[11]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f8b60 .param/l "i" 1 5 6, +C4<01011>;
S_0x7fc3081f8c00 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f89a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858d1c0 .functor XOR 1, L_0x7fc30858d7c0, L_0x7fc30858a640, C4<0>, C4<0>;
L_0x7fc30858d250 .functor XOR 1, L_0x7fc30858d1c0, L_0x7fc30858d400, C4<0>, C4<0>;
L_0x7fc30858cce0 .functor AND 1, L_0x7fc30858d7c0, L_0x7fc30858a640, C4<1>, C4<1>;
L_0x7fc30858d5d0 .functor AND 1, L_0x7fc30858d1c0, L_0x7fc30858d400, C4<1>, C4<1>;
L_0x7fc30858d680 .functor OR 1, L_0x7fc30858cce0, L_0x7fc30858d5d0, C4<0>, C4<0>;
v0x7fc3081f8e70_0 .net "a", 0 0, L_0x7fc30858d7c0;  1 drivers
v0x7fc3081f8f00_0 .net "b", 0 0, L_0x7fc30858a640;  1 drivers
v0x7fc3081f8fa0_0 .net "cin", 0 0, L_0x7fc30858d400;  1 drivers
v0x7fc3081f9030_0 .net "cout", 0 0, L_0x7fc30858d680;  1 drivers
v0x7fc3081f90d0_0 .net "s", 0 0, L_0x7fc30858d250;  1 drivers
v0x7fc3081f91b0_0 .net "t1", 0 0, L_0x7fc30858d1c0;  1 drivers
v0x7fc3081f9250_0 .net "t2", 0 0, L_0x7fc30858cce0;  1 drivers
v0x7fc3081f92f0_0 .net "t3", 0 0, L_0x7fc30858d5d0;  1 drivers
S_0x7fc3081f9410 .scope generate, "loop[12]" "loop[12]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081f95d0 .param/l "i" 1 5 6, +C4<01100>;
S_0x7fc3081f9670 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f9410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858d4a0 .functor XOR 1, L_0x7fc30858df50, L_0x7fc30858da60, C4<0>, C4<0>;
L_0x7fc30858db80 .functor XOR 1, L_0x7fc30858d4a0, L_0x7fc30858e120, C4<0>, C4<0>;
L_0x7fc30858dc30 .functor AND 1, L_0x7fc30858df50, L_0x7fc30858da60, C4<1>, C4<1>;
L_0x7fc30858dd60 .functor AND 1, L_0x7fc30858d4a0, L_0x7fc30858e120, C4<1>, C4<1>;
L_0x7fc30858de10 .functor OR 1, L_0x7fc30858dc30, L_0x7fc30858dd60, C4<0>, C4<0>;
v0x7fc3081f98e0_0 .net "a", 0 0, L_0x7fc30858df50;  1 drivers
v0x7fc3081f9970_0 .net "b", 0 0, L_0x7fc30858da60;  1 drivers
v0x7fc3081f9a10_0 .net "cin", 0 0, L_0x7fc30858e120;  1 drivers
v0x7fc3081f9aa0_0 .net "cout", 0 0, L_0x7fc30858de10;  1 drivers
v0x7fc3081f9b40_0 .net "s", 0 0, L_0x7fc30858db80;  1 drivers
v0x7fc3081f9c20_0 .net "t1", 0 0, L_0x7fc30858d4a0;  1 drivers
v0x7fc3081f9cc0_0 .net "t2", 0 0, L_0x7fc30858dc30;  1 drivers
v0x7fc3081f9d60_0 .net "t3", 0 0, L_0x7fc30858dd60;  1 drivers
S_0x7fc3081f9e80 .scope generate, "loop[13]" "loop[13]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081fa040 .param/l "i" 1 5 6, +C4<01101>;
S_0x7fc3081fa0e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081f9e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858db00 .functor XOR 1, L_0x7fc30858e600, L_0x7fc30858e6a0, C4<0>, C4<0>;
L_0x7fc30858e010 .functor XOR 1, L_0x7fc30858db00, L_0x7fc30858b380, C4<0>, C4<0>;
L_0x7fc30858e300 .functor AND 1, L_0x7fc30858e600, L_0x7fc30858e6a0, C4<1>, C4<1>;
L_0x7fc30858e410 .functor AND 1, L_0x7fc30858db00, L_0x7fc30858b380, C4<1>, C4<1>;
L_0x7fc30858e4c0 .functor OR 1, L_0x7fc30858e300, L_0x7fc30858e410, C4<0>, C4<0>;
v0x7fc3081fa350_0 .net "a", 0 0, L_0x7fc30858e600;  1 drivers
v0x7fc3081fa3e0_0 .net "b", 0 0, L_0x7fc30858e6a0;  1 drivers
v0x7fc3081fa480_0 .net "cin", 0 0, L_0x7fc30858b380;  1 drivers
v0x7fc3081fa510_0 .net "cout", 0 0, L_0x7fc30858e4c0;  1 drivers
v0x7fc3081fa5b0_0 .net "s", 0 0, L_0x7fc30858e010;  1 drivers
v0x7fc3081fa690_0 .net "t1", 0 0, L_0x7fc30858db00;  1 drivers
v0x7fc3081fa730_0 .net "t2", 0 0, L_0x7fc30858e300;  1 drivers
v0x7fc3081fa7d0_0 .net "t3", 0 0, L_0x7fc30858e410;  1 drivers
S_0x7fc3081fa8f0 .scope generate, "loop[14]" "loop[14]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081faab0 .param/l "i" 1 5 6, +C4<01110>;
S_0x7fc3081fab50 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081fa8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858e1c0 .functor XOR 1, L_0x7fc30858ed90, L_0x7fc30858e940, C4<0>, C4<0>;
L_0x7fc30858e230 .functor XOR 1, L_0x7fc30858e1c0, L_0x7fc30858e9e0, C4<0>, C4<0>;
L_0x7fc30858ea90 .functor AND 1, L_0x7fc30858ed90, L_0x7fc30858e940, C4<1>, C4<1>;
L_0x7fc30858eba0 .functor AND 1, L_0x7fc30858e1c0, L_0x7fc30858e9e0, C4<1>, C4<1>;
L_0x7fc30858ec50 .functor OR 1, L_0x7fc30858ea90, L_0x7fc30858eba0, C4<0>, C4<0>;
v0x7fc3081fadc0_0 .net "a", 0 0, L_0x7fc30858ed90;  1 drivers
v0x7fc3081fae50_0 .net "b", 0 0, L_0x7fc30858e940;  1 drivers
v0x7fc3081faef0_0 .net "cin", 0 0, L_0x7fc30858e9e0;  1 drivers
v0x7fc3081faf80_0 .net "cout", 0 0, L_0x7fc30858ec50;  1 drivers
v0x7fc3081fb020_0 .net "s", 0 0, L_0x7fc30858e230;  1 drivers
v0x7fc3081fb100_0 .net "t1", 0 0, L_0x7fc30858e1c0;  1 drivers
v0x7fc3081fb1a0_0 .net "t2", 0 0, L_0x7fc30858ea90;  1 drivers
v0x7fc3081fb240_0 .net "t3", 0 0, L_0x7fc30858eba0;  1 drivers
S_0x7fc3081fb360 .scope generate, "loop[15]" "loop[15]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081fb520 .param/l "i" 1 5 6, +C4<01111>;
S_0x7fc3081fb5c0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081fb360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858efa0 .functor XOR 1, L_0x7fc30858f440, L_0x7fc30858f4e0, C4<0>, C4<0>;
L_0x7fc30858f030 .functor XOR 1, L_0x7fc30858efa0, L_0x7fc30858ee30, C4<0>, C4<0>;
L_0x7fc30858f120 .functor AND 1, L_0x7fc30858f440, L_0x7fc30858f4e0, C4<1>, C4<1>;
L_0x7fc30858f250 .functor AND 1, L_0x7fc30858efa0, L_0x7fc30858ee30, C4<1>, C4<1>;
L_0x7fc30858f300 .functor OR 1, L_0x7fc30858f120, L_0x7fc30858f250, C4<0>, C4<0>;
v0x7fc3081fb830_0 .net "a", 0 0, L_0x7fc30858f440;  1 drivers
v0x7fc3081fb8c0_0 .net "b", 0 0, L_0x7fc30858f4e0;  1 drivers
v0x7fc3081fb960_0 .net "cin", 0 0, L_0x7fc30858ee30;  1 drivers
v0x7fc3081fb9f0_0 .net "cout", 0 0, L_0x7fc30858f300;  1 drivers
v0x7fc3081fba90_0 .net "s", 0 0, L_0x7fc30858f030;  1 drivers
v0x7fc3081fbb70_0 .net "t1", 0 0, L_0x7fc30858efa0;  1 drivers
v0x7fc3081fbc10_0 .net "t2", 0 0, L_0x7fc30858f120;  1 drivers
v0x7fc3081fbcb0_0 .net "t3", 0 0, L_0x7fc30858f250;  1 drivers
S_0x7fc3081fbdd0 .scope generate, "loop[16]" "loop[16]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081fc090 .param/l "i" 1 5 6, +C4<010000>;
S_0x7fc3081fc110 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081fbdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858eed0 .functor XOR 1, L_0x7fc30858fbb0, L_0x7fc30858f580, C4<0>, C4<0>;
L_0x7fc30858c150 .functor XOR 1, L_0x7fc30858eed0, L_0x7fc30858f620, C4<0>, C4<0>;
L_0x7fc30858f900 .functor AND 1, L_0x7fc30858fbb0, L_0x7fc30858f580, C4<1>, C4<1>;
L_0x7fc30858f9f0 .functor AND 1, L_0x7fc30858eed0, L_0x7fc30858f620, C4<1>, C4<1>;
L_0x7fc30858faa0 .functor OR 1, L_0x7fc30858f900, L_0x7fc30858f9f0, C4<0>, C4<0>;
v0x7fc3081fc300_0 .net "a", 0 0, L_0x7fc30858fbb0;  1 drivers
v0x7fc3081fc3b0_0 .net "b", 0 0, L_0x7fc30858f580;  1 drivers
v0x7fc3081fc450_0 .net "cin", 0 0, L_0x7fc30858f620;  1 drivers
v0x7fc3081fc4e0_0 .net "cout", 0 0, L_0x7fc30858faa0;  1 drivers
v0x7fc3081fc580_0 .net "s", 0 0, L_0x7fc30858c150;  1 drivers
v0x7fc3081fc660_0 .net "t1", 0 0, L_0x7fc30858eed0;  1 drivers
v0x7fc3081fc700_0 .net "t2", 0 0, L_0x7fc30858f900;  1 drivers
v0x7fc3081fc7a0_0 .net "t3", 0 0, L_0x7fc30858f9f0;  1 drivers
S_0x7fc3081fc8c0 .scope generate, "loop[17]" "loop[17]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081fca80 .param/l "i" 1 5 6, +C4<010001>;
S_0x7fc3081fcb20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081fc8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858fdf0 .functor XOR 1, L_0x7fc308590270, L_0x7fc308590310, C4<0>, C4<0>;
L_0x7fc30858fe60 .functor XOR 1, L_0x7fc30858fdf0, L_0x7fc30858fc50, C4<0>, C4<0>;
L_0x7fc30858ff50 .functor AND 1, L_0x7fc308590270, L_0x7fc308590310, C4<1>, C4<1>;
L_0x7fc308590080 .functor AND 1, L_0x7fc30858fdf0, L_0x7fc30858fc50, C4<1>, C4<1>;
L_0x7fc308590130 .functor OR 1, L_0x7fc30858ff50, L_0x7fc308590080, C4<0>, C4<0>;
v0x7fc3081fcd90_0 .net "a", 0 0, L_0x7fc308590270;  1 drivers
v0x7fc3081fce20_0 .net "b", 0 0, L_0x7fc308590310;  1 drivers
v0x7fc3081fcec0_0 .net "cin", 0 0, L_0x7fc30858fc50;  1 drivers
v0x7fc3081fcf50_0 .net "cout", 0 0, L_0x7fc308590130;  1 drivers
v0x7fc3081fcff0_0 .net "s", 0 0, L_0x7fc30858fe60;  1 drivers
v0x7fc3081fd0d0_0 .net "t1", 0 0, L_0x7fc30858fdf0;  1 drivers
v0x7fc3081fd170_0 .net "t2", 0 0, L_0x7fc30858ff50;  1 drivers
v0x7fc3081fd210_0 .net "t3", 0 0, L_0x7fc308590080;  1 drivers
S_0x7fc3081fd330 .scope generate, "loop[18]" "loop[18]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081fd4f0 .param/l "i" 1 5 6, +C4<010010>;
S_0x7fc3081fd590 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081fd330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858fcf0 .functor XOR 1, L_0x7fc308590900, L_0x7fc3085903b0, C4<0>, C4<0>;
L_0x7fc30858fd80 .functor XOR 1, L_0x7fc30858fcf0, L_0x7fc308590450, C4<0>, C4<0>;
L_0x7fc3085905e0 .functor AND 1, L_0x7fc308590900, L_0x7fc3085903b0, C4<1>, C4<1>;
L_0x7fc308590710 .functor AND 1, L_0x7fc30858fcf0, L_0x7fc308590450, C4<1>, C4<1>;
L_0x7fc3085907c0 .functor OR 1, L_0x7fc3085905e0, L_0x7fc308590710, C4<0>, C4<0>;
v0x7fc3081fd800_0 .net "a", 0 0, L_0x7fc308590900;  1 drivers
v0x7fc3081fd890_0 .net "b", 0 0, L_0x7fc3085903b0;  1 drivers
v0x7fc3081fd930_0 .net "cin", 0 0, L_0x7fc308590450;  1 drivers
v0x7fc3081fd9c0_0 .net "cout", 0 0, L_0x7fc3085907c0;  1 drivers
v0x7fc3081fda60_0 .net "s", 0 0, L_0x7fc30858fd80;  1 drivers
v0x7fc3081fdb40_0 .net "t1", 0 0, L_0x7fc30858fcf0;  1 drivers
v0x7fc3081fdbe0_0 .net "t2", 0 0, L_0x7fc3085905e0;  1 drivers
v0x7fc3081fdc80_0 .net "t3", 0 0, L_0x7fc308590710;  1 drivers
S_0x7fc3081fdda0 .scope generate, "loop[19]" "loop[19]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081fdf60 .param/l "i" 1 5 6, +C4<010011>;
S_0x7fc3081fe000 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081fdda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085904f0 .functor XOR 1, L_0x7fc308590fa0, L_0x7fc308591040, C4<0>, C4<0>;
L_0x7fc308590b90 .functor XOR 1, L_0x7fc3085904f0, L_0x7fc3085909a0, C4<0>, C4<0>;
L_0x7fc308590c80 .functor AND 1, L_0x7fc308590fa0, L_0x7fc308591040, C4<1>, C4<1>;
L_0x7fc308590db0 .functor AND 1, L_0x7fc3085904f0, L_0x7fc3085909a0, C4<1>, C4<1>;
L_0x7fc308590e60 .functor OR 1, L_0x7fc308590c80, L_0x7fc308590db0, C4<0>, C4<0>;
v0x7fc3081fe270_0 .net "a", 0 0, L_0x7fc308590fa0;  1 drivers
v0x7fc3081fe300_0 .net "b", 0 0, L_0x7fc308591040;  1 drivers
v0x7fc3081fe3a0_0 .net "cin", 0 0, L_0x7fc3085909a0;  1 drivers
v0x7fc3081fe430_0 .net "cout", 0 0, L_0x7fc308590e60;  1 drivers
v0x7fc3081fe4d0_0 .net "s", 0 0, L_0x7fc308590b90;  1 drivers
v0x7fc3081fe5b0_0 .net "t1", 0 0, L_0x7fc3085904f0;  1 drivers
v0x7fc3081fe650_0 .net "t2", 0 0, L_0x7fc308590c80;  1 drivers
v0x7fc3081fe6f0_0 .net "t3", 0 0, L_0x7fc308590db0;  1 drivers
S_0x7fc3081fe810 .scope generate, "loop[20]" "loop[20]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081fe9d0 .param/l "i" 1 5 6, +C4<010100>;
S_0x7fc3081fea70 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081fe810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308590a40 .functor XOR 1, L_0x7fc308591640, L_0x7fc3085910e0, C4<0>, C4<0>;
L_0x7fc308590ad0 .functor XOR 1, L_0x7fc308590a40, L_0x7fc308591180, C4<0>, C4<0>;
L_0x7fc308591320 .functor AND 1, L_0x7fc308591640, L_0x7fc3085910e0, C4<1>, C4<1>;
L_0x7fc308591450 .functor AND 1, L_0x7fc308590a40, L_0x7fc308591180, C4<1>, C4<1>;
L_0x7fc308591500 .functor OR 1, L_0x7fc308591320, L_0x7fc308591450, C4<0>, C4<0>;
v0x7fc3081fece0_0 .net "a", 0 0, L_0x7fc308591640;  1 drivers
v0x7fc3081fed70_0 .net "b", 0 0, L_0x7fc3085910e0;  1 drivers
v0x7fc3081fee10_0 .net "cin", 0 0, L_0x7fc308591180;  1 drivers
v0x7fc3081feea0_0 .net "cout", 0 0, L_0x7fc308591500;  1 drivers
v0x7fc3081fef40_0 .net "s", 0 0, L_0x7fc308590ad0;  1 drivers
v0x7fc3081ff020_0 .net "t1", 0 0, L_0x7fc308590a40;  1 drivers
v0x7fc3081ff0c0_0 .net "t2", 0 0, L_0x7fc308591320;  1 drivers
v0x7fc3081ff160_0 .net "t3", 0 0, L_0x7fc308591450;  1 drivers
S_0x7fc3081ff280 .scope generate, "loop[21]" "loop[21]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081ff440 .param/l "i" 1 5 6, +C4<010101>;
S_0x7fc3081ff4e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ff280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308591220 .functor XOR 1, L_0x7fc308591cf0, L_0x7fc308591d90, C4<0>, C4<0>;
L_0x7fc3085918e0 .functor XOR 1, L_0x7fc308591220, L_0x7fc3085916e0, C4<0>, C4<0>;
L_0x7fc3085919d0 .functor AND 1, L_0x7fc308591cf0, L_0x7fc308591d90, C4<1>, C4<1>;
L_0x7fc308591b00 .functor AND 1, L_0x7fc308591220, L_0x7fc3085916e0, C4<1>, C4<1>;
L_0x7fc308591bb0 .functor OR 1, L_0x7fc3085919d0, L_0x7fc308591b00, C4<0>, C4<0>;
v0x7fc3081ff750_0 .net "a", 0 0, L_0x7fc308591cf0;  1 drivers
v0x7fc3081ff7e0_0 .net "b", 0 0, L_0x7fc308591d90;  1 drivers
v0x7fc3081ff880_0 .net "cin", 0 0, L_0x7fc3085916e0;  1 drivers
v0x7fc3081ff910_0 .net "cout", 0 0, L_0x7fc308591bb0;  1 drivers
v0x7fc3081ff9b0_0 .net "s", 0 0, L_0x7fc3085918e0;  1 drivers
v0x7fc3081ffa90_0 .net "t1", 0 0, L_0x7fc308591220;  1 drivers
v0x7fc3081ffb30_0 .net "t2", 0 0, L_0x7fc3085919d0;  1 drivers
v0x7fc3081ffbd0_0 .net "t3", 0 0, L_0x7fc308591b00;  1 drivers
S_0x7fc3081ffcf0 .scope generate, "loop[22]" "loop[22]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3081ffeb0 .param/l "i" 1 5 6, +C4<010110>;
S_0x7fc308504080 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3081ffcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308591780 .functor XOR 1, L_0x7fc308592350, L_0x7fc308591e30, C4<0>, C4<0>;
L_0x7fc308591810 .functor XOR 1, L_0x7fc308591780, L_0x7fc308591ed0, C4<0>, C4<0>;
L_0x7fc308592080 .functor AND 1, L_0x7fc308592350, L_0x7fc308591e30, C4<1>, C4<1>;
L_0x7fc308592190 .functor AND 1, L_0x7fc308591780, L_0x7fc308591ed0, C4<1>, C4<1>;
L_0x7fc308592240 .functor OR 1, L_0x7fc308592080, L_0x7fc308592190, C4<0>, C4<0>;
v0x7fc308504270_0 .net "a", 0 0, L_0x7fc308592350;  1 drivers
v0x7fc308504300_0 .net "b", 0 0, L_0x7fc308591e30;  1 drivers
v0x7fc308504390_0 .net "cin", 0 0, L_0x7fc308591ed0;  1 drivers
v0x7fc308504420_0 .net "cout", 0 0, L_0x7fc308592240;  1 drivers
v0x7fc3085044b0_0 .net "s", 0 0, L_0x7fc308591810;  1 drivers
v0x7fc308504580_0 .net "t1", 0 0, L_0x7fc308591780;  1 drivers
v0x7fc308504620_0 .net "t2", 0 0, L_0x7fc308592080;  1 drivers
v0x7fc3085046c0_0 .net "t3", 0 0, L_0x7fc308592190;  1 drivers
S_0x7fc3085047e0 .scope generate, "loop[23]" "loop[23]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3085049a0 .param/l "i" 1 5 6, +C4<010111>;
S_0x7fc308504a40 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085047e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308591f70 .functor XOR 1, L_0x7fc3085929f0, L_0x7fc308592a90, C4<0>, C4<0>;
L_0x7fc308592620 .functor XOR 1, L_0x7fc308591f70, L_0x7fc3085923f0, C4<0>, C4<0>;
L_0x7fc3085926d0 .functor AND 1, L_0x7fc3085929f0, L_0x7fc308592a90, C4<1>, C4<1>;
L_0x7fc308592800 .functor AND 1, L_0x7fc308591f70, L_0x7fc3085923f0, C4<1>, C4<1>;
L_0x7fc3085928b0 .functor OR 1, L_0x7fc3085926d0, L_0x7fc308592800, C4<0>, C4<0>;
v0x7fc308504cb0_0 .net "a", 0 0, L_0x7fc3085929f0;  1 drivers
v0x7fc308504d40_0 .net "b", 0 0, L_0x7fc308592a90;  1 drivers
v0x7fc308504de0_0 .net "cin", 0 0, L_0x7fc3085923f0;  1 drivers
v0x7fc308504e70_0 .net "cout", 0 0, L_0x7fc3085928b0;  1 drivers
v0x7fc308504f10_0 .net "s", 0 0, L_0x7fc308592620;  1 drivers
v0x7fc308504ff0_0 .net "t1", 0 0, L_0x7fc308591f70;  1 drivers
v0x7fc308505090_0 .net "t2", 0 0, L_0x7fc3085926d0;  1 drivers
v0x7fc308505130_0 .net "t3", 0 0, L_0x7fc308592800;  1 drivers
S_0x7fc308505250 .scope generate, "loop[24]" "loop[24]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc308505410 .param/l "i" 1 5 6, +C4<011000>;
S_0x7fc3085054b0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308505250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308592490 .functor XOR 1, L_0x7fc308593090, L_0x7fc308592b30, C4<0>, C4<0>;
L_0x7fc308592520 .functor XOR 1, L_0x7fc308592490, L_0x7fc308592bd0, C4<0>, C4<0>;
L_0x7fc308592d70 .functor AND 1, L_0x7fc308593090, L_0x7fc308592b30, C4<1>, C4<1>;
L_0x7fc308592ea0 .functor AND 1, L_0x7fc308592490, L_0x7fc308592bd0, C4<1>, C4<1>;
L_0x7fc308592f50 .functor OR 1, L_0x7fc308592d70, L_0x7fc308592ea0, C4<0>, C4<0>;
v0x7fc308505720_0 .net "a", 0 0, L_0x7fc308593090;  1 drivers
v0x7fc3085057b0_0 .net "b", 0 0, L_0x7fc308592b30;  1 drivers
v0x7fc308505850_0 .net "cin", 0 0, L_0x7fc308592bd0;  1 drivers
v0x7fc3085058e0_0 .net "cout", 0 0, L_0x7fc308592f50;  1 drivers
v0x7fc308505980_0 .net "s", 0 0, L_0x7fc308592520;  1 drivers
v0x7fc308505a60_0 .net "t1", 0 0, L_0x7fc308592490;  1 drivers
v0x7fc308505b00_0 .net "t2", 0 0, L_0x7fc308592d70;  1 drivers
v0x7fc308505ba0_0 .net "t3", 0 0, L_0x7fc308592ea0;  1 drivers
S_0x7fc308505cc0 .scope generate, "loop[25]" "loop[25]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc308505e80 .param/l "i" 1 5 6, +C4<011001>;
S_0x7fc308505f20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308505cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308592c70 .functor XOR 1, L_0x7fc308593730, L_0x7fc3085937d0, C4<0>, C4<0>;
L_0x7fc308592d00 .functor XOR 1, L_0x7fc308592c70, L_0x7fc308593130, C4<0>, C4<0>;
L_0x7fc308593410 .functor AND 1, L_0x7fc308593730, L_0x7fc3085937d0, C4<1>, C4<1>;
L_0x7fc308593540 .functor AND 1, L_0x7fc308592c70, L_0x7fc308593130, C4<1>, C4<1>;
L_0x7fc3085935f0 .functor OR 1, L_0x7fc308593410, L_0x7fc308593540, C4<0>, C4<0>;
v0x7fc308506190_0 .net "a", 0 0, L_0x7fc308593730;  1 drivers
v0x7fc308506220_0 .net "b", 0 0, L_0x7fc3085937d0;  1 drivers
v0x7fc3085062c0_0 .net "cin", 0 0, L_0x7fc308593130;  1 drivers
v0x7fc308506350_0 .net "cout", 0 0, L_0x7fc3085935f0;  1 drivers
v0x7fc3085063f0_0 .net "s", 0 0, L_0x7fc308592d00;  1 drivers
v0x7fc3085064d0_0 .net "t1", 0 0, L_0x7fc308592c70;  1 drivers
v0x7fc308506570_0 .net "t2", 0 0, L_0x7fc308593410;  1 drivers
v0x7fc308506610_0 .net "t3", 0 0, L_0x7fc308593540;  1 drivers
S_0x7fc308506730 .scope generate, "loop[26]" "loop[26]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3085068f0 .param/l "i" 1 5 6, +C4<011010>;
S_0x7fc308506990 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308506730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085931d0 .functor XOR 1, L_0x7fc308593dc0, L_0x7fc308593870, C4<0>, C4<0>;
L_0x7fc308593260 .functor XOR 1, L_0x7fc3085931d0, L_0x7fc308593910, C4<0>, C4<0>;
L_0x7fc308593ae0 .functor AND 1, L_0x7fc308593dc0, L_0x7fc308593870, C4<1>, C4<1>;
L_0x7fc308593bd0 .functor AND 1, L_0x7fc3085931d0, L_0x7fc308593910, C4<1>, C4<1>;
L_0x7fc308593c80 .functor OR 1, L_0x7fc308593ae0, L_0x7fc308593bd0, C4<0>, C4<0>;
v0x7fc308506c00_0 .net "a", 0 0, L_0x7fc308593dc0;  1 drivers
v0x7fc308506c90_0 .net "b", 0 0, L_0x7fc308593870;  1 drivers
v0x7fc308506d30_0 .net "cin", 0 0, L_0x7fc308593910;  1 drivers
v0x7fc308506dc0_0 .net "cout", 0 0, L_0x7fc308593c80;  1 drivers
v0x7fc308506e60_0 .net "s", 0 0, L_0x7fc308593260;  1 drivers
v0x7fc308506f40_0 .net "t1", 0 0, L_0x7fc3085931d0;  1 drivers
v0x7fc308506fe0_0 .net "t2", 0 0, L_0x7fc308593ae0;  1 drivers
v0x7fc308507080_0 .net "t3", 0 0, L_0x7fc308593bd0;  1 drivers
S_0x7fc3085071a0 .scope generate, "loop[27]" "loop[27]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc308507360 .param/l "i" 1 5 6, +C4<011011>;
S_0x7fc308507400 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085071a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085939b0 .functor XOR 1, L_0x7fc308594470, L_0x7fc30858d860, C4<0>, C4<0>;
L_0x7fc308593a40 .functor XOR 1, L_0x7fc3085939b0, L_0x7fc30858d900, C4<0>, C4<0>;
L_0x7fc308594150 .functor AND 1, L_0x7fc308594470, L_0x7fc30858d860, C4<1>, C4<1>;
L_0x7fc308594280 .functor AND 1, L_0x7fc3085939b0, L_0x7fc30858d900, C4<1>, C4<1>;
L_0x7fc308594330 .functor OR 1, L_0x7fc308594150, L_0x7fc308594280, C4<0>, C4<0>;
v0x7fc308507670_0 .net "a", 0 0, L_0x7fc308594470;  1 drivers
v0x7fc308507700_0 .net "b", 0 0, L_0x7fc30858d860;  1 drivers
v0x7fc3085077a0_0 .net "cin", 0 0, L_0x7fc30858d900;  1 drivers
v0x7fc308507830_0 .net "cout", 0 0, L_0x7fc308594330;  1 drivers
v0x7fc3085078d0_0 .net "s", 0 0, L_0x7fc308593a40;  1 drivers
v0x7fc3085079b0_0 .net "t1", 0 0, L_0x7fc3085939b0;  1 drivers
v0x7fc308507a50_0 .net "t2", 0 0, L_0x7fc308594150;  1 drivers
v0x7fc308507af0_0 .net "t3", 0 0, L_0x7fc308594280;  1 drivers
S_0x7fc308507c10 .scope generate, "loop[28]" "loop[28]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc308507dd0 .param/l "i" 1 5 6, +C4<011100>;
S_0x7fc308507e70 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308507c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858d9a0 .functor XOR 1, L_0x7fc308594910, L_0x7fc308594510, C4<0>, C4<0>;
L_0x7fc308593e60 .functor XOR 1, L_0x7fc30858d9a0, L_0x7fc3085945b0, C4<0>, C4<0>;
L_0x7fc308593f30 .functor AND 1, L_0x7fc308594910, L_0x7fc308594510, C4<1>, C4<1>;
L_0x7fc308594060 .functor AND 1, L_0x7fc30858d9a0, L_0x7fc3085945b0, C4<1>, C4<1>;
L_0x7fc3085947f0 .functor OR 1, L_0x7fc308593f30, L_0x7fc308594060, C4<0>, C4<0>;
v0x7fc3085080e0_0 .net "a", 0 0, L_0x7fc308594910;  1 drivers
v0x7fc308508170_0 .net "b", 0 0, L_0x7fc308594510;  1 drivers
v0x7fc308508210_0 .net "cin", 0 0, L_0x7fc3085945b0;  1 drivers
v0x7fc3085082a0_0 .net "cout", 0 0, L_0x7fc3085947f0;  1 drivers
v0x7fc308508340_0 .net "s", 0 0, L_0x7fc308593e60;  1 drivers
v0x7fc308508420_0 .net "t1", 0 0, L_0x7fc30858d9a0;  1 drivers
v0x7fc3085084c0_0 .net "t2", 0 0, L_0x7fc308593f30;  1 drivers
v0x7fc308508560_0 .net "t3", 0 0, L_0x7fc308594060;  1 drivers
S_0x7fc308508680 .scope generate, "loop[29]" "loop[29]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc308508840 .param/l "i" 1 5 6, +C4<011101>;
S_0x7fc3085088e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308508680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308594650 .functor XOR 1, L_0x7fc308594fb0, L_0x7fc308595050, C4<0>, C4<0>;
L_0x7fc3085946e0 .functor XOR 1, L_0x7fc308594650, L_0x7fc30858e740, C4<0>, C4<0>;
L_0x7fc308594cb0 .functor AND 1, L_0x7fc308594fb0, L_0x7fc308595050, C4<1>, C4<1>;
L_0x7fc308594dc0 .functor AND 1, L_0x7fc308594650, L_0x7fc30858e740, C4<1>, C4<1>;
L_0x7fc308594e70 .functor OR 1, L_0x7fc308594cb0, L_0x7fc308594dc0, C4<0>, C4<0>;
v0x7fc308508b50_0 .net "a", 0 0, L_0x7fc308594fb0;  1 drivers
v0x7fc308508be0_0 .net "b", 0 0, L_0x7fc308595050;  1 drivers
v0x7fc308508c80_0 .net "cin", 0 0, L_0x7fc30858e740;  1 drivers
v0x7fc308508d10_0 .net "cout", 0 0, L_0x7fc308594e70;  1 drivers
v0x7fc308508db0_0 .net "s", 0 0, L_0x7fc3085946e0;  1 drivers
v0x7fc308508e90_0 .net "t1", 0 0, L_0x7fc308594650;  1 drivers
v0x7fc308508f30_0 .net "t2", 0 0, L_0x7fc308594cb0;  1 drivers
v0x7fc308508fd0_0 .net "t3", 0 0, L_0x7fc308594dc0;  1 drivers
S_0x7fc3085090f0 .scope generate, "loop[30]" "loop[30]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc3085092b0 .param/l "i" 1 5 6, +C4<011110>;
S_0x7fc308509350 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085090f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30858e7e0 .functor XOR 1, L_0x7fc308595440, L_0x7fc3085950f0, C4<0>, C4<0>;
L_0x7fc30858e870 .functor XOR 1, L_0x7fc30858e7e0, L_0x7fc308595190, C4<0>, C4<0>;
L_0x7fc3085949f0 .functor AND 1, L_0x7fc308595440, L_0x7fc3085950f0, C4<1>, C4<1>;
L_0x7fc308594b00 .functor AND 1, L_0x7fc30858e7e0, L_0x7fc308595190, C4<1>, C4<1>;
L_0x7fc308594bb0 .functor OR 1, L_0x7fc3085949f0, L_0x7fc308594b00, C4<0>, C4<0>;
v0x7fc3085095c0_0 .net "a", 0 0, L_0x7fc308595440;  1 drivers
v0x7fc308509650_0 .net "b", 0 0, L_0x7fc3085950f0;  1 drivers
v0x7fc3085096f0_0 .net "cin", 0 0, L_0x7fc308595190;  1 drivers
v0x7fc308509780_0 .net "cout", 0 0, L_0x7fc308594bb0;  1 drivers
v0x7fc308509820_0 .net "s", 0 0, L_0x7fc30858e870;  1 drivers
v0x7fc308509900_0 .net "t1", 0 0, L_0x7fc30858e7e0;  1 drivers
v0x7fc3085099a0_0 .net "t2", 0 0, L_0x7fc3085949f0;  1 drivers
v0x7fc308509a40_0 .net "t3", 0 0, L_0x7fc308594b00;  1 drivers
S_0x7fc308509b60 .scope generate, "loop[31]" "loop[31]" 5 6, 5 6 0, S_0x7fc3081f1360;
 .timescale -9 -12;
P_0x7fc308509d20 .param/l "i" 1 5 6, +C4<011111>;
S_0x7fc308509dc0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308509b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc308595230 .functor XOR 1, L_0x7fc308595af0, L_0x7fc308595b90, C4<0>, C4<0>;
L_0x7fc3085952c0 .functor XOR 1, L_0x7fc308595230, L_0x7fc3085954e0, C4<0>, C4<0>;
L_0x7fc3085957d0 .functor AND 1, L_0x7fc308595af0, L_0x7fc308595b90, C4<1>, C4<1>;
L_0x7fc308595900 .functor AND 1, L_0x7fc308595230, L_0x7fc3085954e0, C4<1>, C4<1>;
L_0x7fc3085959b0 .functor OR 1, L_0x7fc3085957d0, L_0x7fc308595900, C4<0>, C4<0>;
v0x7fc30850a030_0 .net "a", 0 0, L_0x7fc308595af0;  1 drivers
v0x7fc30850a0c0_0 .net "b", 0 0, L_0x7fc308595b90;  1 drivers
v0x7fc30850a160_0 .net "cin", 0 0, L_0x7fc3085954e0;  1 drivers
v0x7fc30850a1f0_0 .net "cout", 0 0, L_0x7fc3085959b0;  1 drivers
v0x7fc30850a290_0 .net "s", 0 0, L_0x7fc3085952c0;  1 drivers
v0x7fc30850a370_0 .net "t1", 0 0, L_0x7fc308595230;  1 drivers
v0x7fc30850a410_0 .net "t2", 0 0, L_0x7fc3085957d0;  1 drivers
v0x7fc30850a4b0_0 .net "t3", 0 0, L_0x7fc308595900;  1 drivers
S_0x7fc30850b6a0 .scope module, "u2" "mod_mul_gate" 3 9, 9 1 0, S_0x7fc308205770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "m";
    .port_info 3 /OUTPUT 32 "r";
P_0x7fc3081401b0 .param/l "W" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x7fc3085b95b0 .functor BUFZ 32, v0x7fc308542410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc3085422c0_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc308542370_0 .var "a_shift", 31 0;
v0x7fc308542410_0 .var "acc", 31 0;
v0x7fc308542500_0 .var "add_in", 31 0;
v0x7fc3085425d0_0 .net "add_out", 31 0, L_0x7fc30859d430;  1 drivers
v0x7fc3085426a0_0 .net "b", 31 0, v0x7fc308543f90_0;  alias, 1 drivers
v0x7fc308542730_0 .var/i "i", 31 0;
v0x7fc3085427c0_0 .net "m", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc308542850_0 .net "r", 31 0, L_0x7fc3085b95b0;  alias, 1 drivers
E_0x7fc30850b9a0 .event anyedge, v0x7fc30819a150_0, v0x7fc308542370_0, v0x7fc30819a1e0_0, v0x7fc308542160_0;
S_0x7fc30850ba10 .scope module, "u_add" "mod_add_gate" 9 11, 4 1 0, S_0x7fc30850b6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "m";
    .port_info 3 /OUTPUT 32 "r";
P_0x7fc30850bbe0 .param/l "W" 0 4 1, +C4<00000000000000000000000000100000>;
v0x7fc308541cf0_0 .net "_", 0 0, L_0x7fc3085abe30;  1 drivers
v0x7fc308541d90_0 .net "a", 31 0, v0x7fc308542410_0;  1 drivers
v0x7fc308541e40_0 .net "b", 31 0, v0x7fc308542500_0;  1 drivers
v0x7fc308541f10_0 .net "borrow", 0 0, L_0x7fc3085b9540;  1 drivers
v0x7fc308541fc0_0 .net "diff", 31 0, L_0x7fc3085b2530;  1 drivers
v0x7fc3085420d0_0 .net "m", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc308542160_0 .net "r", 31 0, L_0x7fc30859d430;  alias, 1 drivers
v0x7fc3085421f0_0 .net "sum", 31 0, L_0x7fc3085a45e0;  1 drivers
L_0x7fc308596690 .part L_0x7fc3085b2530, 0, 1;
L_0x7fc308597330 .part L_0x7fc3085a45e0, 0, 1;
L_0x7fc308597560 .part L_0x7fc3085b2530, 1, 1;
L_0x7fc308597680 .part L_0x7fc3085a45e0, 1, 1;
L_0x7fc308597930 .part L_0x7fc3085b2530, 2, 1;
L_0x7fc3085979d0 .part L_0x7fc3085a45e0, 2, 1;
L_0x7fc308597c00 .part L_0x7fc3085b2530, 3, 1;
L_0x7fc308597ce0 .part L_0x7fc3085a45e0, 3, 1;
L_0x7fc308597f50 .part L_0x7fc3085b2530, 4, 1;
L_0x7fc308598040 .part L_0x7fc3085a45e0, 4, 1;
L_0x7fc3085982f0 .part L_0x7fc3085b2530, 5, 1;
L_0x7fc3085984f0 .part L_0x7fc3085a45e0, 5, 1;
L_0x7fc3085987a0 .part L_0x7fc3085b2530, 6, 1;
L_0x7fc308598840 .part L_0x7fc3085a45e0, 6, 1;
L_0x7fc308598a70 .part L_0x7fc3085b2530, 7, 1;
L_0x7fc308598b10 .part L_0x7fc3085a45e0, 7, 1;
L_0x7fc308598d80 .part L_0x7fc3085b2530, 8, 1;
L_0x7fc308598eb0 .part L_0x7fc3085a45e0, 8, 1;
L_0x7fc3085990a0 .part L_0x7fc3085b2530, 9, 1;
L_0x7fc3085991e0 .part L_0x7fc3085a45e0, 9, 1;
L_0x7fc3085993d0 .part L_0x7fc3085b2530, 10, 1;
L_0x7fc308599140 .part L_0x7fc3085a45e0, 10, 1;
L_0x7fc3085996f0 .part L_0x7fc3085b2530, 11, 1;
L_0x7fc308599850 .part L_0x7fc3085a45e0, 11, 1;
L_0x7fc308599a20 .part L_0x7fc3085b2530, 12, 1;
L_0x7fc308599b90 .part L_0x7fc3085a45e0, 12, 1;
L_0x7fc308599ea0 .part L_0x7fc3085b2530, 13, 1;
L_0x7fc30859a140 .part L_0x7fc3085a45e0, 13, 1;
L_0x7fc3085986a0 .part L_0x7fc3085b2530, 14, 1;
L_0x7fc30859a5c0 .part L_0x7fc3085a45e0, 14, 1;
L_0x7fc30859a710 .part L_0x7fc3085b2530, 15, 1;
L_0x7fc30859a8b0 .part L_0x7fc3085a45e0, 15, 1;
L_0x7fc30859aa40 .part L_0x7fc3085b2530, 16, 1;
L_0x7fc30859a7b0 .part L_0x7fc3085a45e0, 16, 1;
L_0x7fc30859ad80 .part L_0x7fc3085b2530, 17, 1;
L_0x7fc30859aae0 .part L_0x7fc3085a45e0, 17, 1;
L_0x7fc30859b0d0 .part L_0x7fc3085b2530, 18, 1;
L_0x7fc30859ae20 .part L_0x7fc3085a45e0, 18, 1;
L_0x7fc30859b3f0 .part L_0x7fc3085b2530, 19, 1;
L_0x7fc30859b170 .part L_0x7fc3085a45e0, 19, 1;
L_0x7fc30859b720 .part L_0x7fc3085b2530, 20, 1;
L_0x7fc30859b490 .part L_0x7fc3085a45e0, 20, 1;
L_0x7fc30859ba40 .part L_0x7fc3085b2530, 21, 1;
L_0x7fc30859b7c0 .part L_0x7fc3085a45e0, 21, 1;
L_0x7fc30859bd70 .part L_0x7fc3085b2530, 22, 1;
L_0x7fc30859bae0 .part L_0x7fc3085a45e0, 22, 1;
L_0x7fc30859c0b0 .part L_0x7fc3085b2530, 23, 1;
L_0x7fc30859be10 .part L_0x7fc3085a45e0, 23, 1;
L_0x7fc30859c400 .part L_0x7fc3085b2530, 24, 1;
L_0x7fc30859c150 .part L_0x7fc3085a45e0, 24, 1;
L_0x7fc30859c720 .part L_0x7fc3085b2530, 25, 1;
L_0x7fc30859c4a0 .part L_0x7fc3085a45e0, 25, 1;
L_0x7fc30859ca50 .part L_0x7fc3085b2530, 26, 1;
L_0x7fc30859c7c0 .part L_0x7fc3085a45e0, 26, 1;
L_0x7fc30859cd90 .part L_0x7fc3085b2530, 27, 1;
L_0x7fc30859caf0 .part L_0x7fc3085a45e0, 27, 1;
L_0x7fc30859d0e0 .part L_0x7fc3085b2530, 28, 1;
L_0x7fc30859ce30 .part L_0x7fc3085a45e0, 28, 1;
L_0x7fc308599ce0 .part L_0x7fc3085b2530, 29, 1;
L_0x7fc308599d80 .part L_0x7fc3085a45e0, 29, 1;
L_0x7fc30859a2d0 .part L_0x7fc3085b2530, 30, 1;
L_0x7fc30859a370 .part L_0x7fc3085a45e0, 30, 1;
LS_0x7fc30859d430_0_0 .concat8 [ 1 1 1 1], L_0x7fc3085973d0, L_0x7fc308597720, L_0x7fc308597a70, L_0x7fc308597d80;
LS_0x7fc30859d430_0_4 .concat8 [ 1 1 1 1], L_0x7fc3085981e0, L_0x7fc308598590, L_0x7fc3085988e0, L_0x7fc308598bb0;
LS_0x7fc30859d430_0_8 .concat8 [ 1 1 1 1], L_0x7fc308598f50, L_0x7fc308599280, L_0x7fc308599520, L_0x7fc308599470;
LS_0x7fc30859d430_0_12 .concat8 [ 1 1 1 1], L_0x7fc308599790, L_0x7fc308599ac0, L_0x7fc308598390, L_0x7fc30859a4d0;
LS_0x7fc30859d430_0_16 .concat8 [ 1 1 1 1], L_0x7fc30859abf0, L_0x7fc30859af40, L_0x7fc30859b2a0, L_0x7fc30859b5d0;
LS_0x7fc30859d430_0_20 .concat8 [ 1 1 1 1], L_0x7fc30859b530, L_0x7fc30859b860, L_0x7fc30859bb80, L_0x7fc30859beb0;
LS_0x7fc30859d430_0_24 .concat8 [ 1 1 1 1], L_0x7fc30859c1f0, L_0x7fc30859c540, L_0x7fc30859c860, L_0x7fc30859cb90;
LS_0x7fc30859d430_0_28 .concat8 [ 1 1 1 1], L_0x7fc30859ced0, L_0x7fc308599f40, L_0x7fc30859a410, L_0x7fc30859dff0;
LS_0x7fc30859d430_1_0 .concat8 [ 4 4 4 4], LS_0x7fc30859d430_0_0, LS_0x7fc30859d430_0_4, LS_0x7fc30859d430_0_8, LS_0x7fc30859d430_0_12;
LS_0x7fc30859d430_1_4 .concat8 [ 4 4 4 4], LS_0x7fc30859d430_0_16, LS_0x7fc30859d430_0_20, LS_0x7fc30859d430_0_24, LS_0x7fc30859d430_0_28;
L_0x7fc30859d430 .concat8 [ 16 16 0 0], LS_0x7fc30859d430_1_0, LS_0x7fc30859d430_1_4;
L_0x7fc30859d1f0 .part L_0x7fc3085b2530, 31, 1;
L_0x7fc30859d290 .part L_0x7fc3085a45e0, 31, 1;
S_0x7fc30850bd00 .scope module, "adder" "rca" 4 4, 5 1 0, S_0x7fc30850ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "cout";
P_0x7fc30850bed0 .param/l "W" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fc300078170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fc3085abd80 .functor BUFZ 1, L_0x7fc300078170, C4<0>, C4<0>, C4<0>;
v0x7fc308520ef0_0 .net *"_ivl_229", 0 0, L_0x7fc3085abd80;  1 drivers
v0x7fc308520f90_0 .net "a", 31 0, v0x7fc308542410_0;  alias, 1 drivers
v0x7fc308521030_0 .net "b", 31 0, v0x7fc308542500_0;  alias, 1 drivers
v0x7fc3085210d0_0 .net "c", 32 0, L_0x7fc3085aab30;  1 drivers
v0x7fc308521180_0 .net "cin", 0 0, L_0x7fc300078170;  1 drivers
v0x7fc308521260_0 .net "cout", 0 0, L_0x7fc3085abe30;  alias, 1 drivers
v0x7fc308521300_0 .net "s", 31 0, L_0x7fc3085a45e0;  alias, 1 drivers
L_0x7fc30859e500 .part v0x7fc308542410_0, 0, 1;
L_0x7fc30859e5a0 .part v0x7fc308542500_0, 0, 1;
L_0x7fc30859e640 .part L_0x7fc3085aab30, 0, 1;
L_0x7fc30859ea90 .part v0x7fc308542410_0, 1, 1;
L_0x7fc30859ebb0 .part v0x7fc308542500_0, 1, 1;
L_0x7fc30859ecd0 .part L_0x7fc3085aab30, 1, 1;
L_0x7fc30859f0e0 .part v0x7fc308542410_0, 2, 1;
L_0x7fc30859f1c0 .part v0x7fc308542500_0, 2, 1;
L_0x7fc30859f260 .part L_0x7fc3085aab30, 2, 1;
L_0x7fc30859f6c0 .part v0x7fc308542410_0, 3, 1;
L_0x7fc30859f760 .part v0x7fc308542500_0, 3, 1;
L_0x7fc30859f860 .part L_0x7fc3085aab30, 3, 1;
L_0x7fc30859fcb0 .part v0x7fc308542410_0, 4, 1;
L_0x7fc30859fdc0 .part v0x7fc308542500_0, 4, 1;
L_0x7fc30859fe60 .part L_0x7fc3085aab30, 4, 1;
L_0x7fc3085a0280 .part v0x7fc308542410_0, 5, 1;
L_0x7fc3085a0420 .part v0x7fc308542500_0, 5, 1;
L_0x7fc3085a0650 .part L_0x7fc3085aab30, 5, 1;
L_0x7fc3085a0940 .part v0x7fc308542410_0, 6, 1;
L_0x7fc3085a0a80 .part v0x7fc308542500_0, 6, 1;
L_0x7fc3085a0b20 .part L_0x7fc3085aab30, 6, 1;
L_0x7fc3085a0f40 .part v0x7fc308542410_0, 7, 1;
L_0x7fc3085a0fe0 .part v0x7fc308542500_0, 7, 1;
L_0x7fc3085a1140 .part L_0x7fc3085aab30, 7, 1;
L_0x7fc3085a15a0 .part v0x7fc308542410_0, 8, 1;
L_0x7fc3085a1710 .part v0x7fc308542500_0, 8, 1;
L_0x7fc3085a17b0 .part L_0x7fc3085aab30, 8, 1;
L_0x7fc3085a1bb0 .part v0x7fc308542410_0, 9, 1;
L_0x7fc3085a1c50 .part v0x7fc308542500_0, 9, 1;
L_0x7fc3085a1de0 .part L_0x7fc3085aab30, 9, 1;
L_0x7fc3085a2180 .part v0x7fc308542410_0, 10, 1;
L_0x7fc3085a2320 .part v0x7fc308542500_0, 10, 1;
L_0x7fc3085a23c0 .part L_0x7fc3085aab30, 10, 1;
L_0x7fc3085a2780 .part v0x7fc308542410_0, 11, 1;
L_0x7fc3085a2820 .part v0x7fc308542500_0, 11, 1;
L_0x7fc3085a2460 .part L_0x7fc3085aab30, 11, 1;
L_0x7fc3085a2d50 .part v0x7fc308542410_0, 12, 1;
L_0x7fc3085a28c0 .part v0x7fc308542500_0, 12, 1;
L_0x7fc3085a2f20 .part L_0x7fc3085aab30, 12, 1;
L_0x7fc3085a33e0 .part v0x7fc308542410_0, 13, 1;
L_0x7fc3085a0320 .part v0x7fc308542500_0, 13, 1;
L_0x7fc3085a04c0 .part L_0x7fc3085aab30, 13, 1;
L_0x7fc3085a3c70 .part v0x7fc308542410_0, 14, 1;
L_0x7fc3085a3880 .part v0x7fc308542500_0, 14, 1;
L_0x7fc3085a3920 .part L_0x7fc3085aab30, 14, 1;
L_0x7fc3085a4320 .part v0x7fc308542410_0, 15, 1;
L_0x7fc3085a43c0 .part v0x7fc308542500_0, 15, 1;
L_0x7fc3085a3d10 .part L_0x7fc3085aab30, 15, 1;
L_0x7fc3085a4a90 .part v0x7fc308542410_0, 16, 1;
L_0x7fc3085a4460 .part v0x7fc308542500_0, 16, 1;
L_0x7fc3085a4500 .part L_0x7fc3085aab30, 16, 1;
L_0x7fc3085a5150 .part v0x7fc308542410_0, 17, 1;
L_0x7fc3085a51f0 .part v0x7fc308542500_0, 17, 1;
L_0x7fc3085a4b30 .part L_0x7fc3085aab30, 17, 1;
L_0x7fc3085a57e0 .part v0x7fc308542410_0, 18, 1;
L_0x7fc3085a5290 .part v0x7fc308542500_0, 18, 1;
L_0x7fc3085a5330 .part L_0x7fc3085aab30, 18, 1;
L_0x7fc3085a5e80 .part v0x7fc308542410_0, 19, 1;
L_0x7fc3085a5f20 .part v0x7fc308542500_0, 19, 1;
L_0x7fc3085a5880 .part L_0x7fc3085aab30, 19, 1;
L_0x7fc3085a6520 .part v0x7fc308542410_0, 20, 1;
L_0x7fc3085a5fc0 .part v0x7fc308542500_0, 20, 1;
L_0x7fc3085a6060 .part L_0x7fc3085aab30, 20, 1;
L_0x7fc3085a6bd0 .part v0x7fc308542410_0, 21, 1;
L_0x7fc3085a6c70 .part v0x7fc308542500_0, 21, 1;
L_0x7fc3085a65c0 .part L_0x7fc3085aab30, 21, 1;
L_0x7fc3085a7260 .part v0x7fc308542410_0, 22, 1;
L_0x7fc3085a6d10 .part v0x7fc308542500_0, 22, 1;
L_0x7fc3085a6db0 .part L_0x7fc3085aab30, 22, 1;
L_0x7fc3085a7900 .part v0x7fc308542410_0, 23, 1;
L_0x7fc3085a79a0 .part v0x7fc308542500_0, 23, 1;
L_0x7fc3085a7300 .part L_0x7fc3085aab30, 23, 1;
L_0x7fc3085a7fa0 .part v0x7fc308542410_0, 24, 1;
L_0x7fc3085a7a40 .part v0x7fc308542500_0, 24, 1;
L_0x7fc3085a7ae0 .part L_0x7fc3085aab30, 24, 1;
L_0x7fc3085a8640 .part v0x7fc308542410_0, 25, 1;
L_0x7fc3085a86e0 .part v0x7fc308542500_0, 25, 1;
L_0x7fc3085a8040 .part L_0x7fc3085aab30, 25, 1;
L_0x7fc3085a8cd0 .part v0x7fc308542410_0, 26, 1;
L_0x7fc3085a8780 .part v0x7fc308542500_0, 26, 1;
L_0x7fc3085a8820 .part L_0x7fc3085aab30, 26, 1;
L_0x7fc3085a9380 .part v0x7fc308542410_0, 27, 1;
L_0x7fc3085a9420 .part v0x7fc308542500_0, 27, 1;
L_0x7fc3085a8d70 .part L_0x7fc3085aab30, 27, 1;
L_0x7fc3085a9a10 .part v0x7fc308542410_0, 28, 1;
L_0x7fc3085a94c0 .part v0x7fc308542500_0, 28, 1;
L_0x7fc3085a9560 .part L_0x7fc3085aab30, 28, 1;
L_0x7fc3085aa0b0 .part v0x7fc308542410_0, 29, 1;
L_0x7fc3085a3480 .part v0x7fc308542500_0, 29, 1;
L_0x7fc3085a9ab0 .part L_0x7fc3085aab30, 29, 1;
L_0x7fc3085aa340 .part v0x7fc308542410_0, 30, 1;
L_0x7fc3085a3520 .part v0x7fc308542500_0, 30, 1;
L_0x7fc3085a35c0 .part L_0x7fc3085aab30, 30, 1;
L_0x7fc3085aa9f0 .part v0x7fc308542410_0, 31, 1;
L_0x7fc3085aaa90 .part v0x7fc308542500_0, 31, 1;
L_0x7fc3085aa3e0 .part L_0x7fc3085aab30, 31, 1;
LS_0x7fc3085a45e0_0_0 .concat8 [ 1 1 1 1], L_0x7fc30859e1c0, L_0x7fc30859e750, L_0x7fc30859ede0, L_0x7fc30859f3c0;
LS_0x7fc3085a45e0_0_4 .concat8 [ 1 1 1 1], L_0x7fc30859f9f0, L_0x7fc30859ff80, L_0x7fc30859ff00, L_0x7fc3085a09e0;
LS_0x7fc3085a45e0_0_8 .concat8 [ 1 1 1 1], L_0x7fc30859f900, L_0x7fc3085a1640, L_0x7fc3085a1850, L_0x7fc3085a2290;
LS_0x7fc3085a45e0_0_12 .concat8 [ 1 1 1 1], L_0x7fc3085a29e0, L_0x7fc3085a2df0, L_0x7fc3085a3030, L_0x7fc3085a3f10;
LS_0x7fc3085a45e0_0_16 .concat8 [ 1 1 1 1], L_0x7fc3085a11e0, L_0x7fc3085a4d40, L_0x7fc3085a4c60, L_0x7fc3085a5a70;
LS_0x7fc3085a45e0_0_20 .concat8 [ 1 1 1 1], L_0x7fc3085a59b0, L_0x7fc3085a67c0, L_0x7fc3085a66f0, L_0x7fc3085a7530;
LS_0x7fc3085a45e0_0_24 .concat8 [ 1 1 1 1], L_0x7fc3085a7430, L_0x7fc3085a7c10, L_0x7fc3085a8170, L_0x7fc3085a8950;
LS_0x7fc3085a45e0_0_28 .concat8 [ 1 1 1 1], L_0x7fc3085a8ea0, L_0x7fc3085a9690, L_0x7fc3085a9b50, L_0x7fc3085a36f0;
LS_0x7fc3085a45e0_1_0 .concat8 [ 4 4 4 4], LS_0x7fc3085a45e0_0_0, LS_0x7fc3085a45e0_0_4, LS_0x7fc3085a45e0_0_8, LS_0x7fc3085a45e0_0_12;
LS_0x7fc3085a45e0_1_4 .concat8 [ 4 4 4 4], LS_0x7fc3085a45e0_0_16, LS_0x7fc3085a45e0_0_20, LS_0x7fc3085a45e0_0_24, LS_0x7fc3085a45e0_0_28;
L_0x7fc3085a45e0 .concat8 [ 16 16 0 0], LS_0x7fc3085a45e0_1_0, LS_0x7fc3085a45e0_1_4;
LS_0x7fc3085aab30_0_0 .concat8 [ 1 1 1 1], L_0x7fc3085abd80, L_0x7fc30859e410, L_0x7fc30859e9a0, L_0x7fc30859eff0;
LS_0x7fc3085aab30_0_4 .concat8 [ 1 1 1 1], L_0x7fc30859f5d0, L_0x7fc30859fbc0, L_0x7fc3085a0190, L_0x7fc3085a0850;
LS_0x7fc3085aab30_0_8 .concat8 [ 1 1 1 1], L_0x7fc3085a0e50, L_0x7fc3085a1480, L_0x7fc3085a1a90, L_0x7fc3085a2090;
LS_0x7fc3085aab30_0_12 .concat8 [ 1 1 1 1], L_0x7fc3085a2660, L_0x7fc3085a2c30, L_0x7fc3085a32a0, L_0x7fc3085a3b30;
LS_0x7fc3085aab30_0_16 .concat8 [ 1 1 1 1], L_0x7fc3085a41e0, L_0x7fc3085a4980, L_0x7fc3085a5010, L_0x7fc3085a56a0;
LS_0x7fc3085aab30_0_20 .concat8 [ 1 1 1 1], L_0x7fc3085a5d40, L_0x7fc3085a63e0, L_0x7fc3085a6a90, L_0x7fc3085a7120;
LS_0x7fc3085aab30_0_24 .concat8 [ 1 1 1 1], L_0x7fc3085a77c0, L_0x7fc3085a7e60, L_0x7fc3085a8500, L_0x7fc3085a8b90;
LS_0x7fc3085aab30_0_28 .concat8 [ 1 1 1 1], L_0x7fc3085a9240, L_0x7fc3085a98d0, L_0x7fc3085a9f70, L_0x7fc3085aa200;
LS_0x7fc3085aab30_0_32 .concat8 [ 1 0 0 0], L_0x7fc3085aa8b0;
LS_0x7fc3085aab30_1_0 .concat8 [ 4 4 4 4], LS_0x7fc3085aab30_0_0, LS_0x7fc3085aab30_0_4, LS_0x7fc3085aab30_0_8, LS_0x7fc3085aab30_0_12;
LS_0x7fc3085aab30_1_4 .concat8 [ 4 4 4 4], LS_0x7fc3085aab30_0_16, LS_0x7fc3085aab30_0_20, LS_0x7fc3085aab30_0_24, LS_0x7fc3085aab30_0_28;
LS_0x7fc3085aab30_1_8 .concat8 [ 1 0 0 0], LS_0x7fc3085aab30_0_32;
L_0x7fc3085aab30 .concat8 [ 16 16 1 0], LS_0x7fc3085aab30_1_0, LS_0x7fc3085aab30_1_4, LS_0x7fc3085aab30_1_8;
L_0x7fc3085abe30 .part L_0x7fc3085aab30, 32, 1;
S_0x7fc30850bfa0 .scope generate, "loop[0]" "loop[0]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30850c180 .param/l "i" 1 5 6, +C4<00>;
S_0x7fc30850c220 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30850bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30859e150 .functor XOR 1, L_0x7fc30859e500, L_0x7fc30859e5a0, C4<0>, C4<0>;
L_0x7fc30859e1c0 .functor XOR 1, L_0x7fc30859e150, L_0x7fc30859e640, C4<0>, C4<0>;
L_0x7fc30859e270 .functor AND 1, L_0x7fc30859e500, L_0x7fc30859e5a0, C4<1>, C4<1>;
L_0x7fc30859e360 .functor AND 1, L_0x7fc30859e150, L_0x7fc30859e640, C4<1>, C4<1>;
L_0x7fc30859e410 .functor OR 1, L_0x7fc30859e270, L_0x7fc30859e360, C4<0>, C4<0>;
v0x7fc30850c490_0 .net "a", 0 0, L_0x7fc30859e500;  1 drivers
v0x7fc30850c540_0 .net "b", 0 0, L_0x7fc30859e5a0;  1 drivers
v0x7fc30850c5e0_0 .net "cin", 0 0, L_0x7fc30859e640;  1 drivers
v0x7fc30850c690_0 .net "cout", 0 0, L_0x7fc30859e410;  1 drivers
v0x7fc30850c730_0 .net "s", 0 0, L_0x7fc30859e1c0;  1 drivers
v0x7fc30850c810_0 .net "t1", 0 0, L_0x7fc30859e150;  1 drivers
v0x7fc30850c8b0_0 .net "t2", 0 0, L_0x7fc30859e270;  1 drivers
v0x7fc30850c950_0 .net "t3", 0 0, L_0x7fc30859e360;  1 drivers
S_0x7fc30850ca70 .scope generate, "loop[1]" "loop[1]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30850cc30 .param/l "i" 1 5 6, +C4<01>;
S_0x7fc30850ccb0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30850ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30859e6e0 .functor XOR 1, L_0x7fc30859ea90, L_0x7fc30859ebb0, C4<0>, C4<0>;
L_0x7fc30859e750 .functor XOR 1, L_0x7fc30859e6e0, L_0x7fc30859ecd0, C4<0>, C4<0>;
L_0x7fc30859e800 .functor AND 1, L_0x7fc30859ea90, L_0x7fc30859ebb0, C4<1>, C4<1>;
L_0x7fc30859e8f0 .functor AND 1, L_0x7fc30859e6e0, L_0x7fc30859ecd0, C4<1>, C4<1>;
L_0x7fc30859e9a0 .functor OR 1, L_0x7fc30859e800, L_0x7fc30859e8f0, C4<0>, C4<0>;
v0x7fc30850cf20_0 .net "a", 0 0, L_0x7fc30859ea90;  1 drivers
v0x7fc30850cfb0_0 .net "b", 0 0, L_0x7fc30859ebb0;  1 drivers
v0x7fc30850d050_0 .net "cin", 0 0, L_0x7fc30859ecd0;  1 drivers
v0x7fc30850d100_0 .net "cout", 0 0, L_0x7fc30859e9a0;  1 drivers
v0x7fc30850d1a0_0 .net "s", 0 0, L_0x7fc30859e750;  1 drivers
v0x7fc30850d280_0 .net "t1", 0 0, L_0x7fc30859e6e0;  1 drivers
v0x7fc30850d320_0 .net "t2", 0 0, L_0x7fc30859e800;  1 drivers
v0x7fc30850d3c0_0 .net "t3", 0 0, L_0x7fc30859e8f0;  1 drivers
S_0x7fc30850d4e0 .scope generate, "loop[2]" "loop[2]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30850d6c0 .param/l "i" 1 5 6, +C4<010>;
S_0x7fc30850d740 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30850d4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30859ed70 .functor XOR 1, L_0x7fc30859f0e0, L_0x7fc30859f1c0, C4<0>, C4<0>;
L_0x7fc30859ede0 .functor XOR 1, L_0x7fc30859ed70, L_0x7fc30859f260, C4<0>, C4<0>;
L_0x7fc30859ee50 .functor AND 1, L_0x7fc30859f0e0, L_0x7fc30859f1c0, C4<1>, C4<1>;
L_0x7fc30859ef40 .functor AND 1, L_0x7fc30859ed70, L_0x7fc30859f260, C4<1>, C4<1>;
L_0x7fc30859eff0 .functor OR 1, L_0x7fc30859ee50, L_0x7fc30859ef40, C4<0>, C4<0>;
v0x7fc30850d980_0 .net "a", 0 0, L_0x7fc30859f0e0;  1 drivers
v0x7fc30850da30_0 .net "b", 0 0, L_0x7fc30859f1c0;  1 drivers
v0x7fc30850dad0_0 .net "cin", 0 0, L_0x7fc30859f260;  1 drivers
v0x7fc30850db80_0 .net "cout", 0 0, L_0x7fc30859eff0;  1 drivers
v0x7fc30850dc20_0 .net "s", 0 0, L_0x7fc30859ede0;  1 drivers
v0x7fc30850dd00_0 .net "t1", 0 0, L_0x7fc30859ed70;  1 drivers
v0x7fc30850dda0_0 .net "t2", 0 0, L_0x7fc30859ee50;  1 drivers
v0x7fc30850de40_0 .net "t3", 0 0, L_0x7fc30859ef40;  1 drivers
S_0x7fc30850df60 .scope generate, "loop[3]" "loop[3]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30850e120 .param/l "i" 1 5 6, +C4<011>;
S_0x7fc30850e1b0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30850df60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30859f350 .functor XOR 1, L_0x7fc30859f6c0, L_0x7fc30859f760, C4<0>, C4<0>;
L_0x7fc30859f3c0 .functor XOR 1, L_0x7fc30859f350, L_0x7fc30859f860, C4<0>, C4<0>;
L_0x7fc30859f430 .functor AND 1, L_0x7fc30859f6c0, L_0x7fc30859f760, C4<1>, C4<1>;
L_0x7fc30859f520 .functor AND 1, L_0x7fc30859f350, L_0x7fc30859f860, C4<1>, C4<1>;
L_0x7fc30859f5d0 .functor OR 1, L_0x7fc30859f430, L_0x7fc30859f520, C4<0>, C4<0>;
v0x7fc30850e3f0_0 .net "a", 0 0, L_0x7fc30859f6c0;  1 drivers
v0x7fc30850e4a0_0 .net "b", 0 0, L_0x7fc30859f760;  1 drivers
v0x7fc30850e540_0 .net "cin", 0 0, L_0x7fc30859f860;  1 drivers
v0x7fc30850e5f0_0 .net "cout", 0 0, L_0x7fc30859f5d0;  1 drivers
v0x7fc30850e690_0 .net "s", 0 0, L_0x7fc30859f3c0;  1 drivers
v0x7fc30850e770_0 .net "t1", 0 0, L_0x7fc30859f350;  1 drivers
v0x7fc30850e810_0 .net "t2", 0 0, L_0x7fc30859f430;  1 drivers
v0x7fc30850e8b0_0 .net "t3", 0 0, L_0x7fc30859f520;  1 drivers
S_0x7fc30850e9d0 .scope generate, "loop[4]" "loop[4]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30850ebd0 .param/l "i" 1 5 6, +C4<0100>;
S_0x7fc30850ec50 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30850e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30859f980 .functor XOR 1, L_0x7fc30859fcb0, L_0x7fc30859fdc0, C4<0>, C4<0>;
L_0x7fc30859f9f0 .functor XOR 1, L_0x7fc30859f980, L_0x7fc30859fe60, C4<0>, C4<0>;
L_0x7fc30859fa60 .functor AND 1, L_0x7fc30859fcb0, L_0x7fc30859fdc0, C4<1>, C4<1>;
L_0x7fc30859fb10 .functor AND 1, L_0x7fc30859f980, L_0x7fc30859fe60, C4<1>, C4<1>;
L_0x7fc30859fbc0 .functor OR 1, L_0x7fc30859fa60, L_0x7fc30859fb10, C4<0>, C4<0>;
v0x7fc30850eec0_0 .net "a", 0 0, L_0x7fc30859fcb0;  1 drivers
v0x7fc30850ef50_0 .net "b", 0 0, L_0x7fc30859fdc0;  1 drivers
v0x7fc30850efe0_0 .net "cin", 0 0, L_0x7fc30859fe60;  1 drivers
v0x7fc30850f090_0 .net "cout", 0 0, L_0x7fc30859fbc0;  1 drivers
v0x7fc30850f120_0 .net "s", 0 0, L_0x7fc30859f9f0;  1 drivers
v0x7fc30850f200_0 .net "t1", 0 0, L_0x7fc30859f980;  1 drivers
v0x7fc30850f2a0_0 .net "t2", 0 0, L_0x7fc30859fa60;  1 drivers
v0x7fc30850f340_0 .net "t3", 0 0, L_0x7fc30859fb10;  1 drivers
S_0x7fc30850f460 .scope generate, "loop[5]" "loop[5]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30850f620 .param/l "i" 1 5 6, +C4<0101>;
S_0x7fc30850f6b0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30850f460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30859fd50 .functor XOR 1, L_0x7fc3085a0280, L_0x7fc3085a0420, C4<0>, C4<0>;
L_0x7fc30859ff80 .functor XOR 1, L_0x7fc30859fd50, L_0x7fc3085a0650, C4<0>, C4<0>;
L_0x7fc30859fff0 .functor AND 1, L_0x7fc3085a0280, L_0x7fc3085a0420, C4<1>, C4<1>;
L_0x7fc3085a00e0 .functor AND 1, L_0x7fc30859fd50, L_0x7fc3085a0650, C4<1>, C4<1>;
L_0x7fc3085a0190 .functor OR 1, L_0x7fc30859fff0, L_0x7fc3085a00e0, C4<0>, C4<0>;
v0x7fc30850f8f0_0 .net "a", 0 0, L_0x7fc3085a0280;  1 drivers
v0x7fc30850f9a0_0 .net "b", 0 0, L_0x7fc3085a0420;  1 drivers
v0x7fc30850fa40_0 .net "cin", 0 0, L_0x7fc3085a0650;  1 drivers
v0x7fc30850faf0_0 .net "cout", 0 0, L_0x7fc3085a0190;  1 drivers
v0x7fc30850fb90_0 .net "s", 0 0, L_0x7fc30859ff80;  1 drivers
v0x7fc30850fc70_0 .net "t1", 0 0, L_0x7fc30859fd50;  1 drivers
v0x7fc30850fd10_0 .net "t2", 0 0, L_0x7fc30859fff0;  1 drivers
v0x7fc30850fdb0_0 .net "t3", 0 0, L_0x7fc3085a00e0;  1 drivers
S_0x7fc30850fed0 .scope generate, "loop[6]" "loop[6]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308510090 .param/l "i" 1 5 6, +C4<0110>;
S_0x7fc308510120 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30850fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc30859ec50 .functor XOR 1, L_0x7fc3085a0940, L_0x7fc3085a0a80, C4<0>, C4<0>;
L_0x7fc30859ff00 .functor XOR 1, L_0x7fc30859ec50, L_0x7fc3085a0b20, C4<0>, C4<0>;
L_0x7fc3085a06f0 .functor AND 1, L_0x7fc3085a0940, L_0x7fc3085a0a80, C4<1>, C4<1>;
L_0x7fc3085a07a0 .functor AND 1, L_0x7fc30859ec50, L_0x7fc3085a0b20, C4<1>, C4<1>;
L_0x7fc3085a0850 .functor OR 1, L_0x7fc3085a06f0, L_0x7fc3085a07a0, C4<0>, C4<0>;
v0x7fc308510360_0 .net "a", 0 0, L_0x7fc3085a0940;  1 drivers
v0x7fc308510410_0 .net "b", 0 0, L_0x7fc3085a0a80;  1 drivers
v0x7fc3085104b0_0 .net "cin", 0 0, L_0x7fc3085a0b20;  1 drivers
v0x7fc308510560_0 .net "cout", 0 0, L_0x7fc3085a0850;  1 drivers
v0x7fc308510600_0 .net "s", 0 0, L_0x7fc30859ff00;  1 drivers
v0x7fc3085106e0_0 .net "t1", 0 0, L_0x7fc30859ec50;  1 drivers
v0x7fc308510780_0 .net "t2", 0 0, L_0x7fc3085a06f0;  1 drivers
v0x7fc308510820_0 .net "t3", 0 0, L_0x7fc3085a07a0;  1 drivers
S_0x7fc308510940 .scope generate, "loop[7]" "loop[7]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308510b00 .param/l "i" 1 5 6, +C4<0111>;
S_0x7fc308510b90 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308510940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a05c0 .functor XOR 1, L_0x7fc3085a0f40, L_0x7fc3085a0fe0, C4<0>, C4<0>;
L_0x7fc3085a09e0 .functor XOR 1, L_0x7fc3085a05c0, L_0x7fc3085a1140, C4<0>, C4<0>;
L_0x7fc3085a0cb0 .functor AND 1, L_0x7fc3085a0f40, L_0x7fc3085a0fe0, C4<1>, C4<1>;
L_0x7fc3085a0da0 .functor AND 1, L_0x7fc3085a05c0, L_0x7fc3085a1140, C4<1>, C4<1>;
L_0x7fc3085a0e50 .functor OR 1, L_0x7fc3085a0cb0, L_0x7fc3085a0da0, C4<0>, C4<0>;
v0x7fc308510dd0_0 .net "a", 0 0, L_0x7fc3085a0f40;  1 drivers
v0x7fc308510e80_0 .net "b", 0 0, L_0x7fc3085a0fe0;  1 drivers
v0x7fc308510f20_0 .net "cin", 0 0, L_0x7fc3085a1140;  1 drivers
v0x7fc308510fd0_0 .net "cout", 0 0, L_0x7fc3085a0e50;  1 drivers
v0x7fc308511070_0 .net "s", 0 0, L_0x7fc3085a09e0;  1 drivers
v0x7fc308511150_0 .net "t1", 0 0, L_0x7fc3085a05c0;  1 drivers
v0x7fc3085111f0_0 .net "t2", 0 0, L_0x7fc3085a0cb0;  1 drivers
v0x7fc308511290_0 .net "t3", 0 0, L_0x7fc3085a0da0;  1 drivers
S_0x7fc3085113b0 .scope generate, "loop[8]" "loop[8]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30850eb90 .param/l "i" 1 5 6, +C4<01000>;
S_0x7fc308511630 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085113b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a0bc0 .functor XOR 1, L_0x7fc3085a15a0, L_0x7fc3085a1710, C4<0>, C4<0>;
L_0x7fc30859f900 .functor XOR 1, L_0x7fc3085a0bc0, L_0x7fc3085a17b0, C4<0>, C4<0>;
L_0x7fc3085a12e0 .functor AND 1, L_0x7fc3085a15a0, L_0x7fc3085a1710, C4<1>, C4<1>;
L_0x7fc3085a13d0 .functor AND 1, L_0x7fc3085a0bc0, L_0x7fc3085a17b0, C4<1>, C4<1>;
L_0x7fc3085a1480 .functor OR 1, L_0x7fc3085a12e0, L_0x7fc3085a13d0, C4<0>, C4<0>;
v0x7fc3085118a0_0 .net "a", 0 0, L_0x7fc3085a15a0;  1 drivers
v0x7fc308511950_0 .net "b", 0 0, L_0x7fc3085a1710;  1 drivers
v0x7fc3085119f0_0 .net "cin", 0 0, L_0x7fc3085a17b0;  1 drivers
v0x7fc308511a80_0 .net "cout", 0 0, L_0x7fc3085a1480;  1 drivers
v0x7fc308511b20_0 .net "s", 0 0, L_0x7fc30859f900;  1 drivers
v0x7fc308511c00_0 .net "t1", 0 0, L_0x7fc3085a0bc0;  1 drivers
v0x7fc308511ca0_0 .net "t2", 0 0, L_0x7fc3085a12e0;  1 drivers
v0x7fc308511d40_0 .net "t3", 0 0, L_0x7fc3085a13d0;  1 drivers
S_0x7fc308511e60 .scope generate, "loop[9]" "loop[9]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308512020 .param/l "i" 1 5 6, +C4<01001>;
S_0x7fc3085120c0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308511e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a1080 .functor XOR 1, L_0x7fc3085a1bb0, L_0x7fc3085a1c50, C4<0>, C4<0>;
L_0x7fc3085a1640 .functor XOR 1, L_0x7fc3085a1080, L_0x7fc3085a1de0, C4<0>, C4<0>;
L_0x7fc3085a1930 .functor AND 1, L_0x7fc3085a1bb0, L_0x7fc3085a1c50, C4<1>, C4<1>;
L_0x7fc3085a19e0 .functor AND 1, L_0x7fc3085a1080, L_0x7fc3085a1de0, C4<1>, C4<1>;
L_0x7fc3085a1a90 .functor OR 1, L_0x7fc3085a1930, L_0x7fc3085a19e0, C4<0>, C4<0>;
v0x7fc308512330_0 .net "a", 0 0, L_0x7fc3085a1bb0;  1 drivers
v0x7fc3085123c0_0 .net "b", 0 0, L_0x7fc3085a1c50;  1 drivers
v0x7fc308512460_0 .net "cin", 0 0, L_0x7fc3085a1de0;  1 drivers
v0x7fc3085124f0_0 .net "cout", 0 0, L_0x7fc3085a1a90;  1 drivers
v0x7fc308512590_0 .net "s", 0 0, L_0x7fc3085a1640;  1 drivers
v0x7fc308512670_0 .net "t1", 0 0, L_0x7fc3085a1080;  1 drivers
v0x7fc308512710_0 .net "t2", 0 0, L_0x7fc3085a1930;  1 drivers
v0x7fc3085127b0_0 .net "t3", 0 0, L_0x7fc3085a19e0;  1 drivers
S_0x7fc3085128d0 .scope generate, "loop[10]" "loop[10]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308512a90 .param/l "i" 1 5 6, +C4<01010>;
S_0x7fc308512b30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085128d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a1e80 .functor XOR 1, L_0x7fc3085a2180, L_0x7fc3085a2320, C4<0>, C4<0>;
L_0x7fc3085a1850 .functor XOR 1, L_0x7fc3085a1e80, L_0x7fc3085a23c0, C4<0>, C4<0>;
L_0x7fc3085a1ef0 .functor AND 1, L_0x7fc3085a2180, L_0x7fc3085a2320, C4<1>, C4<1>;
L_0x7fc3085a1fe0 .functor AND 1, L_0x7fc3085a1e80, L_0x7fc3085a23c0, C4<1>, C4<1>;
L_0x7fc3085a2090 .functor OR 1, L_0x7fc3085a1ef0, L_0x7fc3085a1fe0, C4<0>, C4<0>;
v0x7fc308512da0_0 .net "a", 0 0, L_0x7fc3085a2180;  1 drivers
v0x7fc308512e30_0 .net "b", 0 0, L_0x7fc3085a2320;  1 drivers
v0x7fc308512ed0_0 .net "cin", 0 0, L_0x7fc3085a23c0;  1 drivers
v0x7fc308512f60_0 .net "cout", 0 0, L_0x7fc3085a2090;  1 drivers
v0x7fc308513000_0 .net "s", 0 0, L_0x7fc3085a1850;  1 drivers
v0x7fc3085130e0_0 .net "t1", 0 0, L_0x7fc3085a1e80;  1 drivers
v0x7fc308513180_0 .net "t2", 0 0, L_0x7fc3085a1ef0;  1 drivers
v0x7fc308513220_0 .net "t3", 0 0, L_0x7fc3085a1fe0;  1 drivers
S_0x7fc308513340 .scope generate, "loop[11]" "loop[11]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308513500 .param/l "i" 1 5 6, +C4<01011>;
S_0x7fc3085135a0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308513340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a2220 .functor XOR 1, L_0x7fc3085a2780, L_0x7fc3085a2820, C4<0>, C4<0>;
L_0x7fc3085a2290 .functor XOR 1, L_0x7fc3085a2220, L_0x7fc3085a2460, C4<0>, C4<0>;
L_0x7fc3085a1d30 .functor AND 1, L_0x7fc3085a2780, L_0x7fc3085a2820, C4<1>, C4<1>;
L_0x7fc3085a25b0 .functor AND 1, L_0x7fc3085a2220, L_0x7fc3085a2460, C4<1>, C4<1>;
L_0x7fc3085a2660 .functor OR 1, L_0x7fc3085a1d30, L_0x7fc3085a25b0, C4<0>, C4<0>;
v0x7fc308513810_0 .net "a", 0 0, L_0x7fc3085a2780;  1 drivers
v0x7fc3085138a0_0 .net "b", 0 0, L_0x7fc3085a2820;  1 drivers
v0x7fc308513940_0 .net "cin", 0 0, L_0x7fc3085a2460;  1 drivers
v0x7fc3085139d0_0 .net "cout", 0 0, L_0x7fc3085a2660;  1 drivers
v0x7fc308513a70_0 .net "s", 0 0, L_0x7fc3085a2290;  1 drivers
v0x7fc308513b50_0 .net "t1", 0 0, L_0x7fc3085a2220;  1 drivers
v0x7fc308513bf0_0 .net "t2", 0 0, L_0x7fc3085a1d30;  1 drivers
v0x7fc308513c90_0 .net "t3", 0 0, L_0x7fc3085a25b0;  1 drivers
S_0x7fc308513db0 .scope generate, "loop[12]" "loop[12]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308513f70 .param/l "i" 1 5 6, +C4<01100>;
S_0x7fc308514010 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308513db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a2500 .functor XOR 1, L_0x7fc3085a2d50, L_0x7fc3085a28c0, C4<0>, C4<0>;
L_0x7fc3085a29e0 .functor XOR 1, L_0x7fc3085a2500, L_0x7fc3085a2f20, C4<0>, C4<0>;
L_0x7fc3085a2a90 .functor AND 1, L_0x7fc3085a2d50, L_0x7fc3085a28c0, C4<1>, C4<1>;
L_0x7fc3085a2b80 .functor AND 1, L_0x7fc3085a2500, L_0x7fc3085a2f20, C4<1>, C4<1>;
L_0x7fc3085a2c30 .functor OR 1, L_0x7fc3085a2a90, L_0x7fc3085a2b80, C4<0>, C4<0>;
v0x7fc308514280_0 .net "a", 0 0, L_0x7fc3085a2d50;  1 drivers
v0x7fc308514310_0 .net "b", 0 0, L_0x7fc3085a28c0;  1 drivers
v0x7fc3085143b0_0 .net "cin", 0 0, L_0x7fc3085a2f20;  1 drivers
v0x7fc308514440_0 .net "cout", 0 0, L_0x7fc3085a2c30;  1 drivers
v0x7fc3085144e0_0 .net "s", 0 0, L_0x7fc3085a29e0;  1 drivers
v0x7fc3085145c0_0 .net "t1", 0 0, L_0x7fc3085a2500;  1 drivers
v0x7fc308514660_0 .net "t2", 0 0, L_0x7fc3085a2a90;  1 drivers
v0x7fc308514700_0 .net "t3", 0 0, L_0x7fc3085a2b80;  1 drivers
S_0x7fc308514820 .scope generate, "loop[13]" "loop[13]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc3085149e0 .param/l "i" 1 5 6, +C4<01101>;
S_0x7fc308514a80 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308514820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a2960 .functor XOR 1, L_0x7fc3085a33e0, L_0x7fc3085a0320, C4<0>, C4<0>;
L_0x7fc3085a2df0 .functor XOR 1, L_0x7fc3085a2960, L_0x7fc3085a04c0, C4<0>, C4<0>;
L_0x7fc3085a3100 .functor AND 1, L_0x7fc3085a33e0, L_0x7fc3085a0320, C4<1>, C4<1>;
L_0x7fc3085a31f0 .functor AND 1, L_0x7fc3085a2960, L_0x7fc3085a04c0, C4<1>, C4<1>;
L_0x7fc3085a32a0 .functor OR 1, L_0x7fc3085a3100, L_0x7fc3085a31f0, C4<0>, C4<0>;
v0x7fc308514cf0_0 .net "a", 0 0, L_0x7fc3085a33e0;  1 drivers
v0x7fc308514d80_0 .net "b", 0 0, L_0x7fc3085a0320;  1 drivers
v0x7fc308514e20_0 .net "cin", 0 0, L_0x7fc3085a04c0;  1 drivers
v0x7fc308514eb0_0 .net "cout", 0 0, L_0x7fc3085a32a0;  1 drivers
v0x7fc308514f50_0 .net "s", 0 0, L_0x7fc3085a2df0;  1 drivers
v0x7fc308515030_0 .net "t1", 0 0, L_0x7fc3085a2960;  1 drivers
v0x7fc3085150d0_0 .net "t2", 0 0, L_0x7fc3085a3100;  1 drivers
v0x7fc308515170_0 .net "t3", 0 0, L_0x7fc3085a31f0;  1 drivers
S_0x7fc308515290 .scope generate, "loop[14]" "loop[14]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308515450 .param/l "i" 1 5 6, +C4<01110>;
S_0x7fc3085154f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308515290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a2fc0 .functor XOR 1, L_0x7fc3085a3c70, L_0x7fc3085a3880, C4<0>, C4<0>;
L_0x7fc3085a3030 .functor XOR 1, L_0x7fc3085a2fc0, L_0x7fc3085a3920, C4<0>, C4<0>;
L_0x7fc3085a39d0 .functor AND 1, L_0x7fc3085a3c70, L_0x7fc3085a3880, C4<1>, C4<1>;
L_0x7fc3085a3a80 .functor AND 1, L_0x7fc3085a2fc0, L_0x7fc3085a3920, C4<1>, C4<1>;
L_0x7fc3085a3b30 .functor OR 1, L_0x7fc3085a39d0, L_0x7fc3085a3a80, C4<0>, C4<0>;
v0x7fc308515760_0 .net "a", 0 0, L_0x7fc3085a3c70;  1 drivers
v0x7fc3085157f0_0 .net "b", 0 0, L_0x7fc3085a3880;  1 drivers
v0x7fc308515890_0 .net "cin", 0 0, L_0x7fc3085a3920;  1 drivers
v0x7fc308515920_0 .net "cout", 0 0, L_0x7fc3085a3b30;  1 drivers
v0x7fc3085159c0_0 .net "s", 0 0, L_0x7fc3085a3030;  1 drivers
v0x7fc308515aa0_0 .net "t1", 0 0, L_0x7fc3085a2fc0;  1 drivers
v0x7fc308515b40_0 .net "t2", 0 0, L_0x7fc3085a39d0;  1 drivers
v0x7fc308515be0_0 .net "t3", 0 0, L_0x7fc3085a3a80;  1 drivers
S_0x7fc308515d00 .scope generate, "loop[15]" "loop[15]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308515ec0 .param/l "i" 1 5 6, +C4<01111>;
S_0x7fc308515f60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308515d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a3e80 .functor XOR 1, L_0x7fc3085a4320, L_0x7fc3085a43c0, C4<0>, C4<0>;
L_0x7fc3085a3f10 .functor XOR 1, L_0x7fc3085a3e80, L_0x7fc3085a3d10, C4<0>, C4<0>;
L_0x7fc3085a4000 .functor AND 1, L_0x7fc3085a4320, L_0x7fc3085a43c0, C4<1>, C4<1>;
L_0x7fc3085a4130 .functor AND 1, L_0x7fc3085a3e80, L_0x7fc3085a3d10, C4<1>, C4<1>;
L_0x7fc3085a41e0 .functor OR 1, L_0x7fc3085a4000, L_0x7fc3085a4130, C4<0>, C4<0>;
v0x7fc3085161d0_0 .net "a", 0 0, L_0x7fc3085a4320;  1 drivers
v0x7fc308516260_0 .net "b", 0 0, L_0x7fc3085a43c0;  1 drivers
v0x7fc308516300_0 .net "cin", 0 0, L_0x7fc3085a3d10;  1 drivers
v0x7fc308516390_0 .net "cout", 0 0, L_0x7fc3085a41e0;  1 drivers
v0x7fc308516430_0 .net "s", 0 0, L_0x7fc3085a3f10;  1 drivers
v0x7fc308516510_0 .net "t1", 0 0, L_0x7fc3085a3e80;  1 drivers
v0x7fc3085165b0_0 .net "t2", 0 0, L_0x7fc3085a4000;  1 drivers
v0x7fc308516650_0 .net "t3", 0 0, L_0x7fc3085a4130;  1 drivers
S_0x7fc308516770 .scope generate, "loop[16]" "loop[16]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308516a30 .param/l "i" 1 5 6, +C4<010000>;
S_0x7fc308516ab0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308516770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a3db0 .functor XOR 1, L_0x7fc3085a4a90, L_0x7fc3085a4460, C4<0>, C4<0>;
L_0x7fc3085a11e0 .functor XOR 1, L_0x7fc3085a3db0, L_0x7fc3085a4500, C4<0>, C4<0>;
L_0x7fc3085a47e0 .functor AND 1, L_0x7fc3085a4a90, L_0x7fc3085a4460, C4<1>, C4<1>;
L_0x7fc3085a48d0 .functor AND 1, L_0x7fc3085a3db0, L_0x7fc3085a4500, C4<1>, C4<1>;
L_0x7fc3085a4980 .functor OR 1, L_0x7fc3085a47e0, L_0x7fc3085a48d0, C4<0>, C4<0>;
v0x7fc308516ca0_0 .net "a", 0 0, L_0x7fc3085a4a90;  1 drivers
v0x7fc308516d50_0 .net "b", 0 0, L_0x7fc3085a4460;  1 drivers
v0x7fc308516df0_0 .net "cin", 0 0, L_0x7fc3085a4500;  1 drivers
v0x7fc308516e80_0 .net "cout", 0 0, L_0x7fc3085a4980;  1 drivers
v0x7fc308516f20_0 .net "s", 0 0, L_0x7fc3085a11e0;  1 drivers
v0x7fc308517000_0 .net "t1", 0 0, L_0x7fc3085a3db0;  1 drivers
v0x7fc3085170a0_0 .net "t2", 0 0, L_0x7fc3085a47e0;  1 drivers
v0x7fc308517140_0 .net "t3", 0 0, L_0x7fc3085a48d0;  1 drivers
S_0x7fc308517260 .scope generate, "loop[17]" "loop[17]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308517420 .param/l "i" 1 5 6, +C4<010001>;
S_0x7fc3085174c0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308517260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a4cd0 .functor XOR 1, L_0x7fc3085a5150, L_0x7fc3085a51f0, C4<0>, C4<0>;
L_0x7fc3085a4d40 .functor XOR 1, L_0x7fc3085a4cd0, L_0x7fc3085a4b30, C4<0>, C4<0>;
L_0x7fc3085a4e30 .functor AND 1, L_0x7fc3085a5150, L_0x7fc3085a51f0, C4<1>, C4<1>;
L_0x7fc3085a4f60 .functor AND 1, L_0x7fc3085a4cd0, L_0x7fc3085a4b30, C4<1>, C4<1>;
L_0x7fc3085a5010 .functor OR 1, L_0x7fc3085a4e30, L_0x7fc3085a4f60, C4<0>, C4<0>;
v0x7fc308517730_0 .net "a", 0 0, L_0x7fc3085a5150;  1 drivers
v0x7fc3085177c0_0 .net "b", 0 0, L_0x7fc3085a51f0;  1 drivers
v0x7fc308517860_0 .net "cin", 0 0, L_0x7fc3085a4b30;  1 drivers
v0x7fc3085178f0_0 .net "cout", 0 0, L_0x7fc3085a5010;  1 drivers
v0x7fc308517990_0 .net "s", 0 0, L_0x7fc3085a4d40;  1 drivers
v0x7fc308517a70_0 .net "t1", 0 0, L_0x7fc3085a4cd0;  1 drivers
v0x7fc308517b10_0 .net "t2", 0 0, L_0x7fc3085a4e30;  1 drivers
v0x7fc308517bb0_0 .net "t3", 0 0, L_0x7fc3085a4f60;  1 drivers
S_0x7fc308517cd0 .scope generate, "loop[18]" "loop[18]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308517e90 .param/l "i" 1 5 6, +C4<010010>;
S_0x7fc308517f30 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308517cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a4bd0 .functor XOR 1, L_0x7fc3085a57e0, L_0x7fc3085a5290, C4<0>, C4<0>;
L_0x7fc3085a4c60 .functor XOR 1, L_0x7fc3085a4bd0, L_0x7fc3085a5330, C4<0>, C4<0>;
L_0x7fc3085a54c0 .functor AND 1, L_0x7fc3085a57e0, L_0x7fc3085a5290, C4<1>, C4<1>;
L_0x7fc3085a55f0 .functor AND 1, L_0x7fc3085a4bd0, L_0x7fc3085a5330, C4<1>, C4<1>;
L_0x7fc3085a56a0 .functor OR 1, L_0x7fc3085a54c0, L_0x7fc3085a55f0, C4<0>, C4<0>;
v0x7fc3085181a0_0 .net "a", 0 0, L_0x7fc3085a57e0;  1 drivers
v0x7fc308518230_0 .net "b", 0 0, L_0x7fc3085a5290;  1 drivers
v0x7fc3085182d0_0 .net "cin", 0 0, L_0x7fc3085a5330;  1 drivers
v0x7fc308518360_0 .net "cout", 0 0, L_0x7fc3085a56a0;  1 drivers
v0x7fc308518400_0 .net "s", 0 0, L_0x7fc3085a4c60;  1 drivers
v0x7fc3085184e0_0 .net "t1", 0 0, L_0x7fc3085a4bd0;  1 drivers
v0x7fc308518580_0 .net "t2", 0 0, L_0x7fc3085a54c0;  1 drivers
v0x7fc308518620_0 .net "t3", 0 0, L_0x7fc3085a55f0;  1 drivers
S_0x7fc308518740 .scope generate, "loop[19]" "loop[19]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308518900 .param/l "i" 1 5 6, +C4<010011>;
S_0x7fc3085189a0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308518740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a53d0 .functor XOR 1, L_0x7fc3085a5e80, L_0x7fc3085a5f20, C4<0>, C4<0>;
L_0x7fc3085a5a70 .functor XOR 1, L_0x7fc3085a53d0, L_0x7fc3085a5880, C4<0>, C4<0>;
L_0x7fc3085a5b60 .functor AND 1, L_0x7fc3085a5e80, L_0x7fc3085a5f20, C4<1>, C4<1>;
L_0x7fc3085a5c90 .functor AND 1, L_0x7fc3085a53d0, L_0x7fc3085a5880, C4<1>, C4<1>;
L_0x7fc3085a5d40 .functor OR 1, L_0x7fc3085a5b60, L_0x7fc3085a5c90, C4<0>, C4<0>;
v0x7fc308518c10_0 .net "a", 0 0, L_0x7fc3085a5e80;  1 drivers
v0x7fc308518ca0_0 .net "b", 0 0, L_0x7fc3085a5f20;  1 drivers
v0x7fc308518d40_0 .net "cin", 0 0, L_0x7fc3085a5880;  1 drivers
v0x7fc308518dd0_0 .net "cout", 0 0, L_0x7fc3085a5d40;  1 drivers
v0x7fc308518e70_0 .net "s", 0 0, L_0x7fc3085a5a70;  1 drivers
v0x7fc308518f50_0 .net "t1", 0 0, L_0x7fc3085a53d0;  1 drivers
v0x7fc308518ff0_0 .net "t2", 0 0, L_0x7fc3085a5b60;  1 drivers
v0x7fc308519090_0 .net "t3", 0 0, L_0x7fc3085a5c90;  1 drivers
S_0x7fc3085191b0 .scope generate, "loop[20]" "loop[20]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308519370 .param/l "i" 1 5 6, +C4<010100>;
S_0x7fc308519410 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085191b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a5920 .functor XOR 1, L_0x7fc3085a6520, L_0x7fc3085a5fc0, C4<0>, C4<0>;
L_0x7fc3085a59b0 .functor XOR 1, L_0x7fc3085a5920, L_0x7fc3085a6060, C4<0>, C4<0>;
L_0x7fc3085a6200 .functor AND 1, L_0x7fc3085a6520, L_0x7fc3085a5fc0, C4<1>, C4<1>;
L_0x7fc3085a6330 .functor AND 1, L_0x7fc3085a5920, L_0x7fc3085a6060, C4<1>, C4<1>;
L_0x7fc3085a63e0 .functor OR 1, L_0x7fc3085a6200, L_0x7fc3085a6330, C4<0>, C4<0>;
v0x7fc308519680_0 .net "a", 0 0, L_0x7fc3085a6520;  1 drivers
v0x7fc308519710_0 .net "b", 0 0, L_0x7fc3085a5fc0;  1 drivers
v0x7fc3085197b0_0 .net "cin", 0 0, L_0x7fc3085a6060;  1 drivers
v0x7fc308519840_0 .net "cout", 0 0, L_0x7fc3085a63e0;  1 drivers
v0x7fc3085198e0_0 .net "s", 0 0, L_0x7fc3085a59b0;  1 drivers
v0x7fc3085199c0_0 .net "t1", 0 0, L_0x7fc3085a5920;  1 drivers
v0x7fc308519a60_0 .net "t2", 0 0, L_0x7fc3085a6200;  1 drivers
v0x7fc308519b00_0 .net "t3", 0 0, L_0x7fc3085a6330;  1 drivers
S_0x7fc308519c20 .scope generate, "loop[21]" "loop[21]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308519de0 .param/l "i" 1 5 6, +C4<010101>;
S_0x7fc308519e80 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308519c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a6100 .functor XOR 1, L_0x7fc3085a6bd0, L_0x7fc3085a6c70, C4<0>, C4<0>;
L_0x7fc3085a67c0 .functor XOR 1, L_0x7fc3085a6100, L_0x7fc3085a65c0, C4<0>, C4<0>;
L_0x7fc3085a68b0 .functor AND 1, L_0x7fc3085a6bd0, L_0x7fc3085a6c70, C4<1>, C4<1>;
L_0x7fc3085a69e0 .functor AND 1, L_0x7fc3085a6100, L_0x7fc3085a65c0, C4<1>, C4<1>;
L_0x7fc3085a6a90 .functor OR 1, L_0x7fc3085a68b0, L_0x7fc3085a69e0, C4<0>, C4<0>;
v0x7fc30851a0f0_0 .net "a", 0 0, L_0x7fc3085a6bd0;  1 drivers
v0x7fc30851a180_0 .net "b", 0 0, L_0x7fc3085a6c70;  1 drivers
v0x7fc30851a220_0 .net "cin", 0 0, L_0x7fc3085a65c0;  1 drivers
v0x7fc30851a2b0_0 .net "cout", 0 0, L_0x7fc3085a6a90;  1 drivers
v0x7fc30851a350_0 .net "s", 0 0, L_0x7fc3085a67c0;  1 drivers
v0x7fc30851a430_0 .net "t1", 0 0, L_0x7fc3085a6100;  1 drivers
v0x7fc30851a4d0_0 .net "t2", 0 0, L_0x7fc3085a68b0;  1 drivers
v0x7fc30851a570_0 .net "t3", 0 0, L_0x7fc3085a69e0;  1 drivers
S_0x7fc30851a690 .scope generate, "loop[22]" "loop[22]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851a850 .param/l "i" 1 5 6, +C4<010110>;
S_0x7fc30851a8f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851a690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a6660 .functor XOR 1, L_0x7fc3085a7260, L_0x7fc3085a6d10, C4<0>, C4<0>;
L_0x7fc3085a66f0 .functor XOR 1, L_0x7fc3085a6660, L_0x7fc3085a6db0, C4<0>, C4<0>;
L_0x7fc3085a6f60 .functor AND 1, L_0x7fc3085a7260, L_0x7fc3085a6d10, C4<1>, C4<1>;
L_0x7fc3085a7070 .functor AND 1, L_0x7fc3085a6660, L_0x7fc3085a6db0, C4<1>, C4<1>;
L_0x7fc3085a7120 .functor OR 1, L_0x7fc3085a6f60, L_0x7fc3085a7070, C4<0>, C4<0>;
v0x7fc30851ab60_0 .net "a", 0 0, L_0x7fc3085a7260;  1 drivers
v0x7fc30851abf0_0 .net "b", 0 0, L_0x7fc3085a6d10;  1 drivers
v0x7fc30851ac90_0 .net "cin", 0 0, L_0x7fc3085a6db0;  1 drivers
v0x7fc30851ad20_0 .net "cout", 0 0, L_0x7fc3085a7120;  1 drivers
v0x7fc30851adc0_0 .net "s", 0 0, L_0x7fc3085a66f0;  1 drivers
v0x7fc30851aea0_0 .net "t1", 0 0, L_0x7fc3085a6660;  1 drivers
v0x7fc30851af40_0 .net "t2", 0 0, L_0x7fc3085a6f60;  1 drivers
v0x7fc30851afe0_0 .net "t3", 0 0, L_0x7fc3085a7070;  1 drivers
S_0x7fc30851b100 .scope generate, "loop[23]" "loop[23]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851b2c0 .param/l "i" 1 5 6, +C4<010111>;
S_0x7fc30851b360 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851b100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a6e50 .functor XOR 1, L_0x7fc3085a7900, L_0x7fc3085a79a0, C4<0>, C4<0>;
L_0x7fc3085a7530 .functor XOR 1, L_0x7fc3085a6e50, L_0x7fc3085a7300, C4<0>, C4<0>;
L_0x7fc3085a75e0 .functor AND 1, L_0x7fc3085a7900, L_0x7fc3085a79a0, C4<1>, C4<1>;
L_0x7fc3085a7710 .functor AND 1, L_0x7fc3085a6e50, L_0x7fc3085a7300, C4<1>, C4<1>;
L_0x7fc3085a77c0 .functor OR 1, L_0x7fc3085a75e0, L_0x7fc3085a7710, C4<0>, C4<0>;
v0x7fc30851b5d0_0 .net "a", 0 0, L_0x7fc3085a7900;  1 drivers
v0x7fc30851b660_0 .net "b", 0 0, L_0x7fc3085a79a0;  1 drivers
v0x7fc30851b700_0 .net "cin", 0 0, L_0x7fc3085a7300;  1 drivers
v0x7fc30851b790_0 .net "cout", 0 0, L_0x7fc3085a77c0;  1 drivers
v0x7fc30851b830_0 .net "s", 0 0, L_0x7fc3085a7530;  1 drivers
v0x7fc30851b910_0 .net "t1", 0 0, L_0x7fc3085a6e50;  1 drivers
v0x7fc30851b9b0_0 .net "t2", 0 0, L_0x7fc3085a75e0;  1 drivers
v0x7fc30851ba50_0 .net "t3", 0 0, L_0x7fc3085a7710;  1 drivers
S_0x7fc30851bb70 .scope generate, "loop[24]" "loop[24]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851bd30 .param/l "i" 1 5 6, +C4<011000>;
S_0x7fc30851bdd0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a73a0 .functor XOR 1, L_0x7fc3085a7fa0, L_0x7fc3085a7a40, C4<0>, C4<0>;
L_0x7fc3085a7430 .functor XOR 1, L_0x7fc3085a73a0, L_0x7fc3085a7ae0, C4<0>, C4<0>;
L_0x7fc3085a7c80 .functor AND 1, L_0x7fc3085a7fa0, L_0x7fc3085a7a40, C4<1>, C4<1>;
L_0x7fc3085a7db0 .functor AND 1, L_0x7fc3085a73a0, L_0x7fc3085a7ae0, C4<1>, C4<1>;
L_0x7fc3085a7e60 .functor OR 1, L_0x7fc3085a7c80, L_0x7fc3085a7db0, C4<0>, C4<0>;
v0x7fc30851c040_0 .net "a", 0 0, L_0x7fc3085a7fa0;  1 drivers
v0x7fc30851c0d0_0 .net "b", 0 0, L_0x7fc3085a7a40;  1 drivers
v0x7fc30851c170_0 .net "cin", 0 0, L_0x7fc3085a7ae0;  1 drivers
v0x7fc30851c200_0 .net "cout", 0 0, L_0x7fc3085a7e60;  1 drivers
v0x7fc30851c2a0_0 .net "s", 0 0, L_0x7fc3085a7430;  1 drivers
v0x7fc30851c380_0 .net "t1", 0 0, L_0x7fc3085a73a0;  1 drivers
v0x7fc30851c420_0 .net "t2", 0 0, L_0x7fc3085a7c80;  1 drivers
v0x7fc30851c4c0_0 .net "t3", 0 0, L_0x7fc3085a7db0;  1 drivers
S_0x7fc30851c5e0 .scope generate, "loop[25]" "loop[25]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851c7a0 .param/l "i" 1 5 6, +C4<011001>;
S_0x7fc30851c840 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851c5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a7b80 .functor XOR 1, L_0x7fc3085a8640, L_0x7fc3085a86e0, C4<0>, C4<0>;
L_0x7fc3085a7c10 .functor XOR 1, L_0x7fc3085a7b80, L_0x7fc3085a8040, C4<0>, C4<0>;
L_0x7fc3085a8320 .functor AND 1, L_0x7fc3085a8640, L_0x7fc3085a86e0, C4<1>, C4<1>;
L_0x7fc3085a8450 .functor AND 1, L_0x7fc3085a7b80, L_0x7fc3085a8040, C4<1>, C4<1>;
L_0x7fc3085a8500 .functor OR 1, L_0x7fc3085a8320, L_0x7fc3085a8450, C4<0>, C4<0>;
v0x7fc30851cab0_0 .net "a", 0 0, L_0x7fc3085a8640;  1 drivers
v0x7fc30851cb40_0 .net "b", 0 0, L_0x7fc3085a86e0;  1 drivers
v0x7fc30851cbe0_0 .net "cin", 0 0, L_0x7fc3085a8040;  1 drivers
v0x7fc30851cc70_0 .net "cout", 0 0, L_0x7fc3085a8500;  1 drivers
v0x7fc30851cd10_0 .net "s", 0 0, L_0x7fc3085a7c10;  1 drivers
v0x7fc30851cdf0_0 .net "t1", 0 0, L_0x7fc3085a7b80;  1 drivers
v0x7fc30851ce90_0 .net "t2", 0 0, L_0x7fc3085a8320;  1 drivers
v0x7fc30851cf30_0 .net "t3", 0 0, L_0x7fc3085a8450;  1 drivers
S_0x7fc30851d050 .scope generate, "loop[26]" "loop[26]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851d210 .param/l "i" 1 5 6, +C4<011010>;
S_0x7fc30851d2b0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a80e0 .functor XOR 1, L_0x7fc3085a8cd0, L_0x7fc3085a8780, C4<0>, C4<0>;
L_0x7fc3085a8170 .functor XOR 1, L_0x7fc3085a80e0, L_0x7fc3085a8820, C4<0>, C4<0>;
L_0x7fc3085a89f0 .functor AND 1, L_0x7fc3085a8cd0, L_0x7fc3085a8780, C4<1>, C4<1>;
L_0x7fc3085a8ae0 .functor AND 1, L_0x7fc3085a80e0, L_0x7fc3085a8820, C4<1>, C4<1>;
L_0x7fc3085a8b90 .functor OR 1, L_0x7fc3085a89f0, L_0x7fc3085a8ae0, C4<0>, C4<0>;
v0x7fc30851d520_0 .net "a", 0 0, L_0x7fc3085a8cd0;  1 drivers
v0x7fc30851d5b0_0 .net "b", 0 0, L_0x7fc3085a8780;  1 drivers
v0x7fc30851d650_0 .net "cin", 0 0, L_0x7fc3085a8820;  1 drivers
v0x7fc30851d6e0_0 .net "cout", 0 0, L_0x7fc3085a8b90;  1 drivers
v0x7fc30851d780_0 .net "s", 0 0, L_0x7fc3085a8170;  1 drivers
v0x7fc30851d860_0 .net "t1", 0 0, L_0x7fc3085a80e0;  1 drivers
v0x7fc30851d900_0 .net "t2", 0 0, L_0x7fc3085a89f0;  1 drivers
v0x7fc30851d9a0_0 .net "t3", 0 0, L_0x7fc3085a8ae0;  1 drivers
S_0x7fc30851dac0 .scope generate, "loop[27]" "loop[27]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851dc80 .param/l "i" 1 5 6, +C4<011011>;
S_0x7fc30851dd20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851dac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a88c0 .functor XOR 1, L_0x7fc3085a9380, L_0x7fc3085a9420, C4<0>, C4<0>;
L_0x7fc3085a8950 .functor XOR 1, L_0x7fc3085a88c0, L_0x7fc3085a8d70, C4<0>, C4<0>;
L_0x7fc3085a9060 .functor AND 1, L_0x7fc3085a9380, L_0x7fc3085a9420, C4<1>, C4<1>;
L_0x7fc3085a9190 .functor AND 1, L_0x7fc3085a88c0, L_0x7fc3085a8d70, C4<1>, C4<1>;
L_0x7fc3085a9240 .functor OR 1, L_0x7fc3085a9060, L_0x7fc3085a9190, C4<0>, C4<0>;
v0x7fc30851df90_0 .net "a", 0 0, L_0x7fc3085a9380;  1 drivers
v0x7fc30851e020_0 .net "b", 0 0, L_0x7fc3085a9420;  1 drivers
v0x7fc30851e0c0_0 .net "cin", 0 0, L_0x7fc3085a8d70;  1 drivers
v0x7fc30851e150_0 .net "cout", 0 0, L_0x7fc3085a9240;  1 drivers
v0x7fc30851e1f0_0 .net "s", 0 0, L_0x7fc3085a8950;  1 drivers
v0x7fc30851e2d0_0 .net "t1", 0 0, L_0x7fc3085a88c0;  1 drivers
v0x7fc30851e370_0 .net "t2", 0 0, L_0x7fc3085a9060;  1 drivers
v0x7fc30851e410_0 .net "t3", 0 0, L_0x7fc3085a9190;  1 drivers
S_0x7fc30851e530 .scope generate, "loop[28]" "loop[28]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851e6f0 .param/l "i" 1 5 6, +C4<011100>;
S_0x7fc30851e790 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851e530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a8e10 .functor XOR 1, L_0x7fc3085a9a10, L_0x7fc3085a94c0, C4<0>, C4<0>;
L_0x7fc3085a8ea0 .functor XOR 1, L_0x7fc3085a8e10, L_0x7fc3085a9560, C4<0>, C4<0>;
L_0x7fc3085a8f90 .functor AND 1, L_0x7fc3085a9a10, L_0x7fc3085a94c0, C4<1>, C4<1>;
L_0x7fc3085a9820 .functor AND 1, L_0x7fc3085a8e10, L_0x7fc3085a9560, C4<1>, C4<1>;
L_0x7fc3085a98d0 .functor OR 1, L_0x7fc3085a8f90, L_0x7fc3085a9820, C4<0>, C4<0>;
v0x7fc30851ea00_0 .net "a", 0 0, L_0x7fc3085a9a10;  1 drivers
v0x7fc30851ea90_0 .net "b", 0 0, L_0x7fc3085a94c0;  1 drivers
v0x7fc30851eb30_0 .net "cin", 0 0, L_0x7fc3085a9560;  1 drivers
v0x7fc30851ebc0_0 .net "cout", 0 0, L_0x7fc3085a98d0;  1 drivers
v0x7fc30851ec60_0 .net "s", 0 0, L_0x7fc3085a8ea0;  1 drivers
v0x7fc30851ed40_0 .net "t1", 0 0, L_0x7fc3085a8e10;  1 drivers
v0x7fc30851ede0_0 .net "t2", 0 0, L_0x7fc3085a8f90;  1 drivers
v0x7fc30851ee80_0 .net "t3", 0 0, L_0x7fc3085a9820;  1 drivers
S_0x7fc30851efa0 .scope generate, "loop[29]" "loop[29]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851f160 .param/l "i" 1 5 6, +C4<011101>;
S_0x7fc30851f200 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851efa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a9600 .functor XOR 1, L_0x7fc3085aa0b0, L_0x7fc3085a3480, C4<0>, C4<0>;
L_0x7fc3085a9690 .functor XOR 1, L_0x7fc3085a9600, L_0x7fc3085a9ab0, C4<0>, C4<0>;
L_0x7fc3085a9db0 .functor AND 1, L_0x7fc3085aa0b0, L_0x7fc3085a3480, C4<1>, C4<1>;
L_0x7fc3085a9ec0 .functor AND 1, L_0x7fc3085a9600, L_0x7fc3085a9ab0, C4<1>, C4<1>;
L_0x7fc3085a9f70 .functor OR 1, L_0x7fc3085a9db0, L_0x7fc3085a9ec0, C4<0>, C4<0>;
v0x7fc30851f470_0 .net "a", 0 0, L_0x7fc3085aa0b0;  1 drivers
v0x7fc30851f500_0 .net "b", 0 0, L_0x7fc3085a3480;  1 drivers
v0x7fc30851f5a0_0 .net "cin", 0 0, L_0x7fc3085a9ab0;  1 drivers
v0x7fc30851f630_0 .net "cout", 0 0, L_0x7fc3085a9f70;  1 drivers
v0x7fc30851f6d0_0 .net "s", 0 0, L_0x7fc3085a9690;  1 drivers
v0x7fc30851f7b0_0 .net "t1", 0 0, L_0x7fc3085a9600;  1 drivers
v0x7fc30851f850_0 .net "t2", 0 0, L_0x7fc3085a9db0;  1 drivers
v0x7fc30851f8f0_0 .net "t3", 0 0, L_0x7fc3085a9ec0;  1 drivers
S_0x7fc30851fa10 .scope generate, "loop[30]" "loop[30]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc30851fbd0 .param/l "i" 1 5 6, +C4<011110>;
S_0x7fc30851fc70 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30851fa10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a37f0 .functor XOR 1, L_0x7fc3085aa340, L_0x7fc3085a3520, C4<0>, C4<0>;
L_0x7fc3085a9b50 .functor XOR 1, L_0x7fc3085a37f0, L_0x7fc3085a35c0, C4<0>, C4<0>;
L_0x7fc3085a9c40 .functor AND 1, L_0x7fc3085aa340, L_0x7fc3085a3520, C4<1>, C4<1>;
L_0x7fc3085aa150 .functor AND 1, L_0x7fc3085a37f0, L_0x7fc3085a35c0, C4<1>, C4<1>;
L_0x7fc3085aa200 .functor OR 1, L_0x7fc3085a9c40, L_0x7fc3085aa150, C4<0>, C4<0>;
v0x7fc30851fee0_0 .net "a", 0 0, L_0x7fc3085aa340;  1 drivers
v0x7fc30851ff70_0 .net "b", 0 0, L_0x7fc3085a3520;  1 drivers
v0x7fc308520010_0 .net "cin", 0 0, L_0x7fc3085a35c0;  1 drivers
v0x7fc3085200a0_0 .net "cout", 0 0, L_0x7fc3085aa200;  1 drivers
v0x7fc308520140_0 .net "s", 0 0, L_0x7fc3085a9b50;  1 drivers
v0x7fc308520220_0 .net "t1", 0 0, L_0x7fc3085a37f0;  1 drivers
v0x7fc3085202c0_0 .net "t2", 0 0, L_0x7fc3085a9c40;  1 drivers
v0x7fc308520360_0 .net "t3", 0 0, L_0x7fc3085aa150;  1 drivers
S_0x7fc308520480 .scope generate, "loop[31]" "loop[31]" 5 6, 5 6 0, S_0x7fc30850bd00;
 .timescale -9 -12;
P_0x7fc308520640 .param/l "i" 1 5 6, +C4<011111>;
S_0x7fc3085206e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308520480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085a3660 .functor XOR 1, L_0x7fc3085aa9f0, L_0x7fc3085aaa90, C4<0>, C4<0>;
L_0x7fc3085a36f0 .functor XOR 1, L_0x7fc3085a3660, L_0x7fc3085aa3e0, C4<0>, C4<0>;
L_0x7fc3085aa6d0 .functor AND 1, L_0x7fc3085aa9f0, L_0x7fc3085aaa90, C4<1>, C4<1>;
L_0x7fc3085aa800 .functor AND 1, L_0x7fc3085a3660, L_0x7fc3085aa3e0, C4<1>, C4<1>;
L_0x7fc3085aa8b0 .functor OR 1, L_0x7fc3085aa6d0, L_0x7fc3085aa800, C4<0>, C4<0>;
v0x7fc308520950_0 .net "a", 0 0, L_0x7fc3085aa9f0;  1 drivers
v0x7fc3085209e0_0 .net "b", 0 0, L_0x7fc3085aaa90;  1 drivers
v0x7fc308520a80_0 .net "cin", 0 0, L_0x7fc3085aa3e0;  1 drivers
v0x7fc308520b10_0 .net "cout", 0 0, L_0x7fc3085aa8b0;  1 drivers
v0x7fc308520bb0_0 .net "s", 0 0, L_0x7fc3085a36f0;  1 drivers
v0x7fc308520c90_0 .net "t1", 0 0, L_0x7fc3085a3660;  1 drivers
v0x7fc308520d30_0 .net "t2", 0 0, L_0x7fc3085aa6d0;  1 drivers
v0x7fc308520dd0_0 .net "t3", 0 0, L_0x7fc3085aa800;  1 drivers
S_0x7fc308521430 .scope generate, "sel[0]" "sel[0]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc3085215f0 .param/l "i" 1 4 8, +C4<00>;
L_0x7fc308596620 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308521670_0 .net *"_ivl_0", 0 0, L_0x7fc308596620;  1 drivers
v0x7fc308521700_0 .net *"_ivl_2", 0 0, L_0x7fc308596690;  1 drivers
v0x7fc3085217b0_0 .net *"_ivl_3", 0 0, L_0x7fc308597330;  1 drivers
v0x7fc308521870_0 .net *"_ivl_4", 0 0, L_0x7fc3085973d0;  1 drivers
L_0x7fc3085973d0 .functor MUXZ 1, L_0x7fc308597330, L_0x7fc308596690, L_0x7fc308596620, C4<>;
S_0x7fc308521920 .scope generate, "sel[1]" "sel[1]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308521b10 .param/l "i" 1 4 8, +C4<01>;
L_0x7fc3085974f0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308521ba0_0 .net *"_ivl_0", 0 0, L_0x7fc3085974f0;  1 drivers
v0x7fc308521c50_0 .net *"_ivl_2", 0 0, L_0x7fc308597560;  1 drivers
v0x7fc308521d00_0 .net *"_ivl_3", 0 0, L_0x7fc308597680;  1 drivers
v0x7fc308521dc0_0 .net *"_ivl_4", 0 0, L_0x7fc308597720;  1 drivers
L_0x7fc308597720 .functor MUXZ 1, L_0x7fc308597680, L_0x7fc308597560, L_0x7fc3085974f0, C4<>;
S_0x7fc308521e70 .scope generate, "sel[2]" "sel[2]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308522040 .param/l "i" 1 4 8, +C4<010>;
L_0x7fc308597840 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc3085220e0_0 .net *"_ivl_0", 0 0, L_0x7fc308597840;  1 drivers
v0x7fc308522190_0 .net *"_ivl_2", 0 0, L_0x7fc308597930;  1 drivers
v0x7fc308522240_0 .net *"_ivl_3", 0 0, L_0x7fc3085979d0;  1 drivers
v0x7fc308522300_0 .net *"_ivl_4", 0 0, L_0x7fc308597a70;  1 drivers
L_0x7fc308597a70 .functor MUXZ 1, L_0x7fc3085979d0, L_0x7fc308597930, L_0x7fc308597840, C4<>;
S_0x7fc3085223b0 .scope generate, "sel[3]" "sel[3]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc3085225c0 .param/l "i" 1 4 8, +C4<011>;
L_0x7fc308597b90 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308522660_0 .net *"_ivl_0", 0 0, L_0x7fc308597b90;  1 drivers
v0x7fc3085226f0_0 .net *"_ivl_2", 0 0, L_0x7fc308597c00;  1 drivers
v0x7fc3085227a0_0 .net *"_ivl_3", 0 0, L_0x7fc308597ce0;  1 drivers
v0x7fc308522860_0 .net *"_ivl_4", 0 0, L_0x7fc308597d80;  1 drivers
L_0x7fc308597d80 .functor MUXZ 1, L_0x7fc308597ce0, L_0x7fc308597c00, L_0x7fc308597b90, C4<>;
S_0x7fc308522910 .scope generate, "sel[4]" "sel[4]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308522ae0 .param/l "i" 1 4 8, +C4<0100>;
L_0x7fc308597ee0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308522b80_0 .net *"_ivl_0", 0 0, L_0x7fc308597ee0;  1 drivers
v0x7fc308522c30_0 .net *"_ivl_2", 0 0, L_0x7fc308597f50;  1 drivers
v0x7fc308522ce0_0 .net *"_ivl_3", 0 0, L_0x7fc308598040;  1 drivers
v0x7fc308522da0_0 .net *"_ivl_4", 0 0, L_0x7fc3085981e0;  1 drivers
L_0x7fc3085981e0 .functor MUXZ 1, L_0x7fc308598040, L_0x7fc308597f50, L_0x7fc308597ee0, C4<>;
S_0x7fc308522e50 .scope generate, "sel[5]" "sel[5]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308523020 .param/l "i" 1 4 8, +C4<0101>;
L_0x7fc308598280 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc3085230c0_0 .net *"_ivl_0", 0 0, L_0x7fc308598280;  1 drivers
v0x7fc308523170_0 .net *"_ivl_2", 0 0, L_0x7fc3085982f0;  1 drivers
v0x7fc308523220_0 .net *"_ivl_3", 0 0, L_0x7fc3085984f0;  1 drivers
v0x7fc3085232e0_0 .net *"_ivl_4", 0 0, L_0x7fc308598590;  1 drivers
L_0x7fc308598590 .functor MUXZ 1, L_0x7fc3085984f0, L_0x7fc3085982f0, L_0x7fc308598280, C4<>;
S_0x7fc308523390 .scope generate, "sel[6]" "sel[6]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308523560 .param/l "i" 1 4 8, +C4<0110>;
L_0x7fc308598630 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308523600_0 .net *"_ivl_0", 0 0, L_0x7fc308598630;  1 drivers
v0x7fc3085236b0_0 .net *"_ivl_2", 0 0, L_0x7fc3085987a0;  1 drivers
v0x7fc308523760_0 .net *"_ivl_3", 0 0, L_0x7fc308598840;  1 drivers
v0x7fc308523820_0 .net *"_ivl_4", 0 0, L_0x7fc3085988e0;  1 drivers
L_0x7fc3085988e0 .functor MUXZ 1, L_0x7fc308598840, L_0x7fc3085987a0, L_0x7fc308598630, C4<>;
S_0x7fc3085238d0 .scope generate, "sel[7]" "sel[7]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308522580 .param/l "i" 1 4 8, +C4<0111>;
L_0x7fc308598a00 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308523b80_0 .net *"_ivl_0", 0 0, L_0x7fc308598a00;  1 drivers
v0x7fc308523c30_0 .net *"_ivl_2", 0 0, L_0x7fc308598a70;  1 drivers
v0x7fc308523ce0_0 .net *"_ivl_3", 0 0, L_0x7fc308598b10;  1 drivers
v0x7fc308523da0_0 .net *"_ivl_4", 0 0, L_0x7fc308598bb0;  1 drivers
L_0x7fc308598bb0 .functor MUXZ 1, L_0x7fc308598b10, L_0x7fc308598a70, L_0x7fc308598a00, C4<>;
S_0x7fc308523e50 .scope generate, "sel[8]" "sel[8]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308524020 .param/l "i" 1 4 8, +C4<01000>;
L_0x7fc308598d10 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc3085240d0_0 .net *"_ivl_0", 0 0, L_0x7fc308598d10;  1 drivers
v0x7fc308524190_0 .net *"_ivl_2", 0 0, L_0x7fc308598d80;  1 drivers
v0x7fc308524230_0 .net *"_ivl_3", 0 0, L_0x7fc308598eb0;  1 drivers
v0x7fc3085242e0_0 .net *"_ivl_4", 0 0, L_0x7fc308598f50;  1 drivers
L_0x7fc308598f50 .functor MUXZ 1, L_0x7fc308598eb0, L_0x7fc308598d80, L_0x7fc308598d10, C4<>;
S_0x7fc308524390 .scope generate, "sel[9]" "sel[9]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308524560 .param/l "i" 1 4 8, +C4<01001>;
L_0x7fc308599030 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308524610_0 .net *"_ivl_0", 0 0, L_0x7fc308599030;  1 drivers
v0x7fc3085246d0_0 .net *"_ivl_2", 0 0, L_0x7fc3085990a0;  1 drivers
v0x7fc308524770_0 .net *"_ivl_3", 0 0, L_0x7fc3085991e0;  1 drivers
v0x7fc308524820_0 .net *"_ivl_4", 0 0, L_0x7fc308599280;  1 drivers
L_0x7fc308599280 .functor MUXZ 1, L_0x7fc3085991e0, L_0x7fc3085990a0, L_0x7fc308599030, C4<>;
S_0x7fc3085248d0 .scope generate, "sel[10]" "sel[10]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308524aa0 .param/l "i" 1 4 8, +C4<01010>;
L_0x7fc308599360 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308524b50_0 .net *"_ivl_0", 0 0, L_0x7fc308599360;  1 drivers
v0x7fc308524c10_0 .net *"_ivl_2", 0 0, L_0x7fc3085993d0;  1 drivers
v0x7fc308524cb0_0 .net *"_ivl_3", 0 0, L_0x7fc308599140;  1 drivers
v0x7fc308524d60_0 .net *"_ivl_4", 0 0, L_0x7fc308599520;  1 drivers
L_0x7fc308599520 .functor MUXZ 1, L_0x7fc308599140, L_0x7fc3085993d0, L_0x7fc308599360, C4<>;
S_0x7fc308524e10 .scope generate, "sel[11]" "sel[11]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308524fe0 .param/l "i" 1 4 8, +C4<01011>;
L_0x7fc308599680 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308525090_0 .net *"_ivl_0", 0 0, L_0x7fc308599680;  1 drivers
v0x7fc308525150_0 .net *"_ivl_2", 0 0, L_0x7fc3085996f0;  1 drivers
v0x7fc3085251f0_0 .net *"_ivl_3", 0 0, L_0x7fc308599850;  1 drivers
v0x7fc3085252a0_0 .net *"_ivl_4", 0 0, L_0x7fc308599470;  1 drivers
L_0x7fc308599470 .functor MUXZ 1, L_0x7fc308599850, L_0x7fc3085996f0, L_0x7fc308599680, C4<>;
S_0x7fc308525350 .scope generate, "sel[12]" "sel[12]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308525520 .param/l "i" 1 4 8, +C4<01100>;
L_0x7fc3085999b0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc3085255d0_0 .net *"_ivl_0", 0 0, L_0x7fc3085999b0;  1 drivers
v0x7fc308525690_0 .net *"_ivl_2", 0 0, L_0x7fc308599a20;  1 drivers
v0x7fc308525730_0 .net *"_ivl_3", 0 0, L_0x7fc308599b90;  1 drivers
v0x7fc3085257e0_0 .net *"_ivl_4", 0 0, L_0x7fc308599790;  1 drivers
L_0x7fc308599790 .functor MUXZ 1, L_0x7fc308599b90, L_0x7fc308599a20, L_0x7fc3085999b0, C4<>;
S_0x7fc308525890 .scope generate, "sel[13]" "sel[13]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308525a60 .param/l "i" 1 4 8, +C4<01101>;
L_0x7fc308599e30 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308525b10_0 .net *"_ivl_0", 0 0, L_0x7fc308599e30;  1 drivers
v0x7fc308525bd0_0 .net *"_ivl_2", 0 0, L_0x7fc308599ea0;  1 drivers
v0x7fc308525c70_0 .net *"_ivl_3", 0 0, L_0x7fc30859a140;  1 drivers
v0x7fc308525d20_0 .net *"_ivl_4", 0 0, L_0x7fc308599ac0;  1 drivers
L_0x7fc308599ac0 .functor MUXZ 1, L_0x7fc30859a140, L_0x7fc308599ea0, L_0x7fc308599e30, C4<>;
S_0x7fc308525dd0 .scope generate, "sel[14]" "sel[14]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308525fa0 .param/l "i" 1 4 8, +C4<01110>;
L_0x7fc30859a260 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308526050_0 .net *"_ivl_0", 0 0, L_0x7fc30859a260;  1 drivers
v0x7fc308526110_0 .net *"_ivl_2", 0 0, L_0x7fc3085986a0;  1 drivers
v0x7fc3085261b0_0 .net *"_ivl_3", 0 0, L_0x7fc30859a5c0;  1 drivers
v0x7fc308526260_0 .net *"_ivl_4", 0 0, L_0x7fc308598390;  1 drivers
L_0x7fc308598390 .functor MUXZ 1, L_0x7fc30859a5c0, L_0x7fc3085986a0, L_0x7fc30859a260, C4<>;
S_0x7fc308526310 .scope generate, "sel[15]" "sel[15]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc3085265e0 .param/l "i" 1 4 8, +C4<01111>;
L_0x7fc30859a6a0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308526690_0 .net *"_ivl_0", 0 0, L_0x7fc30859a6a0;  1 drivers
v0x7fc308526720_0 .net *"_ivl_2", 0 0, L_0x7fc30859a710;  1 drivers
v0x7fc3085267b0_0 .net *"_ivl_3", 0 0, L_0x7fc30859a8b0;  1 drivers
v0x7fc308526840_0 .net *"_ivl_4", 0 0, L_0x7fc30859a4d0;  1 drivers
L_0x7fc30859a4d0 .functor MUXZ 1, L_0x7fc30859a8b0, L_0x7fc30859a710, L_0x7fc30859a6a0, C4<>;
S_0x7fc3085268d0 .scope generate, "sel[16]" "sel[16]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308526aa0 .param/l "i" 1 4 8, +C4<010000>;
L_0x7fc30859a9d0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308526b50_0 .net *"_ivl_0", 0 0, L_0x7fc30859a9d0;  1 drivers
v0x7fc308526c10_0 .net *"_ivl_2", 0 0, L_0x7fc30859aa40;  1 drivers
v0x7fc308526cb0_0 .net *"_ivl_3", 0 0, L_0x7fc30859a7b0;  1 drivers
v0x7fc308526d60_0 .net *"_ivl_4", 0 0, L_0x7fc30859abf0;  1 drivers
L_0x7fc30859abf0 .functor MUXZ 1, L_0x7fc30859a7b0, L_0x7fc30859aa40, L_0x7fc30859a9d0, C4<>;
S_0x7fc308526e10 .scope generate, "sel[17]" "sel[17]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308526fe0 .param/l "i" 1 4 8, +C4<010001>;
L_0x7fc30859ad10 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308527090_0 .net *"_ivl_0", 0 0, L_0x7fc30859ad10;  1 drivers
v0x7fc308527150_0 .net *"_ivl_2", 0 0, L_0x7fc30859ad80;  1 drivers
v0x7fc3085271f0_0 .net *"_ivl_3", 0 0, L_0x7fc30859aae0;  1 drivers
v0x7fc3085272a0_0 .net *"_ivl_4", 0 0, L_0x7fc30859af40;  1 drivers
L_0x7fc30859af40 .functor MUXZ 1, L_0x7fc30859aae0, L_0x7fc30859ad80, L_0x7fc30859ad10, C4<>;
S_0x7fc308527350 .scope generate, "sel[18]" "sel[18]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308527520 .param/l "i" 1 4 8, +C4<010010>;
L_0x7fc30859b060 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc3085275d0_0 .net *"_ivl_0", 0 0, L_0x7fc30859b060;  1 drivers
v0x7fc308527690_0 .net *"_ivl_2", 0 0, L_0x7fc30859b0d0;  1 drivers
v0x7fc308527730_0 .net *"_ivl_3", 0 0, L_0x7fc30859ae20;  1 drivers
v0x7fc3085277e0_0 .net *"_ivl_4", 0 0, L_0x7fc30859b2a0;  1 drivers
L_0x7fc30859b2a0 .functor MUXZ 1, L_0x7fc30859ae20, L_0x7fc30859b0d0, L_0x7fc30859b060, C4<>;
S_0x7fc308527890 .scope generate, "sel[19]" "sel[19]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308527a60 .param/l "i" 1 4 8, +C4<010011>;
L_0x7fc30859b380 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308527b10_0 .net *"_ivl_0", 0 0, L_0x7fc30859b380;  1 drivers
v0x7fc308527bd0_0 .net *"_ivl_2", 0 0, L_0x7fc30859b3f0;  1 drivers
v0x7fc308527c70_0 .net *"_ivl_3", 0 0, L_0x7fc30859b170;  1 drivers
v0x7fc308527d20_0 .net *"_ivl_4", 0 0, L_0x7fc30859b5d0;  1 drivers
L_0x7fc30859b5d0 .functor MUXZ 1, L_0x7fc30859b170, L_0x7fc30859b3f0, L_0x7fc30859b380, C4<>;
S_0x7fc308527dd0 .scope generate, "sel[20]" "sel[20]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308527fa0 .param/l "i" 1 4 8, +C4<010100>;
L_0x7fc30859b6b0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308528050_0 .net *"_ivl_0", 0 0, L_0x7fc30859b6b0;  1 drivers
v0x7fc308528110_0 .net *"_ivl_2", 0 0, L_0x7fc30859b720;  1 drivers
v0x7fc3085281b0_0 .net *"_ivl_3", 0 0, L_0x7fc30859b490;  1 drivers
v0x7fc308528260_0 .net *"_ivl_4", 0 0, L_0x7fc30859b530;  1 drivers
L_0x7fc30859b530 .functor MUXZ 1, L_0x7fc30859b490, L_0x7fc30859b720, L_0x7fc30859b6b0, C4<>;
S_0x7fc308528310 .scope generate, "sel[21]" "sel[21]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc3085284e0 .param/l "i" 1 4 8, +C4<010101>;
L_0x7fc30859b9d0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308528590_0 .net *"_ivl_0", 0 0, L_0x7fc30859b9d0;  1 drivers
v0x7fc308528650_0 .net *"_ivl_2", 0 0, L_0x7fc30859ba40;  1 drivers
v0x7fc3085286f0_0 .net *"_ivl_3", 0 0, L_0x7fc30859b7c0;  1 drivers
v0x7fc3085287a0_0 .net *"_ivl_4", 0 0, L_0x7fc30859b860;  1 drivers
L_0x7fc30859b860 .functor MUXZ 1, L_0x7fc30859b7c0, L_0x7fc30859ba40, L_0x7fc30859b9d0, C4<>;
S_0x7fc308528850 .scope generate, "sel[22]" "sel[22]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308528a20 .param/l "i" 1 4 8, +C4<010110>;
L_0x7fc30859bd00 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308528ad0_0 .net *"_ivl_0", 0 0, L_0x7fc30859bd00;  1 drivers
v0x7fc308528b90_0 .net *"_ivl_2", 0 0, L_0x7fc30859bd70;  1 drivers
v0x7fc308528c30_0 .net *"_ivl_3", 0 0, L_0x7fc30859bae0;  1 drivers
v0x7fc308528ce0_0 .net *"_ivl_4", 0 0, L_0x7fc30859bb80;  1 drivers
L_0x7fc30859bb80 .functor MUXZ 1, L_0x7fc30859bae0, L_0x7fc30859bd70, L_0x7fc30859bd00, C4<>;
S_0x7fc308528d90 .scope generate, "sel[23]" "sel[23]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308528f60 .param/l "i" 1 4 8, +C4<010111>;
L_0x7fc30859c040 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308529010_0 .net *"_ivl_0", 0 0, L_0x7fc30859c040;  1 drivers
v0x7fc3085290d0_0 .net *"_ivl_2", 0 0, L_0x7fc30859c0b0;  1 drivers
v0x7fc308529170_0 .net *"_ivl_3", 0 0, L_0x7fc30859be10;  1 drivers
v0x7fc308529220_0 .net *"_ivl_4", 0 0, L_0x7fc30859beb0;  1 drivers
L_0x7fc30859beb0 .functor MUXZ 1, L_0x7fc30859be10, L_0x7fc30859c0b0, L_0x7fc30859c040, C4<>;
S_0x7fc3085292d0 .scope generate, "sel[24]" "sel[24]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc3085294a0 .param/l "i" 1 4 8, +C4<011000>;
L_0x7fc30859c390 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308529550_0 .net *"_ivl_0", 0 0, L_0x7fc30859c390;  1 drivers
v0x7fc308529610_0 .net *"_ivl_2", 0 0, L_0x7fc30859c400;  1 drivers
v0x7fc3085296b0_0 .net *"_ivl_3", 0 0, L_0x7fc30859c150;  1 drivers
v0x7fc308529760_0 .net *"_ivl_4", 0 0, L_0x7fc30859c1f0;  1 drivers
L_0x7fc30859c1f0 .functor MUXZ 1, L_0x7fc30859c150, L_0x7fc30859c400, L_0x7fc30859c390, C4<>;
S_0x7fc308529810 .scope generate, "sel[25]" "sel[25]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc3085299e0 .param/l "i" 1 4 8, +C4<011001>;
L_0x7fc30859c6b0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308529a90_0 .net *"_ivl_0", 0 0, L_0x7fc30859c6b0;  1 drivers
v0x7fc308529b50_0 .net *"_ivl_2", 0 0, L_0x7fc30859c720;  1 drivers
v0x7fc308529bf0_0 .net *"_ivl_3", 0 0, L_0x7fc30859c4a0;  1 drivers
v0x7fc308529ca0_0 .net *"_ivl_4", 0 0, L_0x7fc30859c540;  1 drivers
L_0x7fc30859c540 .functor MUXZ 1, L_0x7fc30859c4a0, L_0x7fc30859c720, L_0x7fc30859c6b0, C4<>;
S_0x7fc308529d50 .scope generate, "sel[26]" "sel[26]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc308529f20 .param/l "i" 1 4 8, +C4<011010>;
L_0x7fc30859c9e0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc308529fd0_0 .net *"_ivl_0", 0 0, L_0x7fc30859c9e0;  1 drivers
v0x7fc30852a090_0 .net *"_ivl_2", 0 0, L_0x7fc30859ca50;  1 drivers
v0x7fc30852a130_0 .net *"_ivl_3", 0 0, L_0x7fc30859c7c0;  1 drivers
v0x7fc30852a1e0_0 .net *"_ivl_4", 0 0, L_0x7fc30859c860;  1 drivers
L_0x7fc30859c860 .functor MUXZ 1, L_0x7fc30859c7c0, L_0x7fc30859ca50, L_0x7fc30859c9e0, C4<>;
S_0x7fc30852a290 .scope generate, "sel[27]" "sel[27]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc30852a460 .param/l "i" 1 4 8, +C4<011011>;
L_0x7fc30859cd20 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc30852a510_0 .net *"_ivl_0", 0 0, L_0x7fc30859cd20;  1 drivers
v0x7fc30852a5d0_0 .net *"_ivl_2", 0 0, L_0x7fc30859cd90;  1 drivers
v0x7fc30852a670_0 .net *"_ivl_3", 0 0, L_0x7fc30859caf0;  1 drivers
v0x7fc30852a720_0 .net *"_ivl_4", 0 0, L_0x7fc30859cb90;  1 drivers
L_0x7fc30859cb90 .functor MUXZ 1, L_0x7fc30859caf0, L_0x7fc30859cd90, L_0x7fc30859cd20, C4<>;
S_0x7fc30852a7d0 .scope generate, "sel[28]" "sel[28]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc30852a9a0 .param/l "i" 1 4 8, +C4<011100>;
L_0x7fc30859d070 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc30852aa50_0 .net *"_ivl_0", 0 0, L_0x7fc30859d070;  1 drivers
v0x7fc30852ab10_0 .net *"_ivl_2", 0 0, L_0x7fc30859d0e0;  1 drivers
v0x7fc30852abb0_0 .net *"_ivl_3", 0 0, L_0x7fc30859ce30;  1 drivers
v0x7fc30852ac60_0 .net *"_ivl_4", 0 0, L_0x7fc30859ced0;  1 drivers
L_0x7fc30859ced0 .functor MUXZ 1, L_0x7fc30859ce30, L_0x7fc30859d0e0, L_0x7fc30859d070, C4<>;
S_0x7fc30852ad10 .scope generate, "sel[29]" "sel[29]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc30852aee0 .param/l "i" 1 4 8, +C4<011101>;
L_0x7fc308599c70 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc30852af90_0 .net *"_ivl_0", 0 0, L_0x7fc308599c70;  1 drivers
v0x7fc30852b050_0 .net *"_ivl_2", 0 0, L_0x7fc308599ce0;  1 drivers
v0x7fc30852b0f0_0 .net *"_ivl_3", 0 0, L_0x7fc308599d80;  1 drivers
v0x7fc30852b1a0_0 .net *"_ivl_4", 0 0, L_0x7fc308599f40;  1 drivers
L_0x7fc308599f40 .functor MUXZ 1, L_0x7fc308599d80, L_0x7fc308599ce0, L_0x7fc308599c70, C4<>;
S_0x7fc30852b250 .scope generate, "sel[30]" "sel[30]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc30852b420 .param/l "i" 1 4 8, +C4<011110>;
L_0x7fc30859a0a0 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc30852b4d0_0 .net *"_ivl_0", 0 0, L_0x7fc30859a0a0;  1 drivers
v0x7fc30852b590_0 .net *"_ivl_2", 0 0, L_0x7fc30859a2d0;  1 drivers
v0x7fc30852b630_0 .net *"_ivl_3", 0 0, L_0x7fc30859a370;  1 drivers
v0x7fc30852b6e0_0 .net *"_ivl_4", 0 0, L_0x7fc30859a410;  1 drivers
L_0x7fc30859a410 .functor MUXZ 1, L_0x7fc30859a370, L_0x7fc30859a2d0, L_0x7fc30859a0a0, C4<>;
S_0x7fc30852b790 .scope generate, "sel[31]" "sel[31]" 4 8, 4 8 0, S_0x7fc30850ba10;
 .timescale -9 -12;
P_0x7fc3085264e0 .param/l "i" 1 4 8, +C4<011111>;
L_0x7fc30859d180 .functor NOT 1, L_0x7fc3085b9540, C4<0>, C4<0>, C4<0>;
v0x7fc30852bb60_0 .net *"_ivl_0", 0 0, L_0x7fc30859d180;  1 drivers
v0x7fc30852bbf0_0 .net *"_ivl_2", 0 0, L_0x7fc30859d1f0;  1 drivers
v0x7fc30852bc80_0 .net *"_ivl_3", 0 0, L_0x7fc30859d290;  1 drivers
v0x7fc30852bd20_0 .net *"_ivl_4", 0 0, L_0x7fc30859dff0;  1 drivers
L_0x7fc30859dff0 .functor MUXZ 1, L_0x7fc30859d290, L_0x7fc30859d1f0, L_0x7fc30859d180, C4<>;
S_0x7fc30852bdd0 .scope module, "sub" "rcs" 4 5, 7 1 0, S_0x7fc30850ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "d";
    .port_info 3 /OUTPUT 1 "borrow";
P_0x7fc30852bf90 .param/l "W" 0 7 1, +C4<00000000000000000000000000100000>;
L_0x7fc3085ab3f0 .functor NOT 32, v0x7fc308544130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc3085b9540 .functor NOT 1, L_0x7fc3085b9f80, C4<0>, C4<0>, C4<0>;
v0x7fc308541860_0 .net "a", 31 0, L_0x7fc3085a45e0;  alias, 1 drivers
v0x7fc308541930_0 .net "b", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc308541a40_0 .net "b_inv", 31 0, L_0x7fc3085ab3f0;  1 drivers
v0x7fc308541ad0_0 .net "borrow", 0 0, L_0x7fc3085b9540;  alias, 1 drivers
v0x7fc308541b60_0 .net "cout", 0 0, L_0x7fc3085b9f80;  1 drivers
v0x7fc308541bf0_0 .net "d", 31 0, L_0x7fc3085b2530;  alias, 1 drivers
S_0x7fc30852c130 .scope module, "add" "rca" 7 6, 5 1 0, S_0x7fc30852bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "cout";
P_0x7fc30852c300 .param/l "W" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7fc3000781b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc3085b9ed0 .functor BUFZ 1, L_0x7fc3000781b8, C4<0>, C4<0>, C4<0>;
v0x7fc308541320_0 .net *"_ivl_229", 0 0, L_0x7fc3085b9ed0;  1 drivers
v0x7fc3085413c0_0 .net "a", 31 0, L_0x7fc3085a45e0;  alias, 1 drivers
v0x7fc308541460_0 .net "b", 31 0, L_0x7fc3085ab3f0;  alias, 1 drivers
v0x7fc308541510_0 .net "c", 32 0, L_0x7fc3085b8c80;  1 drivers
v0x7fc3085415b0_0 .net "cin", 0 0, L_0x7fc3000781b8;  1 drivers
v0x7fc308541690_0 .net "cout", 0 0, L_0x7fc3085b9f80;  alias, 1 drivers
v0x7fc308541730_0 .net "s", 31 0, L_0x7fc3085b2530;  alias, 1 drivers
L_0x7fc3085ac3d0 .part L_0x7fc3085a45e0, 0, 1;
L_0x7fc3085ac470 .part L_0x7fc3085ab3f0, 0, 1;
L_0x7fc3085ac510 .part L_0x7fc3085b8c80, 0, 1;
L_0x7fc3085ac990 .part L_0x7fc3085a45e0, 1, 1;
L_0x7fc3085aca30 .part L_0x7fc3085ab3f0, 1, 1;
L_0x7fc3085acb80 .part L_0x7fc3085b8c80, 1, 1;
L_0x7fc3085ad000 .part L_0x7fc3085a45e0, 2, 1;
L_0x7fc3085ad0e0 .part L_0x7fc3085ab3f0, 2, 1;
L_0x7fc3085ad180 .part L_0x7fc3085b8c80, 2, 1;
L_0x7fc3085ad5e0 .part L_0x7fc3085a45e0, 3, 1;
L_0x7fc3085ad680 .part L_0x7fc3085ab3f0, 3, 1;
L_0x7fc3085ad780 .part L_0x7fc3085b8c80, 3, 1;
L_0x7fc3085adc00 .part L_0x7fc3085a45e0, 4, 1;
L_0x7fc3085add10 .part L_0x7fc3085ab3f0, 4, 1;
L_0x7fc3085addb0 .part L_0x7fc3085b8c80, 4, 1;
L_0x7fc3085ae200 .part L_0x7fc3085a45e0, 5, 1;
L_0x7fc3085ae2a0 .part L_0x7fc3085ab3f0, 5, 1;
L_0x7fc3085ae4d0 .part L_0x7fc3085b8c80, 5, 1;
L_0x7fc3085ae870 .part L_0x7fc3085a45e0, 6, 1;
L_0x7fc3085ae9b0 .part L_0x7fc3085ab3f0, 6, 1;
L_0x7fc3085aea50 .part L_0x7fc3085b8c80, 6, 1;
L_0x7fc3085aee70 .part L_0x7fc3085a45e0, 7, 1;
L_0x7fc3085aef10 .part L_0x7fc3085ab3f0, 7, 1;
L_0x7fc3085af070 .part L_0x7fc3085b8c80, 7, 1;
L_0x7fc3085af4d0 .part L_0x7fc3085a45e0, 8, 1;
L_0x7fc3085af640 .part L_0x7fc3085ab3f0, 8, 1;
L_0x7fc3085af6e0 .part L_0x7fc3085b8c80, 8, 1;
L_0x7fc3085afae0 .part L_0x7fc3085a45e0, 9, 1;
L_0x7fc3085afb80 .part L_0x7fc3085ab3f0, 9, 1;
L_0x7fc3085afd10 .part L_0x7fc3085b8c80, 9, 1;
L_0x7fc3085b00b0 .part L_0x7fc3085a45e0, 10, 1;
L_0x7fc3085b0250 .part L_0x7fc3085ab3f0, 10, 1;
L_0x7fc3085b02f0 .part L_0x7fc3085b8c80, 10, 1;
L_0x7fc3085b06f0 .part L_0x7fc3085a45e0, 11, 1;
L_0x7fc3085b0790 .part L_0x7fc3085ab3f0, 11, 1;
L_0x7fc3085b0390 .part L_0x7fc3085b8c80, 11, 1;
L_0x7fc3085b0d80 .part L_0x7fc3085a45e0, 12, 1;
L_0x7fc3085b0830 .part L_0x7fc3085ab3f0, 12, 1;
L_0x7fc3085b0f50 .part L_0x7fc3085b8c80, 12, 1;
L_0x7fc3085b1430 .part L_0x7fc3085a45e0, 13, 1;
L_0x7fc3085b14d0 .part L_0x7fc3085ab3f0, 13, 1;
L_0x7fc3085ae340 .part L_0x7fc3085b8c80, 13, 1;
L_0x7fc3085b1bc0 .part L_0x7fc3085a45e0, 14, 1;
L_0x7fc3085b1770 .part L_0x7fc3085ab3f0, 14, 1;
L_0x7fc3085b1810 .part L_0x7fc3085b8c80, 14, 1;
L_0x7fc3085b2270 .part L_0x7fc3085a45e0, 15, 1;
L_0x7fc3085b2310 .part L_0x7fc3085ab3f0, 15, 1;
L_0x7fc3085b1c60 .part L_0x7fc3085b8c80, 15, 1;
L_0x7fc3085b29e0 .part L_0x7fc3085a45e0, 16, 1;
L_0x7fc3085b23b0 .part L_0x7fc3085ab3f0, 16, 1;
L_0x7fc3085b2450 .part L_0x7fc3085b8c80, 16, 1;
L_0x7fc3085b30a0 .part L_0x7fc3085a45e0, 17, 1;
L_0x7fc3085b3140 .part L_0x7fc3085ab3f0, 17, 1;
L_0x7fc3085b2a80 .part L_0x7fc3085b8c80, 17, 1;
L_0x7fc3085b3730 .part L_0x7fc3085a45e0, 18, 1;
L_0x7fc3085b31e0 .part L_0x7fc3085ab3f0, 18, 1;
L_0x7fc3085b3280 .part L_0x7fc3085b8c80, 18, 1;
L_0x7fc3085b3dd0 .part L_0x7fc3085a45e0, 19, 1;
L_0x7fc3085b3e70 .part L_0x7fc3085ab3f0, 19, 1;
L_0x7fc3085b37d0 .part L_0x7fc3085b8c80, 19, 1;
L_0x7fc3085b4470 .part L_0x7fc3085a45e0, 20, 1;
L_0x7fc3085b3f10 .part L_0x7fc3085ab3f0, 20, 1;
L_0x7fc3085b3fb0 .part L_0x7fc3085b8c80, 20, 1;
L_0x7fc3085b4b20 .part L_0x7fc3085a45e0, 21, 1;
L_0x7fc3085b4bc0 .part L_0x7fc3085ab3f0, 21, 1;
L_0x7fc3085b4510 .part L_0x7fc3085b8c80, 21, 1;
L_0x7fc3085b51b0 .part L_0x7fc3085a45e0, 22, 1;
L_0x7fc3085b4c60 .part L_0x7fc3085ab3f0, 22, 1;
L_0x7fc3085b4d00 .part L_0x7fc3085b8c80, 22, 1;
L_0x7fc3085b5850 .part L_0x7fc3085a45e0, 23, 1;
L_0x7fc3085b58f0 .part L_0x7fc3085ab3f0, 23, 1;
L_0x7fc3085b5250 .part L_0x7fc3085b8c80, 23, 1;
L_0x7fc3085b5ef0 .part L_0x7fc3085a45e0, 24, 1;
L_0x7fc3085b5990 .part L_0x7fc3085ab3f0, 24, 1;
L_0x7fc3085b5a30 .part L_0x7fc3085b8c80, 24, 1;
L_0x7fc3085b6590 .part L_0x7fc3085a45e0, 25, 1;
L_0x7fc3085b6630 .part L_0x7fc3085ab3f0, 25, 1;
L_0x7fc3085b5f90 .part L_0x7fc3085b8c80, 25, 1;
L_0x7fc3085b6c20 .part L_0x7fc3085a45e0, 26, 1;
L_0x7fc3085b66d0 .part L_0x7fc3085ab3f0, 26, 1;
L_0x7fc3085b6770 .part L_0x7fc3085b8c80, 26, 1;
L_0x7fc3085b72d0 .part L_0x7fc3085a45e0, 27, 1;
L_0x7fc3085b7370 .part L_0x7fc3085ab3f0, 27, 1;
L_0x7fc3085b6cc0 .part L_0x7fc3085b8c80, 27, 1;
L_0x7fc3085b7960 .part L_0x7fc3085a45e0, 28, 1;
L_0x7fc3085b7410 .part L_0x7fc3085ab3f0, 28, 1;
L_0x7fc3085b74b0 .part L_0x7fc3085b8c80, 28, 1;
L_0x7fc3085b8000 .part L_0x7fc3085a45e0, 29, 1;
L_0x7fc3085b80a0 .part L_0x7fc3085ab3f0, 29, 1;
L_0x7fc3085b1570 .part L_0x7fc3085b8c80, 29, 1;
L_0x7fc3085b8490 .part L_0x7fc3085a45e0, 30, 1;
L_0x7fc3085b8140 .part L_0x7fc3085ab3f0, 30, 1;
L_0x7fc3085b81e0 .part L_0x7fc3085b8c80, 30, 1;
L_0x7fc3085b8b40 .part L_0x7fc3085a45e0, 31, 1;
L_0x7fc3085b8be0 .part L_0x7fc3085ab3f0, 31, 1;
L_0x7fc3085b8530 .part L_0x7fc3085b8c80, 31, 1;
LS_0x7fc3085b2530_0_0 .concat8 [ 1 1 1 1], L_0x7fc3085ab510, L_0x7fc3085ac620, L_0x7fc3085acc90, L_0x7fc3085ad2e0;
LS_0x7fc3085b2530_0_4 .concat8 [ 1 1 1 1], L_0x7fc3085ad910, L_0x7fc3085aded0, L_0x7fc3085ade50, L_0x7fc3085ae910;
LS_0x7fc3085b2530_0_8 .concat8 [ 1 1 1 1], L_0x7fc3085ad820, L_0x7fc3085af570, L_0x7fc3085af780, L_0x7fc3085b01c0;
LS_0x7fc3085b2530_0_12 .concat8 [ 1 1 1 1], L_0x7fc3085b0970, L_0x7fc3085b0e40, L_0x7fc3085b1060, L_0x7fc3085b1e60;
LS_0x7fc3085b2530_0_16 .concat8 [ 1 1 1 1], L_0x7fc3085af110, L_0x7fc3085b2c90, L_0x7fc3085b2bb0, L_0x7fc3085b39c0;
LS_0x7fc3085b2530_0_20 .concat8 [ 1 1 1 1], L_0x7fc3085b3900, L_0x7fc3085b4710, L_0x7fc3085b4640, L_0x7fc3085b5480;
LS_0x7fc3085b2530_0_24 .concat8 [ 1 1 1 1], L_0x7fc3085b5380, L_0x7fc3085b5b60, L_0x7fc3085b60c0, L_0x7fc3085b68a0;
LS_0x7fc3085b2530_0_28 .concat8 [ 1 1 1 1], L_0x7fc3085b6df0, L_0x7fc3085b75e0, L_0x7fc3085b16a0, L_0x7fc3085b8310;
LS_0x7fc3085b2530_1_0 .concat8 [ 4 4 4 4], LS_0x7fc3085b2530_0_0, LS_0x7fc3085b2530_0_4, LS_0x7fc3085b2530_0_8, LS_0x7fc3085b2530_0_12;
LS_0x7fc3085b2530_1_4 .concat8 [ 4 4 4 4], LS_0x7fc3085b2530_0_16, LS_0x7fc3085b2530_0_20, LS_0x7fc3085b2530_0_24, LS_0x7fc3085b2530_0_28;
L_0x7fc3085b2530 .concat8 [ 16 16 0 0], LS_0x7fc3085b2530_1_0, LS_0x7fc3085b2530_1_4;
LS_0x7fc3085b8c80_0_0 .concat8 [ 1 1 1 1], L_0x7fc3085b9ed0, L_0x7fc3085ac2e0, L_0x7fc3085ac870, L_0x7fc3085acee0;
LS_0x7fc3085b8c80_0_4 .concat8 [ 1 1 1 1], L_0x7fc3085ad4f0, L_0x7fc3085adae0, L_0x7fc3085ae0e0, L_0x7fc3085ae750;
LS_0x7fc3085b8c80_0_8 .concat8 [ 1 1 1 1], L_0x7fc3085aed80, L_0x7fc3085af3b0, L_0x7fc3085af9c0, L_0x7fc3085affc0;
LS_0x7fc3085b8c80_0_12 .concat8 [ 1 1 1 1], L_0x7fc3085b05d0, L_0x7fc3085b0c40, L_0x7fc3085b12f0, L_0x7fc3085b1a80;
LS_0x7fc3085b8c80_0_16 .concat8 [ 1 1 1 1], L_0x7fc3085b2130, L_0x7fc3085b28d0, L_0x7fc3085b2f60, L_0x7fc3085b35f0;
LS_0x7fc3085b8c80_0_20 .concat8 [ 1 1 1 1], L_0x7fc3085b3c90, L_0x7fc3085b4330, L_0x7fc3085b49e0, L_0x7fc3085b5070;
LS_0x7fc3085b8c80_0_24 .concat8 [ 1 1 1 1], L_0x7fc3085b5710, L_0x7fc3085b5db0, L_0x7fc3085b6450, L_0x7fc3085b6ae0;
LS_0x7fc3085b8c80_0_28 .concat8 [ 1 1 1 1], L_0x7fc3085b7190, L_0x7fc3085b7820, L_0x7fc3085b7ec0, L_0x7fc3085b7c00;
LS_0x7fc3085b8c80_0_32 .concat8 [ 1 0 0 0], L_0x7fc3085b8a00;
LS_0x7fc3085b8c80_1_0 .concat8 [ 4 4 4 4], LS_0x7fc3085b8c80_0_0, LS_0x7fc3085b8c80_0_4, LS_0x7fc3085b8c80_0_8, LS_0x7fc3085b8c80_0_12;
LS_0x7fc3085b8c80_1_4 .concat8 [ 4 4 4 4], LS_0x7fc3085b8c80_0_16, LS_0x7fc3085b8c80_0_20, LS_0x7fc3085b8c80_0_24, LS_0x7fc3085b8c80_0_28;
LS_0x7fc3085b8c80_1_8 .concat8 [ 1 0 0 0], LS_0x7fc3085b8c80_0_32;
L_0x7fc3085b8c80 .concat8 [ 16 16 1 0], LS_0x7fc3085b8c80_1_0, LS_0x7fc3085b8c80_1_4, LS_0x7fc3085b8c80_1_8;
L_0x7fc3085b9f80 .part L_0x7fc3085b8c80, 32, 1;
S_0x7fc30852c3d0 .scope generate, "loop[0]" "loop[0]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30852c5b0 .param/l "i" 1 5 6, +C4<00>;
S_0x7fc30852c650 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30852c3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085ab4a0 .functor XOR 1, L_0x7fc3085ac3d0, L_0x7fc3085ac470, C4<0>, C4<0>;
L_0x7fc3085ab510 .functor XOR 1, L_0x7fc3085ab4a0, L_0x7fc3085ac510, C4<0>, C4<0>;
L_0x7fc3085ab5c0 .functor AND 1, L_0x7fc3085ac3d0, L_0x7fc3085ac470, C4<1>, C4<1>;
L_0x7fc3085ac230 .functor AND 1, L_0x7fc3085ab4a0, L_0x7fc3085ac510, C4<1>, C4<1>;
L_0x7fc3085ac2e0 .functor OR 1, L_0x7fc3085ab5c0, L_0x7fc3085ac230, C4<0>, C4<0>;
v0x7fc30852c8c0_0 .net "a", 0 0, L_0x7fc3085ac3d0;  1 drivers
v0x7fc30852c970_0 .net "b", 0 0, L_0x7fc3085ac470;  1 drivers
v0x7fc30852ca10_0 .net "cin", 0 0, L_0x7fc3085ac510;  1 drivers
v0x7fc30852cac0_0 .net "cout", 0 0, L_0x7fc3085ac2e0;  1 drivers
v0x7fc30852cb60_0 .net "s", 0 0, L_0x7fc3085ab510;  1 drivers
v0x7fc30852cc40_0 .net "t1", 0 0, L_0x7fc3085ab4a0;  1 drivers
v0x7fc30852cce0_0 .net "t2", 0 0, L_0x7fc3085ab5c0;  1 drivers
v0x7fc30852cd80_0 .net "t3", 0 0, L_0x7fc3085ac230;  1 drivers
S_0x7fc30852cea0 .scope generate, "loop[1]" "loop[1]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30852d060 .param/l "i" 1 5 6, +C4<01>;
S_0x7fc30852d0e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30852cea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085ac5b0 .functor XOR 1, L_0x7fc3085ac990, L_0x7fc3085aca30, C4<0>, C4<0>;
L_0x7fc3085ac620 .functor XOR 1, L_0x7fc3085ac5b0, L_0x7fc3085acb80, C4<0>, C4<0>;
L_0x7fc3085ac6d0 .functor AND 1, L_0x7fc3085ac990, L_0x7fc3085aca30, C4<1>, C4<1>;
L_0x7fc3085ac7c0 .functor AND 1, L_0x7fc3085ac5b0, L_0x7fc3085acb80, C4<1>, C4<1>;
L_0x7fc3085ac870 .functor OR 1, L_0x7fc3085ac6d0, L_0x7fc3085ac7c0, C4<0>, C4<0>;
v0x7fc30852d350_0 .net "a", 0 0, L_0x7fc3085ac990;  1 drivers
v0x7fc30852d3e0_0 .net "b", 0 0, L_0x7fc3085aca30;  1 drivers
v0x7fc30852d480_0 .net "cin", 0 0, L_0x7fc3085acb80;  1 drivers
v0x7fc30852d530_0 .net "cout", 0 0, L_0x7fc3085ac870;  1 drivers
v0x7fc30852d5d0_0 .net "s", 0 0, L_0x7fc3085ac620;  1 drivers
v0x7fc30852d6b0_0 .net "t1", 0 0, L_0x7fc3085ac5b0;  1 drivers
v0x7fc30852d750_0 .net "t2", 0 0, L_0x7fc3085ac6d0;  1 drivers
v0x7fc30852d7f0_0 .net "t3", 0 0, L_0x7fc3085ac7c0;  1 drivers
S_0x7fc30852d910 .scope generate, "loop[2]" "loop[2]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30852daf0 .param/l "i" 1 5 6, +C4<010>;
S_0x7fc30852db70 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30852d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085acc20 .functor XOR 1, L_0x7fc3085ad000, L_0x7fc3085ad0e0, C4<0>, C4<0>;
L_0x7fc3085acc90 .functor XOR 1, L_0x7fc3085acc20, L_0x7fc3085ad180, C4<0>, C4<0>;
L_0x7fc3085acd40 .functor AND 1, L_0x7fc3085ad000, L_0x7fc3085ad0e0, C4<1>, C4<1>;
L_0x7fc3085ace30 .functor AND 1, L_0x7fc3085acc20, L_0x7fc3085ad180, C4<1>, C4<1>;
L_0x7fc3085acee0 .functor OR 1, L_0x7fc3085acd40, L_0x7fc3085ace30, C4<0>, C4<0>;
v0x7fc30852ddb0_0 .net "a", 0 0, L_0x7fc3085ad000;  1 drivers
v0x7fc30852de60_0 .net "b", 0 0, L_0x7fc3085ad0e0;  1 drivers
v0x7fc30852df00_0 .net "cin", 0 0, L_0x7fc3085ad180;  1 drivers
v0x7fc30852dfb0_0 .net "cout", 0 0, L_0x7fc3085acee0;  1 drivers
v0x7fc30852e050_0 .net "s", 0 0, L_0x7fc3085acc90;  1 drivers
v0x7fc30852e130_0 .net "t1", 0 0, L_0x7fc3085acc20;  1 drivers
v0x7fc30852e1d0_0 .net "t2", 0 0, L_0x7fc3085acd40;  1 drivers
v0x7fc30852e270_0 .net "t3", 0 0, L_0x7fc3085ace30;  1 drivers
S_0x7fc30852e390 .scope generate, "loop[3]" "loop[3]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30852e550 .param/l "i" 1 5 6, +C4<011>;
S_0x7fc30852e5e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30852e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085ad270 .functor XOR 1, L_0x7fc3085ad5e0, L_0x7fc3085ad680, C4<0>, C4<0>;
L_0x7fc3085ad2e0 .functor XOR 1, L_0x7fc3085ad270, L_0x7fc3085ad780, C4<0>, C4<0>;
L_0x7fc3085ad350 .functor AND 1, L_0x7fc3085ad5e0, L_0x7fc3085ad680, C4<1>, C4<1>;
L_0x7fc3085ad440 .functor AND 1, L_0x7fc3085ad270, L_0x7fc3085ad780, C4<1>, C4<1>;
L_0x7fc3085ad4f0 .functor OR 1, L_0x7fc3085ad350, L_0x7fc3085ad440, C4<0>, C4<0>;
v0x7fc30852e820_0 .net "a", 0 0, L_0x7fc3085ad5e0;  1 drivers
v0x7fc30852e8d0_0 .net "b", 0 0, L_0x7fc3085ad680;  1 drivers
v0x7fc30852e970_0 .net "cin", 0 0, L_0x7fc3085ad780;  1 drivers
v0x7fc30852ea20_0 .net "cout", 0 0, L_0x7fc3085ad4f0;  1 drivers
v0x7fc30852eac0_0 .net "s", 0 0, L_0x7fc3085ad2e0;  1 drivers
v0x7fc30852eba0_0 .net "t1", 0 0, L_0x7fc3085ad270;  1 drivers
v0x7fc30852ec40_0 .net "t2", 0 0, L_0x7fc3085ad350;  1 drivers
v0x7fc30852ece0_0 .net "t3", 0 0, L_0x7fc3085ad440;  1 drivers
S_0x7fc30852ee00 .scope generate, "loop[4]" "loop[4]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30852f000 .param/l "i" 1 5 6, +C4<0100>;
S_0x7fc30852f080 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30852ee00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085ad8a0 .functor XOR 1, L_0x7fc3085adc00, L_0x7fc3085add10, C4<0>, C4<0>;
L_0x7fc3085ad910 .functor XOR 1, L_0x7fc3085ad8a0, L_0x7fc3085addb0, C4<0>, C4<0>;
L_0x7fc3085ad980 .functor AND 1, L_0x7fc3085adc00, L_0x7fc3085add10, C4<1>, C4<1>;
L_0x7fc3085ada30 .functor AND 1, L_0x7fc3085ad8a0, L_0x7fc3085addb0, C4<1>, C4<1>;
L_0x7fc3085adae0 .functor OR 1, L_0x7fc3085ad980, L_0x7fc3085ada30, C4<0>, C4<0>;
v0x7fc30852f2f0_0 .net "a", 0 0, L_0x7fc3085adc00;  1 drivers
v0x7fc30852f380_0 .net "b", 0 0, L_0x7fc3085add10;  1 drivers
v0x7fc30852f410_0 .net "cin", 0 0, L_0x7fc3085addb0;  1 drivers
v0x7fc30852f4c0_0 .net "cout", 0 0, L_0x7fc3085adae0;  1 drivers
v0x7fc30852f550_0 .net "s", 0 0, L_0x7fc3085ad910;  1 drivers
v0x7fc30852f630_0 .net "t1", 0 0, L_0x7fc3085ad8a0;  1 drivers
v0x7fc30852f6d0_0 .net "t2", 0 0, L_0x7fc3085ad980;  1 drivers
v0x7fc30852f770_0 .net "t3", 0 0, L_0x7fc3085ada30;  1 drivers
S_0x7fc30852f890 .scope generate, "loop[5]" "loop[5]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30852fa50 .param/l "i" 1 5 6, +C4<0101>;
S_0x7fc30852fae0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30852f890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085adca0 .functor XOR 1, L_0x7fc3085ae200, L_0x7fc3085ae2a0, C4<0>, C4<0>;
L_0x7fc3085aded0 .functor XOR 1, L_0x7fc3085adca0, L_0x7fc3085ae4d0, C4<0>, C4<0>;
L_0x7fc3085adf40 .functor AND 1, L_0x7fc3085ae200, L_0x7fc3085ae2a0, C4<1>, C4<1>;
L_0x7fc3085ae030 .functor AND 1, L_0x7fc3085adca0, L_0x7fc3085ae4d0, C4<1>, C4<1>;
L_0x7fc3085ae0e0 .functor OR 1, L_0x7fc3085adf40, L_0x7fc3085ae030, C4<0>, C4<0>;
v0x7fc30852fd20_0 .net "a", 0 0, L_0x7fc3085ae200;  1 drivers
v0x7fc30852fdd0_0 .net "b", 0 0, L_0x7fc3085ae2a0;  1 drivers
v0x7fc30852fe70_0 .net "cin", 0 0, L_0x7fc3085ae4d0;  1 drivers
v0x7fc30852ff20_0 .net "cout", 0 0, L_0x7fc3085ae0e0;  1 drivers
v0x7fc30852ffc0_0 .net "s", 0 0, L_0x7fc3085aded0;  1 drivers
v0x7fc3085300a0_0 .net "t1", 0 0, L_0x7fc3085adca0;  1 drivers
v0x7fc308530140_0 .net "t2", 0 0, L_0x7fc3085adf40;  1 drivers
v0x7fc3085301e0_0 .net "t3", 0 0, L_0x7fc3085ae030;  1 drivers
S_0x7fc308530300 .scope generate, "loop[6]" "loop[6]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc3085304c0 .param/l "i" 1 5 6, +C4<0110>;
S_0x7fc308530550 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308530300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085acad0 .functor XOR 1, L_0x7fc3085ae870, L_0x7fc3085ae9b0, C4<0>, C4<0>;
L_0x7fc3085ade50 .functor XOR 1, L_0x7fc3085acad0, L_0x7fc3085aea50, C4<0>, C4<0>;
L_0x7fc3085ae5b0 .functor AND 1, L_0x7fc3085ae870, L_0x7fc3085ae9b0, C4<1>, C4<1>;
L_0x7fc3085ae6a0 .functor AND 1, L_0x7fc3085acad0, L_0x7fc3085aea50, C4<1>, C4<1>;
L_0x7fc3085ae750 .functor OR 1, L_0x7fc3085ae5b0, L_0x7fc3085ae6a0, C4<0>, C4<0>;
v0x7fc308530790_0 .net "a", 0 0, L_0x7fc3085ae870;  1 drivers
v0x7fc308530840_0 .net "b", 0 0, L_0x7fc3085ae9b0;  1 drivers
v0x7fc3085308e0_0 .net "cin", 0 0, L_0x7fc3085aea50;  1 drivers
v0x7fc308530990_0 .net "cout", 0 0, L_0x7fc3085ae750;  1 drivers
v0x7fc308530a30_0 .net "s", 0 0, L_0x7fc3085ade50;  1 drivers
v0x7fc308530b10_0 .net "t1", 0 0, L_0x7fc3085acad0;  1 drivers
v0x7fc308530bb0_0 .net "t2", 0 0, L_0x7fc3085ae5b0;  1 drivers
v0x7fc308530c50_0 .net "t3", 0 0, L_0x7fc3085ae6a0;  1 drivers
S_0x7fc308530d70 .scope generate, "loop[7]" "loop[7]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308530f30 .param/l "i" 1 5 6, +C4<0111>;
S_0x7fc308530fc0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308530d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085ae440 .functor XOR 1, L_0x7fc3085aee70, L_0x7fc3085aef10, C4<0>, C4<0>;
L_0x7fc3085ae910 .functor XOR 1, L_0x7fc3085ae440, L_0x7fc3085af070, C4<0>, C4<0>;
L_0x7fc3085aebe0 .functor AND 1, L_0x7fc3085aee70, L_0x7fc3085aef10, C4<1>, C4<1>;
L_0x7fc3085aecd0 .functor AND 1, L_0x7fc3085ae440, L_0x7fc3085af070, C4<1>, C4<1>;
L_0x7fc3085aed80 .functor OR 1, L_0x7fc3085aebe0, L_0x7fc3085aecd0, C4<0>, C4<0>;
v0x7fc308531200_0 .net "a", 0 0, L_0x7fc3085aee70;  1 drivers
v0x7fc3085312b0_0 .net "b", 0 0, L_0x7fc3085aef10;  1 drivers
v0x7fc308531350_0 .net "cin", 0 0, L_0x7fc3085af070;  1 drivers
v0x7fc308531400_0 .net "cout", 0 0, L_0x7fc3085aed80;  1 drivers
v0x7fc3085314a0_0 .net "s", 0 0, L_0x7fc3085ae910;  1 drivers
v0x7fc308531580_0 .net "t1", 0 0, L_0x7fc3085ae440;  1 drivers
v0x7fc308531620_0 .net "t2", 0 0, L_0x7fc3085aebe0;  1 drivers
v0x7fc3085316c0_0 .net "t3", 0 0, L_0x7fc3085aecd0;  1 drivers
S_0x7fc3085317e0 .scope generate, "loop[8]" "loop[8]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30852efc0 .param/l "i" 1 5 6, +C4<01000>;
S_0x7fc308531a60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085317e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085aeaf0 .functor XOR 1, L_0x7fc3085af4d0, L_0x7fc3085af640, C4<0>, C4<0>;
L_0x7fc3085ad820 .functor XOR 1, L_0x7fc3085aeaf0, L_0x7fc3085af6e0, C4<0>, C4<0>;
L_0x7fc3085af210 .functor AND 1, L_0x7fc3085af4d0, L_0x7fc3085af640, C4<1>, C4<1>;
L_0x7fc3085af300 .functor AND 1, L_0x7fc3085aeaf0, L_0x7fc3085af6e0, C4<1>, C4<1>;
L_0x7fc3085af3b0 .functor OR 1, L_0x7fc3085af210, L_0x7fc3085af300, C4<0>, C4<0>;
v0x7fc308531cd0_0 .net "a", 0 0, L_0x7fc3085af4d0;  1 drivers
v0x7fc308531d80_0 .net "b", 0 0, L_0x7fc3085af640;  1 drivers
v0x7fc308531e20_0 .net "cin", 0 0, L_0x7fc3085af6e0;  1 drivers
v0x7fc308531eb0_0 .net "cout", 0 0, L_0x7fc3085af3b0;  1 drivers
v0x7fc308531f50_0 .net "s", 0 0, L_0x7fc3085ad820;  1 drivers
v0x7fc308532030_0 .net "t1", 0 0, L_0x7fc3085aeaf0;  1 drivers
v0x7fc3085320d0_0 .net "t2", 0 0, L_0x7fc3085af210;  1 drivers
v0x7fc308532170_0 .net "t3", 0 0, L_0x7fc3085af300;  1 drivers
S_0x7fc308532290 .scope generate, "loop[9]" "loop[9]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308532450 .param/l "i" 1 5 6, +C4<01001>;
S_0x7fc3085324f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308532290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085aefb0 .functor XOR 1, L_0x7fc3085afae0, L_0x7fc3085afb80, C4<0>, C4<0>;
L_0x7fc3085af570 .functor XOR 1, L_0x7fc3085aefb0, L_0x7fc3085afd10, C4<0>, C4<0>;
L_0x7fc3085af860 .functor AND 1, L_0x7fc3085afae0, L_0x7fc3085afb80, C4<1>, C4<1>;
L_0x7fc3085af910 .functor AND 1, L_0x7fc3085aefb0, L_0x7fc3085afd10, C4<1>, C4<1>;
L_0x7fc3085af9c0 .functor OR 1, L_0x7fc3085af860, L_0x7fc3085af910, C4<0>, C4<0>;
v0x7fc308532760_0 .net "a", 0 0, L_0x7fc3085afae0;  1 drivers
v0x7fc3085327f0_0 .net "b", 0 0, L_0x7fc3085afb80;  1 drivers
v0x7fc308532890_0 .net "cin", 0 0, L_0x7fc3085afd10;  1 drivers
v0x7fc308532920_0 .net "cout", 0 0, L_0x7fc3085af9c0;  1 drivers
v0x7fc3085329c0_0 .net "s", 0 0, L_0x7fc3085af570;  1 drivers
v0x7fc308532aa0_0 .net "t1", 0 0, L_0x7fc3085aefb0;  1 drivers
v0x7fc308532b40_0 .net "t2", 0 0, L_0x7fc3085af860;  1 drivers
v0x7fc308532be0_0 .net "t3", 0 0, L_0x7fc3085af910;  1 drivers
S_0x7fc308532d00 .scope generate, "loop[10]" "loop[10]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308532ec0 .param/l "i" 1 5 6, +C4<01010>;
S_0x7fc308532f60 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308532d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085afdb0 .functor XOR 1, L_0x7fc3085b00b0, L_0x7fc3085b0250, C4<0>, C4<0>;
L_0x7fc3085af780 .functor XOR 1, L_0x7fc3085afdb0, L_0x7fc3085b02f0, C4<0>, C4<0>;
L_0x7fc3085afe20 .functor AND 1, L_0x7fc3085b00b0, L_0x7fc3085b0250, C4<1>, C4<1>;
L_0x7fc3085aff10 .functor AND 1, L_0x7fc3085afdb0, L_0x7fc3085b02f0, C4<1>, C4<1>;
L_0x7fc3085affc0 .functor OR 1, L_0x7fc3085afe20, L_0x7fc3085aff10, C4<0>, C4<0>;
v0x7fc3085331d0_0 .net "a", 0 0, L_0x7fc3085b00b0;  1 drivers
v0x7fc308533260_0 .net "b", 0 0, L_0x7fc3085b0250;  1 drivers
v0x7fc308533300_0 .net "cin", 0 0, L_0x7fc3085b02f0;  1 drivers
v0x7fc308533390_0 .net "cout", 0 0, L_0x7fc3085affc0;  1 drivers
v0x7fc308533430_0 .net "s", 0 0, L_0x7fc3085af780;  1 drivers
v0x7fc308533510_0 .net "t1", 0 0, L_0x7fc3085afdb0;  1 drivers
v0x7fc3085335b0_0 .net "t2", 0 0, L_0x7fc3085afe20;  1 drivers
v0x7fc308533650_0 .net "t3", 0 0, L_0x7fc3085aff10;  1 drivers
S_0x7fc308533770 .scope generate, "loop[11]" "loop[11]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308533930 .param/l "i" 1 5 6, +C4<01011>;
S_0x7fc3085339d0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308533770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b0150 .functor XOR 1, L_0x7fc3085b06f0, L_0x7fc3085b0790, C4<0>, C4<0>;
L_0x7fc3085b01c0 .functor XOR 1, L_0x7fc3085b0150, L_0x7fc3085b0390, C4<0>, C4<0>;
L_0x7fc3085afc60 .functor AND 1, L_0x7fc3085b06f0, L_0x7fc3085b0790, C4<1>, C4<1>;
L_0x7fc3085b0520 .functor AND 1, L_0x7fc3085b0150, L_0x7fc3085b0390, C4<1>, C4<1>;
L_0x7fc3085b05d0 .functor OR 1, L_0x7fc3085afc60, L_0x7fc3085b0520, C4<0>, C4<0>;
v0x7fc308533c40_0 .net "a", 0 0, L_0x7fc3085b06f0;  1 drivers
v0x7fc308533cd0_0 .net "b", 0 0, L_0x7fc3085b0790;  1 drivers
v0x7fc308533d70_0 .net "cin", 0 0, L_0x7fc3085b0390;  1 drivers
v0x7fc308533e00_0 .net "cout", 0 0, L_0x7fc3085b05d0;  1 drivers
v0x7fc308533ea0_0 .net "s", 0 0, L_0x7fc3085b01c0;  1 drivers
v0x7fc308533f80_0 .net "t1", 0 0, L_0x7fc3085b0150;  1 drivers
v0x7fc308534020_0 .net "t2", 0 0, L_0x7fc3085afc60;  1 drivers
v0x7fc3085340c0_0 .net "t3", 0 0, L_0x7fc3085b0520;  1 drivers
S_0x7fc3085341e0 .scope generate, "loop[12]" "loop[12]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc3085343a0 .param/l "i" 1 5 6, +C4<01100>;
S_0x7fc308534440 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085341e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b0430 .functor XOR 1, L_0x7fc3085b0d80, L_0x7fc3085b0830, C4<0>, C4<0>;
L_0x7fc3085b0970 .functor XOR 1, L_0x7fc3085b0430, L_0x7fc3085b0f50, C4<0>, C4<0>;
L_0x7fc3085b0a60 .functor AND 1, L_0x7fc3085b0d80, L_0x7fc3085b0830, C4<1>, C4<1>;
L_0x7fc3085b0b90 .functor AND 1, L_0x7fc3085b0430, L_0x7fc3085b0f50, C4<1>, C4<1>;
L_0x7fc3085b0c40 .functor OR 1, L_0x7fc3085b0a60, L_0x7fc3085b0b90, C4<0>, C4<0>;
v0x7fc3085346b0_0 .net "a", 0 0, L_0x7fc3085b0d80;  1 drivers
v0x7fc308534740_0 .net "b", 0 0, L_0x7fc3085b0830;  1 drivers
v0x7fc3085347e0_0 .net "cin", 0 0, L_0x7fc3085b0f50;  1 drivers
v0x7fc308534870_0 .net "cout", 0 0, L_0x7fc3085b0c40;  1 drivers
v0x7fc308534910_0 .net "s", 0 0, L_0x7fc3085b0970;  1 drivers
v0x7fc3085349f0_0 .net "t1", 0 0, L_0x7fc3085b0430;  1 drivers
v0x7fc308534a90_0 .net "t2", 0 0, L_0x7fc3085b0a60;  1 drivers
v0x7fc308534b30_0 .net "t3", 0 0, L_0x7fc3085b0b90;  1 drivers
S_0x7fc308534c50 .scope generate, "loop[13]" "loop[13]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308534e10 .param/l "i" 1 5 6, +C4<01101>;
S_0x7fc308534eb0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308534c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b08d0 .functor XOR 1, L_0x7fc3085b1430, L_0x7fc3085b14d0, C4<0>, C4<0>;
L_0x7fc3085b0e40 .functor XOR 1, L_0x7fc3085b08d0, L_0x7fc3085ae340, C4<0>, C4<0>;
L_0x7fc3085b1130 .functor AND 1, L_0x7fc3085b1430, L_0x7fc3085b14d0, C4<1>, C4<1>;
L_0x7fc3085b1240 .functor AND 1, L_0x7fc3085b08d0, L_0x7fc3085ae340, C4<1>, C4<1>;
L_0x7fc3085b12f0 .functor OR 1, L_0x7fc3085b1130, L_0x7fc3085b1240, C4<0>, C4<0>;
v0x7fc308535120_0 .net "a", 0 0, L_0x7fc3085b1430;  1 drivers
v0x7fc3085351b0_0 .net "b", 0 0, L_0x7fc3085b14d0;  1 drivers
v0x7fc308535250_0 .net "cin", 0 0, L_0x7fc3085ae340;  1 drivers
v0x7fc3085352e0_0 .net "cout", 0 0, L_0x7fc3085b12f0;  1 drivers
v0x7fc308535380_0 .net "s", 0 0, L_0x7fc3085b0e40;  1 drivers
v0x7fc308535460_0 .net "t1", 0 0, L_0x7fc3085b08d0;  1 drivers
v0x7fc308535500_0 .net "t2", 0 0, L_0x7fc3085b1130;  1 drivers
v0x7fc3085355a0_0 .net "t3", 0 0, L_0x7fc3085b1240;  1 drivers
S_0x7fc3085356c0 .scope generate, "loop[14]" "loop[14]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308535880 .param/l "i" 1 5 6, +C4<01110>;
S_0x7fc308535920 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085356c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b0ff0 .functor XOR 1, L_0x7fc3085b1bc0, L_0x7fc3085b1770, C4<0>, C4<0>;
L_0x7fc3085b1060 .functor XOR 1, L_0x7fc3085b0ff0, L_0x7fc3085b1810, C4<0>, C4<0>;
L_0x7fc3085b18c0 .functor AND 1, L_0x7fc3085b1bc0, L_0x7fc3085b1770, C4<1>, C4<1>;
L_0x7fc3085b19d0 .functor AND 1, L_0x7fc3085b0ff0, L_0x7fc3085b1810, C4<1>, C4<1>;
L_0x7fc3085b1a80 .functor OR 1, L_0x7fc3085b18c0, L_0x7fc3085b19d0, C4<0>, C4<0>;
v0x7fc308535b90_0 .net "a", 0 0, L_0x7fc3085b1bc0;  1 drivers
v0x7fc308535c20_0 .net "b", 0 0, L_0x7fc3085b1770;  1 drivers
v0x7fc308535cc0_0 .net "cin", 0 0, L_0x7fc3085b1810;  1 drivers
v0x7fc308535d50_0 .net "cout", 0 0, L_0x7fc3085b1a80;  1 drivers
v0x7fc308535df0_0 .net "s", 0 0, L_0x7fc3085b1060;  1 drivers
v0x7fc308535ed0_0 .net "t1", 0 0, L_0x7fc3085b0ff0;  1 drivers
v0x7fc308535f70_0 .net "t2", 0 0, L_0x7fc3085b18c0;  1 drivers
v0x7fc308536010_0 .net "t3", 0 0, L_0x7fc3085b19d0;  1 drivers
S_0x7fc308536130 .scope generate, "loop[15]" "loop[15]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc3085362f0 .param/l "i" 1 5 6, +C4<01111>;
S_0x7fc308536390 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308536130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b1dd0 .functor XOR 1, L_0x7fc3085b2270, L_0x7fc3085b2310, C4<0>, C4<0>;
L_0x7fc3085b1e60 .functor XOR 1, L_0x7fc3085b1dd0, L_0x7fc3085b1c60, C4<0>, C4<0>;
L_0x7fc3085b1f50 .functor AND 1, L_0x7fc3085b2270, L_0x7fc3085b2310, C4<1>, C4<1>;
L_0x7fc3085b2080 .functor AND 1, L_0x7fc3085b1dd0, L_0x7fc3085b1c60, C4<1>, C4<1>;
L_0x7fc3085b2130 .functor OR 1, L_0x7fc3085b1f50, L_0x7fc3085b2080, C4<0>, C4<0>;
v0x7fc308536600_0 .net "a", 0 0, L_0x7fc3085b2270;  1 drivers
v0x7fc308536690_0 .net "b", 0 0, L_0x7fc3085b2310;  1 drivers
v0x7fc308536730_0 .net "cin", 0 0, L_0x7fc3085b1c60;  1 drivers
v0x7fc3085367c0_0 .net "cout", 0 0, L_0x7fc3085b2130;  1 drivers
v0x7fc308536860_0 .net "s", 0 0, L_0x7fc3085b1e60;  1 drivers
v0x7fc308536940_0 .net "t1", 0 0, L_0x7fc3085b1dd0;  1 drivers
v0x7fc3085369e0_0 .net "t2", 0 0, L_0x7fc3085b1f50;  1 drivers
v0x7fc308536a80_0 .net "t3", 0 0, L_0x7fc3085b2080;  1 drivers
S_0x7fc308536ba0 .scope generate, "loop[16]" "loop[16]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308536e60 .param/l "i" 1 5 6, +C4<010000>;
S_0x7fc308536ee0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308536ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b1d00 .functor XOR 1, L_0x7fc3085b29e0, L_0x7fc3085b23b0, C4<0>, C4<0>;
L_0x7fc3085af110 .functor XOR 1, L_0x7fc3085b1d00, L_0x7fc3085b2450, C4<0>, C4<0>;
L_0x7fc3085b2730 .functor AND 1, L_0x7fc3085b29e0, L_0x7fc3085b23b0, C4<1>, C4<1>;
L_0x7fc3085b2820 .functor AND 1, L_0x7fc3085b1d00, L_0x7fc3085b2450, C4<1>, C4<1>;
L_0x7fc3085b28d0 .functor OR 1, L_0x7fc3085b2730, L_0x7fc3085b2820, C4<0>, C4<0>;
v0x7fc3085370d0_0 .net "a", 0 0, L_0x7fc3085b29e0;  1 drivers
v0x7fc308537180_0 .net "b", 0 0, L_0x7fc3085b23b0;  1 drivers
v0x7fc308537220_0 .net "cin", 0 0, L_0x7fc3085b2450;  1 drivers
v0x7fc3085372b0_0 .net "cout", 0 0, L_0x7fc3085b28d0;  1 drivers
v0x7fc308537350_0 .net "s", 0 0, L_0x7fc3085af110;  1 drivers
v0x7fc308537430_0 .net "t1", 0 0, L_0x7fc3085b1d00;  1 drivers
v0x7fc3085374d0_0 .net "t2", 0 0, L_0x7fc3085b2730;  1 drivers
v0x7fc308537570_0 .net "t3", 0 0, L_0x7fc3085b2820;  1 drivers
S_0x7fc308537690 .scope generate, "loop[17]" "loop[17]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308537850 .param/l "i" 1 5 6, +C4<010001>;
S_0x7fc3085378f0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308537690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b2c20 .functor XOR 1, L_0x7fc3085b30a0, L_0x7fc3085b3140, C4<0>, C4<0>;
L_0x7fc3085b2c90 .functor XOR 1, L_0x7fc3085b2c20, L_0x7fc3085b2a80, C4<0>, C4<0>;
L_0x7fc3085b2d80 .functor AND 1, L_0x7fc3085b30a0, L_0x7fc3085b3140, C4<1>, C4<1>;
L_0x7fc3085b2eb0 .functor AND 1, L_0x7fc3085b2c20, L_0x7fc3085b2a80, C4<1>, C4<1>;
L_0x7fc3085b2f60 .functor OR 1, L_0x7fc3085b2d80, L_0x7fc3085b2eb0, C4<0>, C4<0>;
v0x7fc308537b60_0 .net "a", 0 0, L_0x7fc3085b30a0;  1 drivers
v0x7fc308537bf0_0 .net "b", 0 0, L_0x7fc3085b3140;  1 drivers
v0x7fc308537c90_0 .net "cin", 0 0, L_0x7fc3085b2a80;  1 drivers
v0x7fc308537d20_0 .net "cout", 0 0, L_0x7fc3085b2f60;  1 drivers
v0x7fc308537dc0_0 .net "s", 0 0, L_0x7fc3085b2c90;  1 drivers
v0x7fc308537ea0_0 .net "t1", 0 0, L_0x7fc3085b2c20;  1 drivers
v0x7fc308537f40_0 .net "t2", 0 0, L_0x7fc3085b2d80;  1 drivers
v0x7fc308537fe0_0 .net "t3", 0 0, L_0x7fc3085b2eb0;  1 drivers
S_0x7fc308538100 .scope generate, "loop[18]" "loop[18]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc3085382c0 .param/l "i" 1 5 6, +C4<010010>;
S_0x7fc308538360 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308538100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b2b20 .functor XOR 1, L_0x7fc3085b3730, L_0x7fc3085b31e0, C4<0>, C4<0>;
L_0x7fc3085b2bb0 .functor XOR 1, L_0x7fc3085b2b20, L_0x7fc3085b3280, C4<0>, C4<0>;
L_0x7fc3085b3410 .functor AND 1, L_0x7fc3085b3730, L_0x7fc3085b31e0, C4<1>, C4<1>;
L_0x7fc3085b3540 .functor AND 1, L_0x7fc3085b2b20, L_0x7fc3085b3280, C4<1>, C4<1>;
L_0x7fc3085b35f0 .functor OR 1, L_0x7fc3085b3410, L_0x7fc3085b3540, C4<0>, C4<0>;
v0x7fc3085385d0_0 .net "a", 0 0, L_0x7fc3085b3730;  1 drivers
v0x7fc308538660_0 .net "b", 0 0, L_0x7fc3085b31e0;  1 drivers
v0x7fc308538700_0 .net "cin", 0 0, L_0x7fc3085b3280;  1 drivers
v0x7fc308538790_0 .net "cout", 0 0, L_0x7fc3085b35f0;  1 drivers
v0x7fc308538830_0 .net "s", 0 0, L_0x7fc3085b2bb0;  1 drivers
v0x7fc308538910_0 .net "t1", 0 0, L_0x7fc3085b2b20;  1 drivers
v0x7fc3085389b0_0 .net "t2", 0 0, L_0x7fc3085b3410;  1 drivers
v0x7fc308538a50_0 .net "t3", 0 0, L_0x7fc3085b3540;  1 drivers
S_0x7fc308538b70 .scope generate, "loop[19]" "loop[19]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308538d30 .param/l "i" 1 5 6, +C4<010011>;
S_0x7fc308538dd0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc308538b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b3320 .functor XOR 1, L_0x7fc3085b3dd0, L_0x7fc3085b3e70, C4<0>, C4<0>;
L_0x7fc3085b39c0 .functor XOR 1, L_0x7fc3085b3320, L_0x7fc3085b37d0, C4<0>, C4<0>;
L_0x7fc3085b3ab0 .functor AND 1, L_0x7fc3085b3dd0, L_0x7fc3085b3e70, C4<1>, C4<1>;
L_0x7fc3085b3be0 .functor AND 1, L_0x7fc3085b3320, L_0x7fc3085b37d0, C4<1>, C4<1>;
L_0x7fc3085b3c90 .functor OR 1, L_0x7fc3085b3ab0, L_0x7fc3085b3be0, C4<0>, C4<0>;
v0x7fc308539040_0 .net "a", 0 0, L_0x7fc3085b3dd0;  1 drivers
v0x7fc3085390d0_0 .net "b", 0 0, L_0x7fc3085b3e70;  1 drivers
v0x7fc308539170_0 .net "cin", 0 0, L_0x7fc3085b37d0;  1 drivers
v0x7fc308539200_0 .net "cout", 0 0, L_0x7fc3085b3c90;  1 drivers
v0x7fc3085392a0_0 .net "s", 0 0, L_0x7fc3085b39c0;  1 drivers
v0x7fc308539380_0 .net "t1", 0 0, L_0x7fc3085b3320;  1 drivers
v0x7fc308539420_0 .net "t2", 0 0, L_0x7fc3085b3ab0;  1 drivers
v0x7fc3085394c0_0 .net "t3", 0 0, L_0x7fc3085b3be0;  1 drivers
S_0x7fc3085395e0 .scope generate, "loop[20]" "loop[20]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc3085397a0 .param/l "i" 1 5 6, +C4<010100>;
S_0x7fc308539840 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085395e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b3870 .functor XOR 1, L_0x7fc3085b4470, L_0x7fc3085b3f10, C4<0>, C4<0>;
L_0x7fc3085b3900 .functor XOR 1, L_0x7fc3085b3870, L_0x7fc3085b3fb0, C4<0>, C4<0>;
L_0x7fc3085b4150 .functor AND 1, L_0x7fc3085b4470, L_0x7fc3085b3f10, C4<1>, C4<1>;
L_0x7fc3085b4280 .functor AND 1, L_0x7fc3085b3870, L_0x7fc3085b3fb0, C4<1>, C4<1>;
L_0x7fc3085b4330 .functor OR 1, L_0x7fc3085b4150, L_0x7fc3085b4280, C4<0>, C4<0>;
v0x7fc308539ab0_0 .net "a", 0 0, L_0x7fc3085b4470;  1 drivers
v0x7fc308539b40_0 .net "b", 0 0, L_0x7fc3085b3f10;  1 drivers
v0x7fc308539be0_0 .net "cin", 0 0, L_0x7fc3085b3fb0;  1 drivers
v0x7fc308539c70_0 .net "cout", 0 0, L_0x7fc3085b4330;  1 drivers
v0x7fc308539d10_0 .net "s", 0 0, L_0x7fc3085b3900;  1 drivers
v0x7fc308539df0_0 .net "t1", 0 0, L_0x7fc3085b3870;  1 drivers
v0x7fc308539e90_0 .net "t2", 0 0, L_0x7fc3085b4150;  1 drivers
v0x7fc308539f30_0 .net "t3", 0 0, L_0x7fc3085b4280;  1 drivers
S_0x7fc30853a050 .scope generate, "loop[21]" "loop[21]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853a210 .param/l "i" 1 5 6, +C4<010101>;
S_0x7fc30853a2b0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853a050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b4050 .functor XOR 1, L_0x7fc3085b4b20, L_0x7fc3085b4bc0, C4<0>, C4<0>;
L_0x7fc3085b4710 .functor XOR 1, L_0x7fc3085b4050, L_0x7fc3085b4510, C4<0>, C4<0>;
L_0x7fc3085b4800 .functor AND 1, L_0x7fc3085b4b20, L_0x7fc3085b4bc0, C4<1>, C4<1>;
L_0x7fc3085b4930 .functor AND 1, L_0x7fc3085b4050, L_0x7fc3085b4510, C4<1>, C4<1>;
L_0x7fc3085b49e0 .functor OR 1, L_0x7fc3085b4800, L_0x7fc3085b4930, C4<0>, C4<0>;
v0x7fc30853a520_0 .net "a", 0 0, L_0x7fc3085b4b20;  1 drivers
v0x7fc30853a5b0_0 .net "b", 0 0, L_0x7fc3085b4bc0;  1 drivers
v0x7fc30853a650_0 .net "cin", 0 0, L_0x7fc3085b4510;  1 drivers
v0x7fc30853a6e0_0 .net "cout", 0 0, L_0x7fc3085b49e0;  1 drivers
v0x7fc30853a780_0 .net "s", 0 0, L_0x7fc3085b4710;  1 drivers
v0x7fc30853a860_0 .net "t1", 0 0, L_0x7fc3085b4050;  1 drivers
v0x7fc30853a900_0 .net "t2", 0 0, L_0x7fc3085b4800;  1 drivers
v0x7fc30853a9a0_0 .net "t3", 0 0, L_0x7fc3085b4930;  1 drivers
S_0x7fc30853aac0 .scope generate, "loop[22]" "loop[22]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853ac80 .param/l "i" 1 5 6, +C4<010110>;
S_0x7fc30853ad20 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853aac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b45b0 .functor XOR 1, L_0x7fc3085b51b0, L_0x7fc3085b4c60, C4<0>, C4<0>;
L_0x7fc3085b4640 .functor XOR 1, L_0x7fc3085b45b0, L_0x7fc3085b4d00, C4<0>, C4<0>;
L_0x7fc3085b4eb0 .functor AND 1, L_0x7fc3085b51b0, L_0x7fc3085b4c60, C4<1>, C4<1>;
L_0x7fc3085b4fc0 .functor AND 1, L_0x7fc3085b45b0, L_0x7fc3085b4d00, C4<1>, C4<1>;
L_0x7fc3085b5070 .functor OR 1, L_0x7fc3085b4eb0, L_0x7fc3085b4fc0, C4<0>, C4<0>;
v0x7fc30853af90_0 .net "a", 0 0, L_0x7fc3085b51b0;  1 drivers
v0x7fc30853b020_0 .net "b", 0 0, L_0x7fc3085b4c60;  1 drivers
v0x7fc30853b0c0_0 .net "cin", 0 0, L_0x7fc3085b4d00;  1 drivers
v0x7fc30853b150_0 .net "cout", 0 0, L_0x7fc3085b5070;  1 drivers
v0x7fc30853b1f0_0 .net "s", 0 0, L_0x7fc3085b4640;  1 drivers
v0x7fc30853b2d0_0 .net "t1", 0 0, L_0x7fc3085b45b0;  1 drivers
v0x7fc30853b370_0 .net "t2", 0 0, L_0x7fc3085b4eb0;  1 drivers
v0x7fc30853b410_0 .net "t3", 0 0, L_0x7fc3085b4fc0;  1 drivers
S_0x7fc30853b530 .scope generate, "loop[23]" "loop[23]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853b6f0 .param/l "i" 1 5 6, +C4<010111>;
S_0x7fc30853b790 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b4da0 .functor XOR 1, L_0x7fc3085b5850, L_0x7fc3085b58f0, C4<0>, C4<0>;
L_0x7fc3085b5480 .functor XOR 1, L_0x7fc3085b4da0, L_0x7fc3085b5250, C4<0>, C4<0>;
L_0x7fc3085b5530 .functor AND 1, L_0x7fc3085b5850, L_0x7fc3085b58f0, C4<1>, C4<1>;
L_0x7fc3085b5660 .functor AND 1, L_0x7fc3085b4da0, L_0x7fc3085b5250, C4<1>, C4<1>;
L_0x7fc3085b5710 .functor OR 1, L_0x7fc3085b5530, L_0x7fc3085b5660, C4<0>, C4<0>;
v0x7fc30853ba00_0 .net "a", 0 0, L_0x7fc3085b5850;  1 drivers
v0x7fc30853ba90_0 .net "b", 0 0, L_0x7fc3085b58f0;  1 drivers
v0x7fc30853bb30_0 .net "cin", 0 0, L_0x7fc3085b5250;  1 drivers
v0x7fc30853bbc0_0 .net "cout", 0 0, L_0x7fc3085b5710;  1 drivers
v0x7fc30853bc60_0 .net "s", 0 0, L_0x7fc3085b5480;  1 drivers
v0x7fc30853bd40_0 .net "t1", 0 0, L_0x7fc3085b4da0;  1 drivers
v0x7fc30853bde0_0 .net "t2", 0 0, L_0x7fc3085b5530;  1 drivers
v0x7fc30853be80_0 .net "t3", 0 0, L_0x7fc3085b5660;  1 drivers
S_0x7fc30853bfa0 .scope generate, "loop[24]" "loop[24]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853c160 .param/l "i" 1 5 6, +C4<011000>;
S_0x7fc30853c200 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b52f0 .functor XOR 1, L_0x7fc3085b5ef0, L_0x7fc3085b5990, C4<0>, C4<0>;
L_0x7fc3085b5380 .functor XOR 1, L_0x7fc3085b52f0, L_0x7fc3085b5a30, C4<0>, C4<0>;
L_0x7fc3085b5bd0 .functor AND 1, L_0x7fc3085b5ef0, L_0x7fc3085b5990, C4<1>, C4<1>;
L_0x7fc3085b5d00 .functor AND 1, L_0x7fc3085b52f0, L_0x7fc3085b5a30, C4<1>, C4<1>;
L_0x7fc3085b5db0 .functor OR 1, L_0x7fc3085b5bd0, L_0x7fc3085b5d00, C4<0>, C4<0>;
v0x7fc30853c470_0 .net "a", 0 0, L_0x7fc3085b5ef0;  1 drivers
v0x7fc30853c500_0 .net "b", 0 0, L_0x7fc3085b5990;  1 drivers
v0x7fc30853c5a0_0 .net "cin", 0 0, L_0x7fc3085b5a30;  1 drivers
v0x7fc30853c630_0 .net "cout", 0 0, L_0x7fc3085b5db0;  1 drivers
v0x7fc30853c6d0_0 .net "s", 0 0, L_0x7fc3085b5380;  1 drivers
v0x7fc30853c7b0_0 .net "t1", 0 0, L_0x7fc3085b52f0;  1 drivers
v0x7fc30853c850_0 .net "t2", 0 0, L_0x7fc3085b5bd0;  1 drivers
v0x7fc30853c8f0_0 .net "t3", 0 0, L_0x7fc3085b5d00;  1 drivers
S_0x7fc30853ca10 .scope generate, "loop[25]" "loop[25]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853cbd0 .param/l "i" 1 5 6, +C4<011001>;
S_0x7fc30853cc70 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853ca10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b5ad0 .functor XOR 1, L_0x7fc3085b6590, L_0x7fc3085b6630, C4<0>, C4<0>;
L_0x7fc3085b5b60 .functor XOR 1, L_0x7fc3085b5ad0, L_0x7fc3085b5f90, C4<0>, C4<0>;
L_0x7fc3085b6270 .functor AND 1, L_0x7fc3085b6590, L_0x7fc3085b6630, C4<1>, C4<1>;
L_0x7fc3085b63a0 .functor AND 1, L_0x7fc3085b5ad0, L_0x7fc3085b5f90, C4<1>, C4<1>;
L_0x7fc3085b6450 .functor OR 1, L_0x7fc3085b6270, L_0x7fc3085b63a0, C4<0>, C4<0>;
v0x7fc30853cee0_0 .net "a", 0 0, L_0x7fc3085b6590;  1 drivers
v0x7fc30853cf70_0 .net "b", 0 0, L_0x7fc3085b6630;  1 drivers
v0x7fc30853d010_0 .net "cin", 0 0, L_0x7fc3085b5f90;  1 drivers
v0x7fc30853d0a0_0 .net "cout", 0 0, L_0x7fc3085b6450;  1 drivers
v0x7fc30853d140_0 .net "s", 0 0, L_0x7fc3085b5b60;  1 drivers
v0x7fc30853d220_0 .net "t1", 0 0, L_0x7fc3085b5ad0;  1 drivers
v0x7fc30853d2c0_0 .net "t2", 0 0, L_0x7fc3085b6270;  1 drivers
v0x7fc30853d360_0 .net "t3", 0 0, L_0x7fc3085b63a0;  1 drivers
S_0x7fc30853d480 .scope generate, "loop[26]" "loop[26]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853d640 .param/l "i" 1 5 6, +C4<011010>;
S_0x7fc30853d6e0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853d480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b6030 .functor XOR 1, L_0x7fc3085b6c20, L_0x7fc3085b66d0, C4<0>, C4<0>;
L_0x7fc3085b60c0 .functor XOR 1, L_0x7fc3085b6030, L_0x7fc3085b6770, C4<0>, C4<0>;
L_0x7fc3085b6940 .functor AND 1, L_0x7fc3085b6c20, L_0x7fc3085b66d0, C4<1>, C4<1>;
L_0x7fc3085b6a30 .functor AND 1, L_0x7fc3085b6030, L_0x7fc3085b6770, C4<1>, C4<1>;
L_0x7fc3085b6ae0 .functor OR 1, L_0x7fc3085b6940, L_0x7fc3085b6a30, C4<0>, C4<0>;
v0x7fc30853d950_0 .net "a", 0 0, L_0x7fc3085b6c20;  1 drivers
v0x7fc30853d9e0_0 .net "b", 0 0, L_0x7fc3085b66d0;  1 drivers
v0x7fc30853da80_0 .net "cin", 0 0, L_0x7fc3085b6770;  1 drivers
v0x7fc30853db10_0 .net "cout", 0 0, L_0x7fc3085b6ae0;  1 drivers
v0x7fc30853dbb0_0 .net "s", 0 0, L_0x7fc3085b60c0;  1 drivers
v0x7fc30853dc90_0 .net "t1", 0 0, L_0x7fc3085b6030;  1 drivers
v0x7fc30853dd30_0 .net "t2", 0 0, L_0x7fc3085b6940;  1 drivers
v0x7fc30853ddd0_0 .net "t3", 0 0, L_0x7fc3085b6a30;  1 drivers
S_0x7fc30853def0 .scope generate, "loop[27]" "loop[27]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853e0b0 .param/l "i" 1 5 6, +C4<011011>;
S_0x7fc30853e150 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853def0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b6810 .functor XOR 1, L_0x7fc3085b72d0, L_0x7fc3085b7370, C4<0>, C4<0>;
L_0x7fc3085b68a0 .functor XOR 1, L_0x7fc3085b6810, L_0x7fc3085b6cc0, C4<0>, C4<0>;
L_0x7fc3085b6fb0 .functor AND 1, L_0x7fc3085b72d0, L_0x7fc3085b7370, C4<1>, C4<1>;
L_0x7fc3085b70e0 .functor AND 1, L_0x7fc3085b6810, L_0x7fc3085b6cc0, C4<1>, C4<1>;
L_0x7fc3085b7190 .functor OR 1, L_0x7fc3085b6fb0, L_0x7fc3085b70e0, C4<0>, C4<0>;
v0x7fc30853e3c0_0 .net "a", 0 0, L_0x7fc3085b72d0;  1 drivers
v0x7fc30853e450_0 .net "b", 0 0, L_0x7fc3085b7370;  1 drivers
v0x7fc30853e4f0_0 .net "cin", 0 0, L_0x7fc3085b6cc0;  1 drivers
v0x7fc30853e580_0 .net "cout", 0 0, L_0x7fc3085b7190;  1 drivers
v0x7fc30853e620_0 .net "s", 0 0, L_0x7fc3085b68a0;  1 drivers
v0x7fc30853e700_0 .net "t1", 0 0, L_0x7fc3085b6810;  1 drivers
v0x7fc30853e7a0_0 .net "t2", 0 0, L_0x7fc3085b6fb0;  1 drivers
v0x7fc30853e840_0 .net "t3", 0 0, L_0x7fc3085b70e0;  1 drivers
S_0x7fc30853e960 .scope generate, "loop[28]" "loop[28]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853eb20 .param/l "i" 1 5 6, +C4<011100>;
S_0x7fc30853ebc0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b6d60 .functor XOR 1, L_0x7fc3085b7960, L_0x7fc3085b7410, C4<0>, C4<0>;
L_0x7fc3085b6df0 .functor XOR 1, L_0x7fc3085b6d60, L_0x7fc3085b74b0, C4<0>, C4<0>;
L_0x7fc3085b6ee0 .functor AND 1, L_0x7fc3085b7960, L_0x7fc3085b7410, C4<1>, C4<1>;
L_0x7fc3085b7770 .functor AND 1, L_0x7fc3085b6d60, L_0x7fc3085b74b0, C4<1>, C4<1>;
L_0x7fc3085b7820 .functor OR 1, L_0x7fc3085b6ee0, L_0x7fc3085b7770, C4<0>, C4<0>;
v0x7fc30853ee30_0 .net "a", 0 0, L_0x7fc3085b7960;  1 drivers
v0x7fc30853eec0_0 .net "b", 0 0, L_0x7fc3085b7410;  1 drivers
v0x7fc30853ef60_0 .net "cin", 0 0, L_0x7fc3085b74b0;  1 drivers
v0x7fc30853eff0_0 .net "cout", 0 0, L_0x7fc3085b7820;  1 drivers
v0x7fc30853f090_0 .net "s", 0 0, L_0x7fc3085b6df0;  1 drivers
v0x7fc30853f170_0 .net "t1", 0 0, L_0x7fc3085b6d60;  1 drivers
v0x7fc30853f210_0 .net "t2", 0 0, L_0x7fc3085b6ee0;  1 drivers
v0x7fc30853f2b0_0 .net "t3", 0 0, L_0x7fc3085b7770;  1 drivers
S_0x7fc30853f3d0 .scope generate, "loop[29]" "loop[29]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc30853f590 .param/l "i" 1 5 6, +C4<011101>;
S_0x7fc30853f630 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853f3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b7550 .functor XOR 1, L_0x7fc3085b8000, L_0x7fc3085b80a0, C4<0>, C4<0>;
L_0x7fc3085b75e0 .functor XOR 1, L_0x7fc3085b7550, L_0x7fc3085b1570, C4<0>, C4<0>;
L_0x7fc3085b7d00 .functor AND 1, L_0x7fc3085b8000, L_0x7fc3085b80a0, C4<1>, C4<1>;
L_0x7fc3085b7e10 .functor AND 1, L_0x7fc3085b7550, L_0x7fc3085b1570, C4<1>, C4<1>;
L_0x7fc3085b7ec0 .functor OR 1, L_0x7fc3085b7d00, L_0x7fc3085b7e10, C4<0>, C4<0>;
v0x7fc30853f8a0_0 .net "a", 0 0, L_0x7fc3085b8000;  1 drivers
v0x7fc30853f930_0 .net "b", 0 0, L_0x7fc3085b80a0;  1 drivers
v0x7fc30853f9d0_0 .net "cin", 0 0, L_0x7fc3085b1570;  1 drivers
v0x7fc30853fa60_0 .net "cout", 0 0, L_0x7fc3085b7ec0;  1 drivers
v0x7fc30853fb00_0 .net "s", 0 0, L_0x7fc3085b75e0;  1 drivers
v0x7fc30853fbe0_0 .net "t1", 0 0, L_0x7fc3085b7550;  1 drivers
v0x7fc30853fc80_0 .net "t2", 0 0, L_0x7fc3085b7d00;  1 drivers
v0x7fc30853fd20_0 .net "t3", 0 0, L_0x7fc3085b7e10;  1 drivers
S_0x7fc30853fe40 .scope generate, "loop[30]" "loop[30]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308540000 .param/l "i" 1 5 6, +C4<011110>;
S_0x7fc3085400a0 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc30853fe40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b1610 .functor XOR 1, L_0x7fc3085b8490, L_0x7fc3085b8140, C4<0>, C4<0>;
L_0x7fc3085b16a0 .functor XOR 1, L_0x7fc3085b1610, L_0x7fc3085b81e0, C4<0>, C4<0>;
L_0x7fc3085b7a40 .functor AND 1, L_0x7fc3085b8490, L_0x7fc3085b8140, C4<1>, C4<1>;
L_0x7fc3085b7b50 .functor AND 1, L_0x7fc3085b1610, L_0x7fc3085b81e0, C4<1>, C4<1>;
L_0x7fc3085b7c00 .functor OR 1, L_0x7fc3085b7a40, L_0x7fc3085b7b50, C4<0>, C4<0>;
v0x7fc308540310_0 .net "a", 0 0, L_0x7fc3085b8490;  1 drivers
v0x7fc3085403a0_0 .net "b", 0 0, L_0x7fc3085b8140;  1 drivers
v0x7fc308540440_0 .net "cin", 0 0, L_0x7fc3085b81e0;  1 drivers
v0x7fc3085404d0_0 .net "cout", 0 0, L_0x7fc3085b7c00;  1 drivers
v0x7fc308540570_0 .net "s", 0 0, L_0x7fc3085b16a0;  1 drivers
v0x7fc308540650_0 .net "t1", 0 0, L_0x7fc3085b1610;  1 drivers
v0x7fc3085406f0_0 .net "t2", 0 0, L_0x7fc3085b7a40;  1 drivers
v0x7fc308540790_0 .net "t3", 0 0, L_0x7fc3085b7b50;  1 drivers
S_0x7fc3085408b0 .scope generate, "loop[31]" "loop[31]" 5 6, 5 6 0, S_0x7fc30852c130;
 .timescale -9 -12;
P_0x7fc308540a70 .param/l "i" 1 5 6, +C4<011111>;
S_0x7fc308540b10 .scope module, "u" "fa" 5 7, 6 1 0, S_0x7fc3085408b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fc3085b8280 .functor XOR 1, L_0x7fc3085b8b40, L_0x7fc3085b8be0, C4<0>, C4<0>;
L_0x7fc3085b8310 .functor XOR 1, L_0x7fc3085b8280, L_0x7fc3085b8530, C4<0>, C4<0>;
L_0x7fc3085b8820 .functor AND 1, L_0x7fc3085b8b40, L_0x7fc3085b8be0, C4<1>, C4<1>;
L_0x7fc3085b8950 .functor AND 1, L_0x7fc3085b8280, L_0x7fc3085b8530, C4<1>, C4<1>;
L_0x7fc3085b8a00 .functor OR 1, L_0x7fc3085b8820, L_0x7fc3085b8950, C4<0>, C4<0>;
v0x7fc308540d80_0 .net "a", 0 0, L_0x7fc3085b8b40;  1 drivers
v0x7fc308540e10_0 .net "b", 0 0, L_0x7fc3085b8be0;  1 drivers
v0x7fc308540eb0_0 .net "cin", 0 0, L_0x7fc3085b8530;  1 drivers
v0x7fc308540f40_0 .net "cout", 0 0, L_0x7fc3085b8a00;  1 drivers
v0x7fc308540fe0_0 .net "s", 0 0, L_0x7fc3085b8310;  1 drivers
v0x7fc3085410c0_0 .net "t1", 0 0, L_0x7fc3085b8280;  1 drivers
v0x7fc308541160_0 .net "t2", 0 0, L_0x7fc3085b8820;  1 drivers
v0x7fc308541200_0 .net "t3", 0 0, L_0x7fc3085b8950;  1 drivers
S_0x7fc3085429e0 .scope module, "u3" "mod_div_gate" 3 10, 10 1 0, S_0x7fc308205770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "m";
    .port_info 3 /OUTPUT 32 "r";
P_0x7fc308542ba0 .param/l "W" 0 10 1, +C4<00000000000000000000000000100000>;
v0x7fc308543290_0 .net "a", 31 0, v0x7fc308543ee0_0;  alias, 1 drivers
v0x7fc308543340_0 .net "b", 31 0, v0x7fc308543f90_0;  alias, 1 drivers
v0x7fc3085433e0_0 .var/i "i", 31 0;
v0x7fc308543480_0 .var "inv", 31 0;
v0x7fc308543530_0 .net "m", 31 0, v0x7fc308544130_0;  alias, 1 drivers
v0x7fc308543610_0 .var "r", 31 0;
E_0x7fc308542d00 .event anyedge, v0x7fc3080a1f30_0, v0x7fc30819a1e0_0, v0x7fc30819a150_0, v0x7fc308543480_0;
S_0x7fc308542d70 .scope function.vec4.s32, "addmod" "addmod" 10 9, 10 9 0, S_0x7fc3085429e0;
 .timescale -9 -12;
; Variable addmod is vec4 return value of scope S_0x7fc308542d70
v0x7fc308543000_0 .var "modn", 31 0;
v0x7fc3085430a0_0 .var "sum", 32 0;
v0x7fc308543130_0 .var "x", 31 0;
v0x7fc3085431c0_0 .var "y", 31 0;
TD_tb_modular_alu.dut.u3.addmod ;
    %load/vec4 v0x7fc308543130_0;
    %pad/u 33;
    %load/vec4 v0x7fc3085431c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fc3085430a0_0, 0, 33;
    %load/vec4 v0x7fc308543000_0;
    %pad/u 33;
    %load/vec4 v0x7fc3085430a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x7fc3085430a0_0;
    %load/vec4 v0x7fc308543000_0;
    %pad/u 33;
    %sub;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x7fc3085430a0_0;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to addmod (store_vec4_to_lval)
    %end;
    .scope S_0x7fc30850b6a0;
T_2 ;
    %wait E_0x7fc30850b9a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc308542410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc308542730_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fc308542730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x7fc3085422c0_0;
    %load/vec4 v0x7fc308542730_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fc308542370_0, 0, 32;
    %load/vec4 v0x7fc308542370_0;
    %store/vec4 v0x7fc308542500_0, 0, 32;
    %load/vec4 v0x7fc3085426a0_0;
    %load/vec4 v0x7fc308542730_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fc3085425d0_0;
    %store/vec4 v0x7fc308542410_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fc308542730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc308542730_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc3085429e0;
T_3 ;
    %wait E_0x7fc308542d00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc308543480_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc3085433e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fc3085433e0_0;
    %load/vec4 v0x7fc308543530_0;
    %cmp/u;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc3085433e0_0;
    %load/vec4 v0x7fc308543340_0;
    %mul;
    %load/vec4 v0x7fc308543530_0;
    %mod;
    %load/vec4 v0x7fc308543530_0;
    %store/vec4 v0x7fc308543000_0, 0, 32;
    %store/vec4 v0x7fc3085431c0_0, 0, 32;
    %store/vec4 v0x7fc308543130_0, 0, 32;
    %callf/vec4 TD_tb_modular_alu.dut.u3.addmod, S_0x7fc308542d70;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fc3085433e0_0;
    %store/vec4 v0x7fc308543480_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fc3085433e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc3085433e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc308543290_0;
    %load/vec4 v0x7fc308543480_0;
    %mul;
    %load/vec4 v0x7fc308543530_0;
    %mod;
    %load/vec4 v0x7fc308543530_0;
    %store/vec4 v0x7fc308543000_0, 0, 32;
    %store/vec4 v0x7fc3085431c0_0, 0, 32;
    %store/vec4 v0x7fc308543130_0, 0, 32;
    %callf/vec4 TD_tb_modular_alu.dut.u3.addmod, S_0x7fc308542d70;
    %store/vec4 v0x7fc308543610_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc308205770;
T_4 ;
    %wait E_0x7fc3082059f0;
    %load/vec4 v0x7fc308543d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.0 ;
    %load/vec4 v0x7fc308543b60_0;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.1 ;
    %load/vec4 v0x7fc308543da0_0;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.2 ;
    %load/vec4 v0x7fc308543c80_0;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.3 ;
    %load/vec4 v0x7fc3085438b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0x7fc308543700_0;
    %load/vec4 v0x7fc3085438b0_0;
    %mod;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.4 ;
    %load/vec4 v0x7fc3085438b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0x7fc308543bf0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x7fc3085438b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.18, 8;
    %load/vec4 v0x7fc308543700_0;
    %load/vec4 v0x7fc3085438b0_0;
    %load/vec4 v0x7fc308543940_0;
    %store/vec4 v0x7fc3081e8550_0, 0, 32;
    %store/vec4 v0x7fc30812dcf0_0, 0, 32;
    %store/vec4 v0x7fc2ff70bfd0_0, 0, 32;
    %callf/vec4 TD_tb_modular_alu.dut.pow, S_0x7fc3080ffad0;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.6 ;
    %load/vec4 v0x7fc308543700_0;
    %load/vec4 v0x7fc3085438b0_0;
    %and;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.7 ;
    %load/vec4 v0x7fc308543700_0;
    %load/vec4 v0x7fc3085438b0_0;
    %or;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.8 ;
    %load/vec4 v0x7fc308543700_0;
    %load/vec4 v0x7fc3085438b0_0;
    %xor;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x7fc308543700_0;
    %ix/getv 4, v0x7fc3085438b0_0;
    %shiftl 4;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x7fc308543700_0;
    %ix/getv 4, v0x7fc3085438b0_0;
    %shiftr 4;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x7fc308543700_0;
    %ix/getv 4, v0x7fc3085438b0_0;
    %shiftr/s 4;
    %store/vec4 v0x7fc308543ad0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc308205600;
T_5 ;
    %vpi_call 2 18 "$dumpfile", "modular_alu.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc308205600 {0 0 0};
    %vpi_call 2 21 "$monitor", "%0dns\011OP=%04b\011A=%d\011B=%d\011M=%d\011R=%d", $time, v0x7fc308544270_0, v0x7fc308543ee0_0, v0x7fc308543f90_0, v0x7fc308544130_0, v0x7fc3085441e0_0 {0 0 0};
    %pushi/vec4 97, 0, 32;
    %store/vec4 v0x7fc308544130_0, 0, 32;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v0x7fc308543ee0_0, 0, 32;
    %pushi/vec4 77, 0, 32;
    %store/vec4 v0x7fc308543f90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc308544270_0, 0, 4;
    %pushi/vec4 12, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x7fc308544270_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fc308544270_0, 0, 4;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 83, 0, 32;
    %store/vec4 v0x7fc308543ee0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
    %store/vec4 v0x7fc308543f90_0, 0, 32;
    %pushi/vec4 61, 0, 32;
    %store/vec4 v0x7fc308544130_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc308544270_0, 0, 4;
    %pushi/vec4 12, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x7fc308544270_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fc308544270_0, 0, 4;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x7fc308543ee0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fc308543f90_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x7fc308544130_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc308544270_0, 0, 4;
    %pushi/vec4 12, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x7fc308544270_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fc308544270_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/tb_modular_alu.v";
    "src/modular_alu_ext.v";
    "src/mod_add_gate.v";
    "src/rca.v";
    "src/fa.v";
    "src/rcs.v";
    "src/mod_sub_gate.v";
    "src/mod_mul_gate.v";
    "src/mod_div_gate.v";
