r -f bsg_rocket_node_client_rocc_sliced.sets -plot -noRotation -s 200
b btreeanneal.cxx:238
quit
r -f bsg_rocket_node_client_rocc_sliced.sets -plot -noRotation -s 200
b btreeanneal.cxx:238
r
bt
q
r -f ca53_cpu.sets -minWL -noRotation -FPrep BTree -s 100 -outline 0,0,600,600 -plotNoNets -plotNoSlacks 
exit
quit
b btree.cxx:484
exit
quit
r -f ca53_cpu.sets -minWL -noRotation -FPrep BTree -s 100 -outline 0,0,600,600 -plotNoNets -plotNoSlacks 
b btree.cxx:484
r -f ca53_cpu.sets -minWL -noRotation -FPrep BTree -s 100 -outline 0,0,600,600 -plotNoNets -plotNoSlacks 
bt
exit
quit
b btree.cxx:484
b btree.cxx:484
b btree.cxx:484
exit
quit
b btree.cxx:484
b btree.cxx
b btree.cxx:484
q
b btree.cxx:484
b btree.cxx:484
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
bt
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
bt
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
bt
p _index
p _index
p &_index
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
bt
p this
p _placement
p _placement.x
p nodeIndex0
b DB.cxx:1149
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
p nodeIndex0
p _nodex
p _nodes
p _nodes->getTerminal(nodeIndex0)
p &_nodes->getTerminal(nodeIndex0)
p &_nodes->getTerminal(nodeIndex0)
p &_nodes->getTerminal(nodeIndex0)
p node0
p _nodes
p _nodes->getTerminal(0)
p _nodes->getTerminal(1)
p _nodes->getTerminal(2)
p _nodes->getTerminal(3)
p &_nodes->getTerminal(3)
p &_nodes->getTerminal(2)
p &_nodes->getTerminal(1)
p &_nodes->getTerminal(0)
p &_nodes->getTerminal(0)
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3
bt
p nodep
b DB.cxx:2384
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3
p nodep
p node 
r
bt
c
bt
q
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3
bt
b DB.cxx:2384
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3
p node
c
bt
q
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3
r -verilog /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/Place_flat.v -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_base_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_base_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/zf4_techdata/arm_nda/libraries/arm/tsmc/cln16fcll001/sc9mcpp96c_hpk_lvt_c16/r2p0/lib/sc9mcpp96c_cln16fcll001_hpk_lvt_c16_tt_typical_max_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg6_w88_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1r1w_lg8_w128_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg6_w80_bit_tt_0p80v_0p80v_25c.lib -lib /home/umallapp/OpenRoad/orig_dir/release_nov20/memory/tsmc16_1rf_lg8_w128_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_byte_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_1rw_lg10_w32_all_tt_0p80v_0p80v_25c.lib -lib /home/ssingh/openRoad/vanillaBean_181214/common_inputs/libs/tsmc16_2rf_lg5_w32_all_tt_0p80v_0p80v_25c.lib -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_tech.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_base_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w66_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/sc9mcpp96c_cln16fcll001_hpk_lvt_c16.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg8_w128_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg6_w88_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rw_lg10_w32_byte.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1r1w_lg8_w128_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_2rf_lg5_w32_all.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg6_w80_bit.lef -lef /home/ssingh/openRoad/vanillaBean_181214/common_inputs/lefs/tsmc16_1rf_lg7_w62_all.lef -def /home/ssingh/openRoad/vanillaBean_181214/GoldenDB/Placement/Place.def -design bsg_manycore_tile -sdc /home/mskim/28_macro_net/vb_seqgraph/opensta_engine/constraints.sdc -output bsg_manycore_tile_macroPlace.def -depth 3 -globalConfig bench/vb/IP_global.cfg -localConfig bench/vb/IP_local.cfg 
bt
q
