// Seed: 3065841401
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wire id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    output uwire id_11,
    input wire id_12,
    input tri0 id_13,
    output wand id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri0 id_17,
    output supply0 id_18,
    output wire id_19,
    input wand id_20,
    output tri0 id_21,
    input wor id_22,
    output supply0 id_23,
    input supply1 id_24,
    output wor id_25,
    output tri id_26,
    output tri0 id_27,
    input wand id_28,
    input tri id_29,
    input wor id_30,
    output uwire id_31,
    input tri0 id_32,
    input tri id_33,
    input tri id_34,
    output tri0 id_35,
    output uwire id_36,
    input wor id_37,
    output tri1 id_38
);
  assign id_26 = 1'b0;
  assign id_25 = 1;
  module_0 modCall_1 (
      id_35,
      id_16,
      id_35,
      id_30,
      id_14
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = id_9;
endmodule
