
*** Running vivado
    with args -log PulseCounter_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PulseCounter_v1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source PulseCounter_v1_0.tcl -notrace
Command: synth_design -top PulseCounter_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28385 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1295.684 ; gain = 87.996 ; free physical = 1244 ; free virtual = 5042
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PulseCounter_v1_0' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/hdl/PulseCounter_v1_0.v:4]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_DUALCHANNEL bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseCounter_v1_0_S_AXI' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/hdl/PulseCounter_v1_0_S_AXI.v:4]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_DUALCHANNEL bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/hdl/PulseCounter_v1_0_S_AXI.v:235]
INFO: [Synth 8-226] default block is never used [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/hdl/PulseCounter_v1_0_S_AXI.v:376]
INFO: [Synth 8-638] synthesizing module 'PulseCounter' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/PulseCounter.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_DUALCHANNEL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Filter.v:23]
	Parameter STAT_WIDTH bound to: 3 - type: integer 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'Filter' (1#1) [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Filter.v:23]
INFO: [Synth 8-638] synthesizing module 'Counter' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Counter.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'PulseCounter' (3#1) [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/PulseCounter.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Sel' does not match port width (33) of module 'PulseCounter' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/hdl/PulseCounter_v1_0_S_AXI.v:411]
INFO: [Synth 8-256] done synthesizing module 'PulseCounter_v1_0_S_AXI' (4#1) [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/hdl/PulseCounter_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'PulseCounter_v1_0' (5#1) [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/hdl/PulseCounter_v1_0.v:4]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[32]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[31]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[30]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[29]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[28]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[27]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[26]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[25]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[24]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[23]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[22]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[21]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[20]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[19]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[18]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[17]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[16]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[15]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[14]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[13]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[12]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[11]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[10]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[9]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[8]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[7]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port Sel[6]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1337.215 ; gain = 129.527 ; free physical = 1256 ; free virtual = 5054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1337.215 ; gain = 129.527 ; free physical = 1256 ; free virtual = 5054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1345.219 ; gain = 137.531 ; free physical = 1256 ; free virtual = 5054
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Counter.v:38]
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Counter.v:35]
INFO: [Synth 8-5546] ROM "dire0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dire1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'dire0_reg' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/PulseCounter.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'dire1_reg' [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/PulseCounter.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1362.242 ; gain = 154.555 ; free physical = 1248 ; free virtual = 5046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 84    
	   2 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Filter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
Module Counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PulseCounter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 4     
Module PulseCounter_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PulseCounter_v1_0_S_AXI_inst/nolabel_line408/u5/Q_reg was removed.  [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Counter.v:35]
WARNING: [Synth 8-6014] Unused sequential element PulseCounter_v1_0_S_AXI_inst/nolabel_line408/u6/Q_reg was removed.  [/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0/src/Counter.v:35]
WARNING: [Synth 8-3331] design PulseCounter_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design PulseCounter_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design PulseCounter_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design PulseCounter_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design PulseCounter_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design PulseCounter_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (PulseCounter_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module PulseCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (PulseCounter_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module PulseCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (PulseCounter_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module PulseCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (PulseCounter_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module PulseCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (PulseCounter_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module PulseCounter_v1_0.
WARNING: [Synth 8-3332] Sequential element (PulseCounter_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module PulseCounter_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1077 ; free virtual = 4876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1077 ; free virtual = 4875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     7|
|5     |LUT3   |     1|
|6     |LUT4   |    74|
|7     |LUT5   |    30|
|8     |LUT6   |    20|
|9     |FDCE   |    52|
|10    |FDRE   |   105|
|11    |FDSE   |     1|
|12    |LDC    |     2|
|13    |IBUF   |    51|
|14    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------+------+
|      |Instance                       |Module                  |Cells |
+------+-------------------------------+------------------------+------+
|1     |top                            |                        |   396|
|2     |  PulseCounter_v1_0_S_AXI_inst |PulseCounter_v1_0_S_AXI |   303|
|3     |    nolabel_line408            |PulseCounter            |   165|
|4     |      u1                       |Filter                  |     8|
|5     |      u2                       |Filter_0                |    45|
|6     |      u3                       |Filter_1                |     8|
|7     |      u4                       |Filter_2                |    45|
|8     |      u5                       |Counter                 |    35|
|9     |      u6                       |Counter_3               |    18|
+------+-------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1076 ; free virtual = 4874
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.867 ; gain = 289.180 ; free physical = 1077 ; free virtual = 4876
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1496.875 ; gain = 289.180 ; free physical = 1077 ; free virtual = 4876
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:38 . Memory (MB): peak = 1631.895 ; gain = 450.035 ; free physical = 1044 ; free virtual = 4843
INFO: [Common 17-1381] The checkpoint '/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/edit_PulseCounter_v1_0.runs/synth_1/PulseCounter_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PulseCounter_v1_0_utilization_synth.rpt -pb PulseCounter_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1655.906 ; gain = 0.000 ; free physical = 1045 ; free virtual = 4844
INFO: [Common 17-206] Exiting Vivado at Mon Feb 25 03:58:44 2019...
