============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = E:/anlu/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Lenovo
   Run Date =   Tue Oct 28 22:54:12 2025

   Run on =     LAPTOP-2020B3A6
============================================================
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/10_28_night_isp/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.179084s wall, 2.171875s user + 0.218750s system = 2.390625s CPU (109.7%)

PHY-1001 : Build lut bridge;  0.044004s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock u_video_mem_pll/clk0_buf
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u4_trimac_block/gtx_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram_ip/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_udp_clk_gen/clk_125_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 305 feed throughs used by 258 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/10_28_night_isp/q3q4/q4_Runs/phy_1/q4_pr.db" in  5.090648s wall, 4.937500s user + 0.531250s system = 5.468750s CPU (107.4%)

RUN-1004 : used memory is 760 MB, reserved memory is 727 MB, peak memory is 840 MB
