xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_9,../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_6,../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_14,../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_10,../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
dsp_macro_v1_0_rfs.vhd,vhdl,dsp_macro_v1_0_7,../../ipstatic/hdl/dsp_macro_v1_0_rfs.vhd,
MAC_dsp.vhd,vhdl,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.gen/sources_1/ip/MAC_dsp/sim/MAC_dsp.vhd,
Instruction_Memory.v,verilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.gen/sources_1/ip/Instruction_Memory/sim/Instruction_Memory.v,
ALU.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/ALU.sv,
ALU_Control.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/ALU_Control.sv,
Control.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/Control.sv,
Data_memory.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/Data_memory.sv,
EX_MEM_reg.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/EX_MEM_reg.sv,
ID_EX_reg.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/ID_EX_reg.sv,
IF_ID_reg.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/IF_ID_reg.sv,
Imm_gen.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/Imm_gen.sv,
InstructionMemory.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/InstructionMemory.sv,
MEM_WB_reg.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/MEM_WB_reg.sv,
PipelinedRISCV.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/PipelinedRISCV.sv,
ProgramCounter.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/ProgramCounter.sv,
Registers.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/Registers.sv,
branch.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/branch.sv,
forwarding_unit.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/forwarding_unit.sv,
hazard_detection.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/hazard_detection.sv,
PipelineTester.sv,systemverilog,xil_defaultlib,../../../../RISCV-Adaptation/Risc-V processor.srcs/sources_1/new/PipelineTester.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
