INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FitbitTracker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseGenerator
INFO: [VRFC 10-311] analyzing module _32_pulse
INFO: [VRFC 10-311] analyzing module _64_pulse
INFO: [VRFC 10-311] analyzing module _128_pulse
INFO: [VRFC 10-311] analyzing module hybrid_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/TopTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTest
INFO: [VRFC 10-2458] undeclared symbol pulse, assumed default net type wire [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/TopTest.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/secs_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module secs_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sim_1/new/tb_FitbitTracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FitbitTracker
