# CPE593Project-Hardware_Accelerated_Sorting
CPE-FinalProject
Nirmohi Samirbhai Patel
Omkar Madhukar Patil
Bradley O'Connell

Research Sources:
A Survey of Network-Based Hardware Accelerators: https://www.proquest.com/docview/2649004362?accountid=14052
 * FPGA and similar sorting implementations
Survey of GPU Based Sorting Algorithms: https://link.springer.com/article/10.1007/s10766-017-0502-5?utm_source=getftr&utm_medium=getftr&utm_campaign=getftr_pilot
 * Merge Sort and Radix sort perform the best
A radix sorting parallel algorithm suitable for graphic processing unit computing: https://ezproxy.stevens.edu:2182/doi/10.1002/cpe.5818

* Merge Sort using Bitonic Sorting Network 
https://github.com/mediroozmeh/FPGA_BitonicSorting

* Merge Sort Implementation in Xilinx 
https://xilinx.github.io/Vitis_Libraries/database/2020.1/guide/sort/merge_sort.html
https://xilinx.github.io/Vitis_Libraries/database/2020.1/guide/hw_api.html#cid-xf-database-mergesort
