{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583106056876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583106056880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 18:40:56 2020 " "Processing started: Sun Mar 01 18:40:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583106056880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106056880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106056881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583106057400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583106057400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 17 17 " "Found 17 design units, including 17 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "2 font_test_gen " "Found entity 2: font_test_gen" {  } { { "font_test_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_test_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "3 font_test_top " "Found entity 3: font_test_top" {  } { { "font_test_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/font_test_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "4 m100_counter " "Found entity 4: m100_counter" {  } { { "m100_counter.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/m100_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "5 pong_graph " "Found entity 5: pong_graph" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "6 pong_text " "Found entity 6: pong_text" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "7 pong_top " "Found entity 7: pong_top" {  } { { "pong_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "8 text_screen_gen " "Found entity 8: text_screen_gen" {  } { { "text_screen_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/text_screen_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "9 text_screen_top " "Found entity 9: text_screen_top" {  } { { "text_screen_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/text_screen_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "10 timer " "Found entity 10: timer" {  } { { "timer.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "11 bitmap_gen " "Found entity 11: bitmap_gen" {  } { { "bitmap_gen.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/bitmap_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "12 dot_top " "Found entity 12: dot_top" {  } { { "dot_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/dot_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "13 vga_sync " "Found entity 13: vga_sync" {  } { { "vga_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_sync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "14 vga_test " "Found entity 14: vga_test" {  } { { "vga_test.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "15 xilinx_dual_port_ram_sync " "Found entity 15: xilinx_dual_port_ram_sync" {  } { { "xilinx_dual_port_ram_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/xilinx_dual_port_ram_sync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "16 debounce " "Found entity 16: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""} { "Info" "ISGN_ENTITY_NAME" "17 pong " "Found entity 17: pong" {  } { { "pong.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583106064710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583106064796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_top pong_top:pong " "Elaborating entity \"pong_top\" for hierarchy \"pong_top:pong\"" {  } { { "pong.v" "pong" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583106064838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pong_top.v(96) " "Verilog HDL assignment warning at pong_top.v(96): truncated value with size 32 to match size of target (2)" {  } { { "pong_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064842 "|pong|pong_top:pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pong_top.v(111) " "Verilog HDL assignment warning at pong_top.v(111): truncated value with size 32 to match size of target (2)" {  } { { "pong_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064842 "|pong|pong_top:pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 pong_top.v(129) " "Verilog HDL assignment warning at pong_top.v(129): truncated value with size 24 to match size of target (3)" {  } { { "pong_top.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064843 "|pong|pong_top:pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync pong_top:pong\|vga_sync:vsync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"pong_top:pong\|vga_sync:vsync_unit\"" {  } { { "pong_top.v" "vsync_unit" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583106064862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(68) " "Verilog HDL assignment warning at vga_sync.v(68): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_sync.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064863 "|pong|pong_top:pong|vga_sync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(78) " "Verilog HDL assignment warning at vga_sync.v(78): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/vga_sync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064863 "|pong|pong_top:pong|vga_sync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_text pong_top:pong\|pong_text:text_unit " "Elaborating entity \"pong_text\" for hierarchy \"pong_top:pong\|pong_text:text_unit\"" {  } { { "pong_top.v" "text_unit" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583106064879 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pong_text.v(87) " "Verilog HDL Case Statement warning at pong_text.v(87): incomplete case statement has no default case item" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1583106064885 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "char_addr_r pong_text.v(87) " "Verilog HDL Always Construct warning at pong_text.v(87): inferring latch(es) for variable \"char_addr_r\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583106064886 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr_r\[0\] pong_text.v(87) " "Inferred latch for \"char_addr_r\[0\]\" at pong_text.v(87)" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064887 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr_r\[1\] pong_text.v(87) " "Inferred latch for \"char_addr_r\[1\]\" at pong_text.v(87)" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064888 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr_r\[2\] pong_text.v(87) " "Inferred latch for \"char_addr_r\[2\]\" at pong_text.v(87)" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064888 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr_r\[3\] pong_text.v(87) " "Inferred latch for \"char_addr_r\[3\]\" at pong_text.v(87)" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064888 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr_r\[4\] pong_text.v(87) " "Inferred latch for \"char_addr_r\[4\]\" at pong_text.v(87)" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064888 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr_r\[5\] pong_text.v(87) " "Inferred latch for \"char_addr_r\[5\]\" at pong_text.v(87)" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064888 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr_r\[6\] pong_text.v(87) " "Inferred latch for \"char_addr_r\[6\]\" at pong_text.v(87)" {  } { { "pong_text.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064888 "|pong|pong_top:pong|pong_text:text_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom pong_top:pong\|pong_text:text_unit\|font_rom:font_unit " "Elaborating entity \"font_rom\" for hierarchy \"pong_top:pong\|pong_text:text_unit\|font_rom:font_unit\"" {  } { { "pong_text.v" "font_unit" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_text.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583106064905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_graph pong_top:pong\|pong_graph:graph_unit " "Elaborating entity \"pong_graph\" for hierarchy \"pong_top:pong\|pong_graph:graph_unit\"" {  } { { "pong_top.v" "graph_unit" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583106064948 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wall_on pong_graph.v(78) " "Verilog HDL warning at pong_graph.v(78): object wall_on used but never assigned" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583106064949 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wall_rgb pong_graph.v(79) " "Verilog HDL warning at pong_graph.v(79): object wall_rgb used but never assigned" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583106064949 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(144) " "Verilog HDL assignment warning at pong_graph.v(144): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064950 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(155) " "Verilog HDL assignment warning at pong_graph.v(155): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064950 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(158) " "Verilog HDL assignment warning at pong_graph.v(158): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064950 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(160) " "Verilog HDL assignment warning at pong_graph.v(160): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064950 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(192) " "Verilog HDL assignment warning at pong_graph.v(192): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064951 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(205) " "Verilog HDL assignment warning at pong_graph.v(205): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064951 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(206) " "Verilog HDL assignment warning at pong_graph.v(206): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064951 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(209) " "Verilog HDL assignment warning at pong_graph.v(209): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064951 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(215) " "Verilog HDL assignment warning at pong_graph.v(215): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064952 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(217) " "Verilog HDL assignment warning at pong_graph.v(217): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064952 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(229) " "Verilog HDL assignment warning at pong_graph.v(229): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064952 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(232) " "Verilog HDL assignment warning at pong_graph.v(232): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064952 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(234) " "Verilog HDL assignment warning at pong_graph.v(234): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064952 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ball_center pong_graph.v(201) " "Verilog HDL Always Construct warning at pong_graph.v(201): inferring latch(es) for variable \"ball_center\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 201 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583106064952 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "paddlel_center pong_graph.v(201) " "Verilog HDL Always Construct warning at pong_graph.v(201): inferring latch(es) for variable \"paddlel_center\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 201 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583106064953 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(244) " "Verilog HDL assignment warning at pong_graph.v(244): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064953 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(245) " "Verilog HDL assignment warning at pong_graph.v(245): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064953 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(260) " "Verilog HDL assignment warning at pong_graph.v(260): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064953 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(263) " "Verilog HDL assignment warning at pong_graph.v(263): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064953 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(274) " "Verilog HDL assignment warning at pong_graph.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(278) " "Verilog HDL assignment warning at pong_graph.v(278): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(279) " "Verilog HDL assignment warning at pong_graph.v(279): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(282) " "Verilog HDL assignment warning at pong_graph.v(282): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(284) " "Verilog HDL assignment warning at pong_graph.v(284): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(292) " "Verilog HDL assignment warning at pong_graph.v(292): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(294) " "Verilog HDL assignment warning at pong_graph.v(294): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(296) " "Verilog HDL assignment warning at pong_graph.v(296): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(298) " "Verilog HDL assignment warning at pong_graph.v(298): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_graph.v(300) " "Verilog HDL assignment warning at pong_graph.v(300): truncated value with size 32 to match size of target (10)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583106064954 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hit_point pong_graph.v(269) " "Verilog HDL Always Construct warning at pong_graph.v(269): inferring latch(es) for variable \"hit_point\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583106064956 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wall_rgb 0 pong_graph.v(79) " "Net \"wall_rgb\" at pong_graph.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583106064957 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wall_on 0 pong_graph.v(78) " "Net \"wall_on\" at pong_graph.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583106064957 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[0\] pong_graph.v(227) " "Inferred latch for \"ball_center\[0\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064958 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[1\] pong_graph.v(227) " "Inferred latch for \"ball_center\[1\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064958 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[2\] pong_graph.v(227) " "Inferred latch for \"ball_center\[2\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064958 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[3\] pong_graph.v(227) " "Inferred latch for \"ball_center\[3\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064958 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[4\] pong_graph.v(227) " "Inferred latch for \"ball_center\[4\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064958 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[5\] pong_graph.v(227) " "Inferred latch for \"ball_center\[5\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064958 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[6\] pong_graph.v(227) " "Inferred latch for \"ball_center\[6\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064958 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[7\] pong_graph.v(227) " "Inferred latch for \"ball_center\[7\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064959 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[8\] pong_graph.v(227) " "Inferred latch for \"ball_center\[8\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064959 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_center\[9\] pong_graph.v(227) " "Inferred latch for \"ball_center\[9\]\" at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064959 "|pong|pong_top:pong|pong_graph:graph_unit"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[9\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[9\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "pong_graph.v(227) " "Constant driver at pong_graph.v(227)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 227 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[8\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[8\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[7\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[7\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[6\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[6\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[5\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[5\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[4\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[4\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[3\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[3\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064961 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[2\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[2\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064962 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[1\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[1\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064962 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ball_center\[0\] pong_graph.v(274) " "Can't resolve multiple constant drivers for net \"ball_center\[0\]\" at pong_graph.v(274)" {  } { { "pong_graph.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_graph.v" 274 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106064962 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pong_top:pong\|pong_graph:graph_unit " "Can't elaborate user hierarchy \"pong_top:pong\|pong_graph:graph_unit\"" {  } { { "pong_top.v" "graph_unit" { Text "C:/Users/Shantanu/Documents/Work/CSC258/Test Project/Bigger/Pong-master/pong_top.v" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583106064963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583106065055 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 01 18:41:05 2020 " "Processing ended: Sun Mar 01 18:41:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583106065055 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583106065055 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583106065055 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583106065055 ""}
