$date
	Sun Dec  7 22:38:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_odd_tb $end
$var wire 1 ! odd $end
$var wire 1 " even $end
$var reg 4 # a [3:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 1 ! odd $end
$var wire 1 " even $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
1"
0!
$end
#5
0"
1!
b1 #
b1 $
#10
1"
0!
b10 #
b10 $
#15
0"
1!
b11 #
b11 $
#20
1"
0!
b100 #
b100 $
#25
0"
1!
b101 #
b101 $
#30
1"
0!
b110 #
b110 $
#35
0"
1!
b111 #
b111 $
#40
1"
0!
b1000 #
b1000 $
#45
0"
1!
b1001 #
b1001 $
#50
1"
0!
b1010 #
b1010 $
#55
