date tue dec gmt server ncsa content type text html rapid project rapid reconfigurable pipelined datapath adventures configurable computing rapid coarse grained fpga architecture allows deeply pipelined computational datapaths constructed dynamically mix alus multipliers functional units along registers local memories goal compile regular computations like found dsp applications application specific datapath program provides control datapath datapath control signals divided static dynamic signals static control signals determine underlying structure datapath remains constant particular application dynamic control signals change cycle cycle specify variable part computation example operations change computation current definition rapid biased strongly towards linear pipelines constructed linear arrays functional units communicating mostly nearest neighbor fashion linear systolic arrays example map nicely rapid datapaths allows considerable amount research compiling systolic arrays applied compiling computations rapid rapid limited implementing systolic arrays however example pipeline constructed comprises different computations different stages different times concept rapid extended d arrays functional units however dynamically configuring d arrays much difficult underlying communication structure much costly since d computations computed efficiently using linear array d rapid may necessary rapid aimed tasks highly structured repetitive whose control flow regular little data dependency examples include dsp applications many scientific computing tasks expected rapid array integrated closely risc processor possibly chip risc controlling overall computational flow farming heavy duty computation requiring brute force computing rapid computational bandwidth provided rapid array extremely high scales size array input output data bandwidth however limited data memory bandwidth scale thus amount computation performed per o operation bounds amount parallelism thus speedup application exhibit implemented using rapid rapid architecture assumes three memory accesses made per cycle limit high performance memory architectures provide rapidly working people faculty carl ebeling graduate students darren cronquist paul franklin jason secosky undergraduate students jeff weener kent smith staff chris fisher larry mcmurchie list papers carl ebeling darren c cronquist paul franklin rapid reconfigurable pipelined datapath th international workshop field programmable logic applications rapid sponsors arpa contract n j national science graduate fellowship franklin ibm graduate fellowship cronquist uw lis department computer science engineering university washington last updated thu july pdt