* Compiler Passes
** Collect all data types
*** Build layout(s) for datapath buses etc. including type tag
*** Build block rams and garbage collectors for each type
** Collect all symbols
*** Build symbol table
* Ideas and Questions
** Can tighten up the sub-FSM calls?
** Easy to share states by hand, but how to automate?
** How to remove hard-coded bitwidth in literals? (parameters might just be done in intermediate lang)
** How will lazy evaluation fit in?
* Tasks
** TODO design final nanopass language for generating verilog modules
** TODO write out pair and environment modules in the new language
