# system info processor on 2017.05.31.10:52:07
system_info:
name,value
DEVICE,10M08DAF256C8GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1496220511
#
#
# Files generated for processor on 2017.05.31.10:52:07
files:
filepath,kind,attributes,module,is_top
simulation/processor.vhd,VHDL,,processor,true
simulation/submodules/processor_jtag_uart_0.vhd,VHDL,,processor_jtag_uart_0,false
simulation/submodules/processor_nios2_gen2_0.vhd,VHDL,,processor_nios2_gen2_0,false
simulation/submodules/processor_onchip_memory2_0.vhd,VHDL,,processor_onchip_memory2_0,false
simulation/submodules/processor_spi_0.vhd,VHDL,,processor_spi_0,false
simulation/submodules/processor_spi_1.vhd,VHDL,,processor_spi_1,false
simulation/submodules/processor_mm_interconnect_0.vhd,VHDL,,processor_mm_interconnect_0,false
simulation/submodules/processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_translator.vhd,VHDL,,processor_mm_interconnect_0,false
simulation/submodules/processor_mm_interconnect_0_nios2_gen2_0_debug_mem_slave_translator.vhd,VHDL,,processor_mm_interconnect_0,false
simulation/submodules/processor_mm_interconnect_0_onchip_memory2_0_s1_translator.vhd,VHDL,,processor_mm_interconnect_0,false
simulation/submodules/processor_mm_interconnect_0_spi_0_spi_control_port_translator.vhd,VHDL,,processor_mm_interconnect_0,false
simulation/submodules/processor_mm_interconnect_0_nios2_gen2_0_data_master_translator.vhd,VHDL,,processor_mm_interconnect_0,false
simulation/submodules/processor_mm_interconnect_0_nios2_gen2_0_instruction_master_translator.vhd,VHDL,,processor_mm_interconnect_0,false
simulation/submodules/processor_irq_mapper.vho,VHDL,,processor_irq_mapper,false
simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/processor_nios2_gen2_0_cpu.sdc,SDC,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu.vhd,VHDL,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.vhd,VHDL,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.vhd,VHDL,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.vhd,VHDL,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,processor_nios2_gen2_0_cpu,false
simulation/submodules/processor_nios2_gen2_0_cpu_test_bench.vhd,VHDL,,processor_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.vho,VHDL,,processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,false
simulation/submodules/processor_mm_interconnect_0_router.vho,VHDL,,processor_mm_interconnect_0_router,false
simulation/submodules/processor_mm_interconnect_0_router_001.vho,VHDL,,processor_mm_interconnect_0_router_001,false
simulation/submodules/processor_mm_interconnect_0_router_002.vho,VHDL,,processor_mm_interconnect_0_router_002,false
simulation/submodules/processor_mm_interconnect_0_router_003.vho,VHDL,,processor_mm_interconnect_0_router_003,false
simulation/submodules/processor_mm_interconnect_0_cmd_demux.vho,VHDL,,processor_mm_interconnect_0_cmd_demux,false
simulation/submodules/processor_mm_interconnect_0_cmd_demux_001.vho,VHDL,,processor_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/processor_mm_interconnect_0_cmd_mux.vho,VHDL,,processor_mm_interconnect_0_cmd_mux,false
simulation/submodules/processor_mm_interconnect_0_cmd_mux_001.vho,VHDL,,processor_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/processor_mm_interconnect_0_rsp_demux.vho,VHDL,,processor_mm_interconnect_0_rsp_demux,false
simulation/submodules/processor_mm_interconnect_0_rsp_mux.vho,VHDL,,processor_mm_interconnect_0_rsp_mux,false
simulation/submodules/processor_mm_interconnect_0_rsp_mux_001.vho,VHDL,,processor_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/processor_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,processor_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho,VHDL,,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
processor.jtag_uart_0,processor_jtag_uart_0
processor.nios2_gen2_0,processor_nios2_gen2_0
processor.nios2_gen2_0.cpu,processor_nios2_gen2_0_cpu
processor.onchip_memory2_0,processor_onchip_memory2_0
processor.spi_0,processor_spi_0
processor.spi_1,processor_spi_1
processor.mm_interconnect_0,processor_mm_interconnect_0
processor.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.spi_0_spi_control_port_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.spi_1_spi_control_port_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.spi_0_spi_control_port_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
processor.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
processor.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.spi_0_spi_control_port_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.spi_1_spi_control_port_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
processor.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
processor.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
processor.mm_interconnect_0.spi_0_spi_control_port_agent_rsp_fifo,processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
processor.mm_interconnect_0.spi_1_spi_control_port_agent_rsp_fifo,processor_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
processor.mm_interconnect_0.router,processor_mm_interconnect_0_router
processor.mm_interconnect_0.router_001,processor_mm_interconnect_0_router_001
processor.mm_interconnect_0.router_002,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_005,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_006,processor_mm_interconnect_0_router_002
processor.mm_interconnect_0.router_003,processor_mm_interconnect_0_router_003
processor.mm_interconnect_0.router_004,processor_mm_interconnect_0_router_003
processor.mm_interconnect_0.cmd_demux,processor_mm_interconnect_0_cmd_demux
processor.mm_interconnect_0.cmd_demux_001,processor_mm_interconnect_0_cmd_demux_001
processor.mm_interconnect_0.rsp_demux_001,processor_mm_interconnect_0_cmd_demux_001
processor.mm_interconnect_0.rsp_demux_002,processor_mm_interconnect_0_cmd_demux_001
processor.mm_interconnect_0.cmd_mux,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_003,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_004,processor_mm_interconnect_0_cmd_mux
processor.mm_interconnect_0.cmd_mux_001,processor_mm_interconnect_0_cmd_mux_001
processor.mm_interconnect_0.cmd_mux_002,processor_mm_interconnect_0_cmd_mux_001
processor.mm_interconnect_0.rsp_demux,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_demux_003,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_demux_004,processor_mm_interconnect_0_rsp_demux
processor.mm_interconnect_0.rsp_mux,processor_mm_interconnect_0_rsp_mux
processor.mm_interconnect_0.rsp_mux_001,processor_mm_interconnect_0_rsp_mux_001
processor.mm_interconnect_0.avalon_st_adapter,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_001,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_002,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_003,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.mm_interconnect_0.avalon_st_adapter_004,processor_mm_interconnect_0_avalon_st_adapter
processor.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
processor.irq_mapper,processor_irq_mapper
processor.rst_controller,altera_reset_controller
