--Projeto de Circuitos Digitais
--Alunos: Cassio Meira Silva
--		  	 Dionleno Silva Oliveira
--Inicio  28/03/18
--Termino 28/03/18

library IEEE; --Adicionadno Biblioteca IEEE
use IEEE.std_logic_1164.all; --Incluindo toda a biblioteca do padrao 1164
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity ULA is
port (
		operacao : in std_logic_vector(2 downto 0);
		data1 : in std_logic_vector(31 downto 0);
		data2 : in std_logic_vector(31 downto 0);
		zero : out std_logic;
		resultado : out std_logic_vector(31 downto 0)		
		);
end ULA;

architecture hardware of ULA is
begin

	process(operacao)
	variable temp : std_logic_vector(31 downto 0);
	begin
		case operacao is
			when "000" => --Operacao de AND
				temp := data1 AND data2;
			when "001" => --Operacao de OR
				temp := data1 OR data2;
			when "010" => --Operacao de SOMA
				temp := data1 + data2;
			--when "011" => 
			--when "100" =>
			--when "101" =>
			when "110" => --Operacao de SUBTRACAO
				temp := data1 - data2;
			when "111" => --Operacao de SET LESS THAN
				if (data1 < data2) then
					temp := "11111111111111111111111111111111";
				else
					temp := "00000000000000000000000000000000";
				end if;
			when others =>
		end case;
		
		if (temp = "00000000000000000000000000000000") then
			zero <= '1';
		else
			zero <= '0';
		end if;
		
		resultado <= temp;
	end process;

end hardware;