Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 14 02:19:57 2021
| Host         : DESKTOP-4JJ62M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOSPI0SCLKO (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.582        0.000                      0                52166        0.043        0.000                      0                51900        0.125        0.000                       0                 32130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
rx_div_clk  {0.000 2.000}        4.000           250.000         
rx_ref_clk  {0.000 1.000}        2.000           500.000         
tx_div_clk  {0.000 2.000}        4.000           250.000         
tx_ref_clk  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.027        0.000                      0                21629        0.043        0.000                      0                21629        4.232        0.000                       0                 10689  
rx_div_clk          0.939        0.000                      0                 6738        0.054        0.000                      0                 6738        0.125        0.000                       0                  3644  
rx_ref_clk                                                                                                                                                      0.462        0.000                       0                     5  
tx_div_clk          0.890        0.000                      0                19391        0.047        0.000                      0                19391        0.125        0.000                       0                 17790  
tx_ref_clk                                                                                                                                                      0.507        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rx_div_clk    clk_fpga_0          8.348        0.000                      0                  322                                                                        
tx_div_clk    clk_fpga_0          9.392        0.000                      0                    2                                                                        
clk_fpga_0    rx_div_clk          0.628        0.000                      0                   42        0.168        0.000                      0                    1  
clk_fpga_0    tx_div_clk          0.582        0.000                      0                  102        0.188        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.849        0.000                      0                 3766        0.507        0.000                      0                 3766  
**async_default**  rx_div_clk         rx_div_clk               1.713        0.000                      0                   79        0.336        0.000                      0                   79  
**async_default**  tx_div_clk         tx_div_clk               1.089        0.000                      0                  295        0.180        0.000                      0                  295  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 1.127ns (13.288%)  route 7.355ns (86.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 12.623 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=12, routed)          7.355    11.540    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/s_axi_wdata[22]
    SLICE_X135Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.299    12.623    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/s_axi_aclk
    SLICE_X135Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[22]/C
                         clock pessimism              0.108    12.731    
                         clock uncertainty           -0.154    12.577    
    SLICE_X135Y80        FDRE (Setup_fdre_C_D)       -0.010    12.567    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[22]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 1.127ns (13.241%)  route 7.384ns (86.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=12, routed)          7.384    11.569    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_wdata[22]
    SLICE_X151Y78        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.345    12.669    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X151Y78        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[22]/C
                         clock pessimism              0.108    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X151Y78        FDRE (Setup_fdre_C_D)       -0.019    12.604    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[22]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 1.127ns (13.170%)  route 7.431ns (86.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=12, routed)          7.431    11.616    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_wdata[13]
    SLICE_X148Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.352    12.676    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X148Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[13]/C
                         clock pessimism              0.108    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X148Y61        FDRE (Setup_fdre_C_D)        0.023    12.653    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 1.127ns (13.200%)  route 7.411ns (86.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=12, routed)          7.411    11.596    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_wdata[7]
    SLICE_X148Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.352    12.676    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X148Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[7]/C
                         clock pessimism              0.108    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X148Y61        FDRE (Setup_fdre_C_D)        0.004    12.634    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 1.127ns (13.256%)  route 7.375ns (86.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 12.623 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          7.375    11.560    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/s_axi_wdata[0]
    SLICE_X136Y79        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.299    12.623    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/s_axi_aclk
    SLICE_X136Y79        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[0]/C
                         clock pessimism              0.108    12.731    
                         clock uncertainty           -0.154    12.577    
    SLICE_X136Y79        FDRE (Setup_fdre_C_D)        0.022    12.599    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 1.127ns (13.285%)  route 7.356ns (86.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=12, routed)          7.356    11.541    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_wdata[11]
    SLICE_X149Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.341    12.665    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X149Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[11]/C
                         clock pessimism              0.108    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X149Y75        FDRE (Setup_fdre_C_D)       -0.031    12.588    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 1.127ns (13.270%)  route 7.366ns (86.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=12, routed)          7.366    11.551    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_wdata[23]
    SLICE_X145Y63        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.351    12.675    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X145Y63        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[23]/C
                         clock pessimism              0.108    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X145Y63        FDRE (Setup_fdre_C_D)       -0.019    12.610    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 1.127ns (13.285%)  route 7.356ns (86.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=12, routed)          7.356    11.541    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_wdata[26]
    SLICE_X140Y62        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.306    12.630    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X140Y62        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[26]/C
                         clock pessimism              0.108    12.738    
                         clock uncertainty           -0.154    12.584    
    SLICE_X140Y62        FDRE (Setup_fdre_C_D)        0.020    12.604    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_wdata_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 1.127ns (13.119%)  route 7.464ns (86.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=12, routed)          7.464    11.649    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/s_axi_wdata[27]
    SLICE_X123Y47        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_wdata_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.472    12.796    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X123Y47        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_wdata_int_reg[27]/C
                         clock pessimism              0.108    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X123Y47        FDRE (Setup_fdre_C_D)       -0.019    12.731    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_wdata_int_reg[27]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 1.127ns (13.301%)  route 7.346ns (86.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.626     3.058    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     4.185 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          7.346    11.531    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_wdata[0]
    SLICE_X151Y78        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.345    12.669    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X151Y78        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[0]/C
                         clock pessimism              0.108    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X151Y78        FDRE (Setup_fdre_C_D)       -0.009    12.614    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_14/up_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.199%)  route 0.143ns (52.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.682     1.433    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/s_axi_aclk
    SLICE_X141Y49        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y49        FDCE (Prop_fdce_C_Q)         0.100     1.533 r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_int_reg[6]/Q
                         net (fo=2, routed)           0.143     1.676    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_int_reg[15]_0[6]
    SLICE_X140Y50        LUT2 (Prop_lut2_I1_O)        0.028     1.704 r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_i[6]_i_1__21/O
                         net (fo=1, routed)           0.000     1.704    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_14/up_rdata_i_reg[15]_1[6]
    SLICE_X140Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_14/up_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.851     1.650    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_14/s_axi_aclk
    SLICE_X140Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_14/up_rdata_i_reg[6]/C
                         clock pessimism             -0.076     1.574    
    SLICE_X140Y50        FDCE (Hold_fdce_C_D)         0.087     1.661    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_14/up_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_axi_rdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.645     1.396    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X149Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_axi_rdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y73        FDRE (Prop_fdre_C_Q)         0.091     1.487 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_axi_rdata_int_reg[31]/Q
                         net (fo=1, routed)           0.094     1.581    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X148Y73        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.864     1.663    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X148Y73        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.256     1.407    
    SLICE_X148Y73        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.525    i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.634%)  route 0.096ns (51.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.630     1.381    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X139Y52        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y52        FDRE (Prop_fdre_C_Q)         0.091     1.472 r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int_reg[24]/Q
                         net (fo=1, routed)           0.096     1.568    i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X138Y53        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.850     1.649    i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X138Y53        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.255     1.394    
    SLICE_X138Y53        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.512    i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_axi_rdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.614%)  route 0.102ns (50.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.614     1.365    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/s_axi_aclk
    SLICE_X105Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_axi_rdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_fdre_C_Q)         0.100     1.465 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_axi_rdata_int_reg[13]/Q
                         net (fo=1, routed)           0.102     1.567    i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X106Y51        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.837     1.636    i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X106Y51        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.236     1.400    
    SLICE_X106Y51        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.502    i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_wdata_int_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_scratch_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.941%)  route 0.144ns (59.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.680     1.431    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X133Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_wdata_int_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y49        FDRE (Prop_fdre_C_Q)         0.100     1.531 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_wdata_int_reg[22]/Q
                         net (fo=5, routed)           0.144     1.675    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_scratch_reg[31]_1[22]
    SLICE_X132Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_scratch_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.849     1.648    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/s_axi_aclk
    SLICE_X132Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_scratch_reg[22]/C
                         clock pessimism             -0.076     1.572    
    SLICE_X132Y50        FDRE (Hold_fdre_C_D)         0.038     1.610    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_scratch_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_12/up_rdata_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.637%)  route 0.141ns (52.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.709     1.460    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_12/s_axi_aclk
    SLICE_X145Y49        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_12/up_rdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y49        FDCE (Prop_fdce_C_Q)         0.100     1.560 r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_12/up_rdata_int_reg[0]/Q
                         net (fo=2, routed)           0.141     1.701    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_12/up_rdata_int_reg[15]_0[0]
    SLICE_X146Y50        LUT2 (Prop_lut2_I1_O)        0.028     1.729 r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_12/up_rdata_i[0]_i_1__19/O
                         net (fo=1, routed)           0.000     1.729    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_i_reg[15]_1[0]
    SLICE_X146Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.880     1.679    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/s_axi_aclk
    SLICE_X146Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_i_reg[0]/C
                         clock pessimism             -0.076     1.603    
    SLICE_X146Y50        FDCE (Hold_fdce_C_D)         0.060     1.663    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_13/up_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rdata_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.249%)  route 0.137ns (53.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.682     1.433    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X138Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rdata_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y49        FDRE (Prop_fdre_C_Q)         0.118     1.551 r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rdata_d_reg[5]/Q
                         net (fo=1, routed)           0.137     1.688    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rdata_d[5]
    SLICE_X139Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.851     1.650    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X139Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int_reg[5]/C
                         clock pessimism             -0.076     1.574    
    SLICE_X139Y51        FDRE (Hold_fdre_C_D)         0.047     1.621    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_axi_rdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.614%)  route 0.102ns (50.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.614     1.365    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/s_axi_aclk
    SLICE_X105Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_axi_rdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_fdre_C_Q)         0.100     1.465 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_axi_rdata_int_reg[14]/Q
                         net (fo=1, routed)           0.102     1.567    i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X106Y51        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.837     1.636    i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X106Y51        SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.236     1.400    
    SLICE_X106Y51        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.499    i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_10/up_ready_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_11/up_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.132ns (32.274%)  route 0.277ns (67.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.658     1.409    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_10/s_axi_aclk
    SLICE_X147Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_10/up_ready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y50        FDCE (Prop_fdce_C_Q)         0.100     1.509 r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_10/up_ready_int_reg/Q
                         net (fo=19, routed)          0.277     1.786    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_10/up_es_ready_10_s
    SLICE_X147Y49        LUT2 (Prop_lut2_I0_O)        0.032     1.818 r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_10/up_rdata_i[15]_i_2__15/O
                         net (fo=1, routed)           0.000     1.818    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_11/up_rdata_i_reg[15]_1[15]
    SLICE_X147Y49        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_11/up_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.952     1.751    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_11/s_axi_aclk
    SLICE_X147Y49        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_11/up_rdata_i_reg[15]/C
                         clock pessimism             -0.076     1.675    
    SLICE_X147Y49        FDCE (Hold_fdce_C_D)         0.075     1.750    i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_11/up_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_rreq_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.507%)  route 0.157ns (51.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.681     1.432    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/s_axi_aclk
    SLICE_X136Y48        FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_rreq_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y48        FDCE (Prop_fdce_C_Q)         0.118     1.550 f  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_rreq_d_reg/Q
                         net (fo=7, routed)           0.157     1.707    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rack
    SLICE_X136Y50        LUT5 (Prop_lut5_I0_O)        0.030     1.737 r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.737    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount[2]_i_1_n_0
    SLICE_X136Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.850     1.649    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X136Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount_reg[2]/C
                         clock pessimism             -0.076     1.573    
    SLICE_X136Y50        FDRE (Hold_fdre_C_D)         0.096     1.669    i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y0  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y0   i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gtxe2_common/DRPCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB18_X4Y26        i_system_wrapper/system_i/UserMemoryAccess_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X5Y10        i_system_wrapper/system_i/UserMemoryAccess_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X5Y11        i_system_wrapper/system_i/UserMemoryAccess_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X5Y14        i_system_wrapper/system_i/UserMemoryAccess_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X4Y14        i_system_wrapper/system_i/UserMemoryAccess_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X96Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X94Y90        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y85        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y85        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X90Y86        i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X30Y223       i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X30Y223       i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/ifs_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.496ns (17.897%)  route 2.275ns (82.103%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.658     3.333    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X162Y17        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y17        FDRE (Prop_fdre_C_Q)         0.223     3.556 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[111]/Q
                         net (fo=2, routed)           1.174     4.730    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/Q[63]
    SLICE_X162Y53        LUT6 (Prop_lut6_I2_O)        0.043     4.773 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/FSM_onehot_state[2]_i_12__0/O
                         net (fo=2, routed)           0.466     5.239    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/FSM_onehot_state[2]_i_12__0_n_0
    SLICE_X162Y53        LUT4 (Prop_lut4_I0_O)        0.051     5.290 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/ifs_ready_i_3__0/O
                         net (fo=1, routed)           0.321     5.611    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/ifs_ready_i_3__0_n_0
    SLICE_X162Y54        LUT5 (Prop_lut5_I2_O)        0.136     5.747 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/ifs_ready_i_2__0/O
                         net (fo=1, routed)           0.315     6.061    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/gen_lane[1].i_lane/cgs_beat_is_cgs
    SLICE_X162Y58        LUT4 (Prop_lut4_I1_O)        0.043     6.104 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/ifs_ready_i_1__0/O
                         net (fo=1, routed)           0.000     6.104    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/ifs_ready_reg_0
    SLICE_X162Y58        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/ifs_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.356     6.949    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/clk
    SLICE_X162Y58        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/ifs_ready_reg/C
                         clock pessimism              0.097     7.046    
                         clock uncertainty           -0.035     7.011    
    SLICE_X162Y58        FDRE (Setup_fdre_C_D)        0.033     7.044    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/ifs_ready_reg
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.309ns (12.200%)  route 2.224ns (87.800%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 6.972 - 4.000 ) 
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.653     3.328    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X162Y28        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y28        FDRE (Prop_fdre_C_Q)         0.223     3.551 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[167]/Q
                         net (fo=4, routed)           1.233     4.784    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/Q[119]
    SLICE_X156Y59        LUT6 (Prop_lut6_I1_O)        0.043     4.827 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/ilas_config_data[31]_i_1__2/O
                         net (fo=4, routed)           0.611     5.437    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/D[7]
    SLICE_X150Y61        LUT4 (Prop_lut4_I3_O)        0.043     5.480 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.381     5.861    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/data_scrambled_s[31]
    RAMB18_X6Y24         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.379     6.972    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/clk
    RAMB18_X6Y24         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.097     7.069    
                         clock uncertainty           -0.035     7.033    
    RAMB18_X6Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.182     6.851    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.383ns (12.731%)  route 2.625ns (87.269%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 6.887 - 4.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.413     3.088    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X107Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.223     3.311 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/Q
                         net (fo=258, routed)         2.625     5.936    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg_n_0_[1]
    SLICE_X138Y73        LUT6 (Prop_lut6_I2_O)        0.043     5.979 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[8]_i_3/O
                         net (fo=1, routed)           0.000     5.979    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[8]_i_3_n_0
    SLICE_X138Y73        MUXF7 (Prop_muxf7_I1_O)      0.117     6.096 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.096    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_1[8]
    SLICE_X138Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.294     6.887    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X138Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[8]/C
                         clock pessimism              0.170     7.057    
                         clock uncertainty           -0.035     7.022    
    SLICE_X138Y73        FDRE (Setup_fdre_C_D)        0.076     7.098    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[8]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.345ns (13.816%)  route 2.152ns (86.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 6.969 - 4.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.666     3.341    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X160Y43        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y43        FDRE (Prop_fdre_C_Q)         0.259     3.600 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[127]/Q
                         net (fo=5, routed)           0.874     4.474    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/Q[79]
    SLICE_X157Y48        LUT6 (Prop_lut6_I0_O)        0.043     4.517 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/ilas_config_data[31]_i_1__1/O
                         net (fo=4, routed)           0.886     5.403    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_align_mux/D[7]
    SLICE_X149Y66        LUT4 (Prop_lut4_I3_O)        0.043     5.446 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_align_mux/mem_reg_i_17__1/O
                         net (fo=1, routed)           0.392     5.838    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/data_scrambled_s[31]
    RAMB18_X6Y26         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.376     6.969    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/clk
    RAMB18_X6Y26         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.097     7.066    
                         clock uncertainty           -0.035     7.030    
    RAMB18_X6Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.182     6.848    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.848    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.369ns (12.316%)  route 2.627ns (87.684%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 6.887 - 4.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.413     3.088    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X107Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.223     3.311 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/Q
                         net (fo=258, routed)         2.627     5.938    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg_n_0_[1]
    SLICE_X138Y73        LUT6 (Prop_lut6_I2_O)        0.043     5.981 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[72]_i_3/O
                         net (fo=1, routed)           0.000     5.981    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[72]_i_3_n_0
    SLICE_X138Y73        MUXF7 (Prop_muxf7_I1_O)      0.103     6.084 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[72]_i_1/O
                         net (fo=1, routed)           0.000     6.084    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_1[72]
    SLICE_X138Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.294     6.887    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X138Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[72]/C
                         clock pessimism              0.170     7.057    
                         clock uncertainty           -0.035     7.022    
    SLICE_X138Y73        FDRE (Setup_fdre_C_D)        0.076     7.098    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[72]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.369ns (12.329%)  route 2.624ns (87.671%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 6.891 - 4.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.408     3.083    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X105Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDRE (Prop_fdre_C_Q)         0.223     3.306 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[0]/Q
                         net (fo=259, routed)         2.624     5.930    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg_n_0_[0]
    SLICE_X138Y70        LUT6 (Prop_lut6_I4_O)        0.043     5.973 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[10]_i_3/O
                         net (fo=1, routed)           0.000     5.973    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[10]_i_3_n_0
    SLICE_X138Y70        MUXF7 (Prop_muxf7_I1_O)      0.103     6.076 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     6.076    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_1[10]
    SLICE_X138Y70        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.298     6.891    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X138Y70        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[10]/C
                         clock pessimism              0.170     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X138Y70        FDRE (Setup_fdre_C_D)        0.076     7.102    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[10]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/in_charisk_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.352ns (14.044%)  route 2.154ns (85.956%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 6.972 - 4.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.494     3.169    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/clk
    SLICE_X157Y57        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/in_charisk_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y57        FDRE (Prop_fdre_C_Q)         0.223     3.392 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/in_charisk_d1_reg[3]/Q
                         net (fo=3, routed)           0.625     4.017    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/in_charisk_d1_reg[3]_0[0]
    SLICE_X157Y57        LUT6 (Prop_lut6_I1_O)        0.043     4.060 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/state[14]_i_3__1/O
                         net (fo=1, routed)           0.649     4.710    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/state[14]_i_3__1_n_0
    SLICE_X154Y60        LUT6 (Prop_lut6_I2_O)        0.043     4.753 f  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/state[14]_i_1__2/O
                         net (fo=25, routed)          0.484     5.237    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/SS[0]
    SLICE_X144Y62        LUT1 (Prop_lut1_I0_O)        0.043     5.280 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=4, routed)           0.396     5.675    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/WEBWE[0]
    RAMB18_X6Y24         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.379     6.972    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/clk
    RAMB18_X6Y24         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.170     7.142    
                         clock uncertainty           -0.035     7.106    
    RAMB18_X6Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404     6.702    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.374ns (12.630%)  route 2.587ns (87.370%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 6.894 - 4.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.413     3.088    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X107Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.223     3.311 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg[1]/Q
                         net (fo=258, routed)         2.587     5.898    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_samples_int_reg_n_0_[1]
    SLICE_X125Y58        LUT6 (Prop_lut6_I2_O)        0.043     5.941 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[48]_i_3/O
                         net (fo=1, routed)           0.000     5.941    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[48]_i_3_n_0
    SLICE_X125Y58        MUXF7 (Prop_muxf7_I1_O)      0.108     6.049 r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[48]_i_1/O
                         net (fo=1, routed)           0.000     6.049    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_1[48]
    SLICE_X125Y58        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.301     6.894    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X125Y58        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[48]/C
                         clock pessimism              0.170     7.064    
                         clock uncertainty           -0.035     7.029    
    SLICE_X125Y58        FDRE (Setup_fdre_C_D)        0.048     7.077    i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[48]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.309ns (12.403%)  route 2.182ns (87.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 6.972 - 4.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.655     3.330    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X159Y19        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y19        FDRE (Prop_fdre_C_Q)         0.223     3.553 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[166]/Q
                         net (fo=5, routed)           1.178     4.731    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/Q[118]
    SLICE_X155Y58        LUT6 (Prop_lut6_I1_O)        0.043     4.774 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/ilas_config_data[30]_i_1__2/O
                         net (fo=4, routed)           0.670     5.444    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/D[6]
    SLICE_X150Y61        LUT4 (Prop_lut4_I3_O)        0.043     5.487 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/mem_reg_i_19__2/O
                         net (fo=1, routed)           0.334     5.821    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/data_scrambled_s[30]
    RAMB18_X6Y24         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.379     6.972    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/clk
    RAMB18_X6Y24         RAMB18E1                                     r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.097     7.069    
                         clock uncertainty           -0.035     7.033    
    RAMB18_X6Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.182     6.851    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.559ns (20.872%)  route 2.119ns (79.128%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.950 - 4.000 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.658     3.333    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X162Y17        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y17        FDRE (Prop_fdre_C_Q)         0.204     3.537 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/out_reg[23]/Q
                         net (fo=5, routed)           1.164     4.701    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/phy_notintable_r[7]
    SLICE_X163Y53        LUT2 (Prop_lut2_I0_O)        0.134     4.835 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/FSM_onehot_state[2]_i_7__0/O
                         net (fo=2, routed)           0.192     5.028    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/FSM_onehot_state[2]_i_7__0_n_0
    SLICE_X163Y54        LUT6 (Prop_lut6_I5_O)        0.135     5.163 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/FSM_onehot_state[2]_i_4__0/O
                         net (fo=1, routed)           0.439     5.602    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/FSM_onehot_state[2]_i_4__0_n_0
    SLICE_X163Y56        LUT6 (Prop_lut6_I0_O)        0.043     5.645 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_input_pipeline_stage/FSM_onehot_state[2]_i_2__0/O
                         net (fo=3, routed)           0.323     5.968    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/FSM_onehot_state_reg[0]_1
    SLICE_X163Y57        LUT5 (Prop_lut5_I1_O)        0.043     6.011 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.011    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X163Y57        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.357     6.950    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/clk
    SLICE_X163Y57        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.097     7.047    
                         clock uncertainty           -0.035     7.012    
    SLICE_X163Y57        FDRE (Setup_fdre_C_D)        0.034     7.046    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.652     1.406    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/clk
    SLICE_X159Y66        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y66        FDRE (Prop_fdre_C_Q)         0.100     1.506 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[18]/Q
                         net (fo=1, routed)           0.096     1.602    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/DIA0
    SLICE_X160Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.871     1.673    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/WCLK
    SLICE_X160Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.256     1.417    
    SLICE_X160Y67        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.548    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.826%)  route 0.097ns (49.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.650     1.404    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/clk
    SLICE_X150Y66        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y66        FDRE (Prop_fdre_C_Q)         0.100     1.504 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[14]/Q
                         net (fo=1, routed)           0.097     1.601    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/DIB0
    SLICE_X152Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.869     1.671    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/WCLK
    SLICE_X152Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.256     1.415    
    SLICE_X152Y67        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.547    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_ilas_monitor/ilas_config_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.653     1.407    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_ilas_monitor/clk
    SLICE_X153Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_ilas_monitor/ilas_config_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y61        FDRE (Prop_fdre_C_Q)         0.091     1.498 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_ilas_monitor/ilas_config_data_reg[9]/Q
                         net (fo=1, routed)           0.053     1.551    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/DIB1
    SLICE_X152Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.875     1.677    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/WCLK
    SLICE_X152Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.259     1.418    
    SLICE_X152Y61        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     1.497    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.650     1.404    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/clk
    SLICE_X150Y66        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y66        FDRE (Prop_fdre_C_Q)         0.100     1.504 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[12]/Q
                         net (fo=1, routed)           0.098     1.602    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/DIA0
    SLICE_X152Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.869     1.671    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/WCLK
    SLICE_X152Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.256     1.415    
    SLICE_X152Y67        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.546    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.656     1.410    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/clk
    SLICE_X159Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y59        FDRE (Prop_fdre_C_Q)         0.100     1.510 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[14]/Q
                         net (fo=1, routed)           0.102     1.612    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/DIB0
    SLICE_X158Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.877     1.679    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/WCLK
    SLICE_X158Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.256     1.423    
    SLICE_X158Y61        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.555    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.917%)  route 0.097ns (45.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.655     1.409    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/clk
    SLICE_X156Y60        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y60        FDRE (Prop_fdre_C_Q)         0.118     1.527 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[4]/Q
                         net (fo=1, routed)           0.097     1.624    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/DIC0
    SLICE_X156Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.877     1.679    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/WCLK
    SLICE_X156Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.256     1.423    
    SLICE_X156Y61        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.552    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.698%)  route 0.106ns (47.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.655     1.409    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/clk
    SLICE_X154Y60        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y60        FDRE (Prop_fdre_C_Q)         0.118     1.527 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_data_reg[3]/Q
                         net (fo=1, routed)           0.106     1.633    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/DIB1
    SLICE_X156Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.877     1.679    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/WCLK
    SLICE_X156Y61        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.236     1.443    
    SLICE_X156Y61        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.558    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.652     1.406    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/clk
    SLICE_X159Y66        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y66        FDRE (Prop_fdre_C_Q)         0.100     1.506 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[19]/Q
                         net (fo=1, routed)           0.096     1.602    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/DIA1
    SLICE_X160Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.871     1.673    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/WCLK
    SLICE_X160Y67        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.256     1.417    
    SLICE_X160Y67        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.525    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.648     1.402    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/clk
    SLICE_X153Y68        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y68        FDRE (Prop_fdre_C_Q)         0.100     1.502 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[25]/Q
                         net (fo=1, routed)           0.096     1.598    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/DIA1
    SLICE_X152Y68        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.868     1.670    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/WCLK
    SLICE_X152Y68        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.257     1.413    
    SLICE_X152Y68        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.521    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.698%)  route 0.106ns (47.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.655     1.409    i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/clk
    SLICE_X154Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y61        FDRE (Prop_fdre_C_Q)         0.118     1.527 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[3]/Q
                         net (fo=1, routed)           0.106     1.633    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/DIB1
    SLICE_X156Y62        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.875     1.677    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/WCLK
    SLICE_X156Y62        RAMD32                                       r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.236     1.441    
    SLICE_X156Y62        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.556    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y0  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y0  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y2  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y2  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y1  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y1  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         4.000       1.576      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.095         4.000       1.905      RAMB18_X7Y26        i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         2.000       1.232      SLICE_X152Y68       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y62       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         2.000       1.232      SLICE_X156Y62       i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_ref_clk
  To Clock:  rx_ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_ref_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rx_ref_clk_p }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         2.000       0.462      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         2.000       0.462      GTXE2_CHANNEL_X0Y0  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         2.000       0.462      GTXE2_CHANNEL_X0Y2  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         2.000       0.462      GTXE2_CHANNEL_X0Y1  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I            n/a            1.408         2.000       0.592      IBUFDS_GTE2_X0Y2    i_ibufds_rx_ref_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.841ns (27.925%)  route 2.171ns (72.075%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.171     5.686    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][15]_0
    SLICE_X104Y15        LUT4 (Prop_lut4_I2_O)        0.043     5.729 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1[3][0]_i_8__0/O
                         net (fo=1, routed)           0.000     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1[3][0]_i_8__0_n_0
    SLICE_X104Y15        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.996 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.996    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][0]_i_1__0_n_0
    SLICE_X104Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.049 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][4]_i_1__0_n_0
    SLICE_X104Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.102 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.102    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][8]_i_1__0_n_0
    SLICE_X104Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.268 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.268    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][15]_0[1]
    SLICE_X104Y18        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.452     7.045    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/tx_clk
    SLICE_X104Y18        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][13]/C
                         clock pessimism              0.099     7.144    
                         clock uncertainty           -0.035     7.109    
    SLICE_X104Y18        FDRE (Setup_fdre_C_D)        0.049     7.158    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][13]
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.831ns (27.372%)  route 2.205ns (72.628%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.205     5.720    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dac_sync
    SLICE_X110Y16        LUT4 (Prop_lut4_I2_O)        0.043     5.763 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1[1][3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.763    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1[1][3]_i_8__0_n_0
    SLICE_X110Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.019 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.019    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][3]_i_1__0_n_0
    SLICE_X110Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.073 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][6]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.073    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][6]_i_1__0_n_0
    SLICE_X110Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.127 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.127    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][10]_i_1__0_n_0
    SLICE_X110Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.292 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][14]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.292    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][14]_i_1__0_n_6
    SLICE_X110Y19        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/tx_clk
    SLICE_X110Y19        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]/C
                         clock pessimism              0.099     7.148    
                         clock uncertainty           -0.035     7.113    
    SLICE_X110Y19        FDRE (Setup_fdre_C_D)        0.076     7.189    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].dac_dds_phase_1_reg[1][15]
  -------------------------------------------------------------------
                         required time                          7.189    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.259ns (9.735%)  route 2.402ns (90.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 7.057 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.402     5.917    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/dac_sync
    SLICE_X127Y30        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.464     7.057    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/tx_clk
    SLICE_X127Y30        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[56]/C
                         clock pessimism              0.099     7.156    
                         clock uncertainty           -0.035     7.121    
    SLICE_X127Y30        FDRE (Setup_fdre_C_R)       -0.304     6.817    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[56]
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.824ns (27.516%)  route 2.171ns (72.484%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.171     5.686    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][15]_0
    SLICE_X104Y15        LUT4 (Prop_lut4_I2_O)        0.043     5.729 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1[3][0]_i_8__0/O
                         net (fo=1, routed)           0.000     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1[3][0]_i_8__0_n_0
    SLICE_X104Y15        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.996 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.996    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][0]_i_1__0_n_0
    SLICE_X104Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.049 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][4]_i_1__0_n_0
    SLICE_X104Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.102 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.102    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][8]_i_1__0_n_0
    SLICE_X104Y18        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.251 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.251    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][15]_0[3]
    SLICE_X104Y18        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.452     7.045    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/tx_clk
    SLICE_X104Y18        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][15]/C
                         clock pessimism              0.099     7.144    
                         clock uncertainty           -0.035     7.109    
    SLICE_X104Y18        FDRE (Setup_fdre_C_D)        0.049     7.158    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_1_reg[3][15]
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.713ns (23.845%)  route 2.277ns (76.155%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 7.029 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.277     5.792    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dac_sync
    SLICE_X90Y16         LUT5 (Prop_lut5_I3_O)        0.043     5.835 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0[2][8]_i_9__0/O
                         net (fo=1, routed)           0.000     5.835    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][11][0]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.081 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.081    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][8]_i_1__0_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.246 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.246    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][15]_0[1]
    SLICE_X90Y17         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.436     7.029    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/tx_clk
    SLICE_X90Y17         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][13]/C
                         clock pessimism              0.099     7.128    
                         clock uncertainty           -0.035     7.093    
    SLICE_X90Y17         FDRE (Setup_fdre_C_D)        0.076     7.169    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][13]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.699ns (23.487%)  route 2.277ns (76.513%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 7.029 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.277     5.792    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dac_sync
    SLICE_X90Y16         LUT5 (Prop_lut5_I3_O)        0.043     5.835 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0[2][8]_i_9__0/O
                         net (fo=1, routed)           0.000     5.835    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][11][0]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.081 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.081    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][8]_i_1__0_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.232 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[2].dac_dds_phase_0_reg[2][12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.232    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][15]_0[3]
    SLICE_X90Y17         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.436     7.029    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/tx_clk
    SLICE_X90Y17         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][15]/C
                         clock pessimism              0.099     7.128    
                         clock uncertainty           -0.035     7.093    
    SLICE_X90Y17         FDRE (Setup_fdre_C_D)        0.076     7.169    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].dac_dds_phase_0_reg[2][15]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_0_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.833ns (27.622%)  route 2.183ns (72.378%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 7.023 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.183     5.698    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_1_reg[3][15]_0
    SLICE_X89Y16         LUT4 (Prop_lut4_I2_O)        0.043     5.741 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0[3][0]_i_9__0/O
                         net (fo=1, routed)           0.000     5.741    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0[3][0]_i_9__0_n_0
    SLICE_X89Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.000 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0_reg[3][0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.000    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0_reg[3][0]_i_1__0_n_0
    SLICE_X89Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.053 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0_reg[3][4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0_reg[3][4]_i_1__0_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.106 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0_reg[3][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.106    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0_reg[3][8]_i_1__0_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.272 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[3].dac_dds_phase_0_reg[3][12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.272    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_0_reg[3][15]_0[1]
    SLICE_X89Y19         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_0_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.430     7.023    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/tx_clk
    SLICE_X89Y19         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_0_reg[3][13]/C
                         clock pessimism              0.172     7.195    
                         clock uncertainty           -0.035     7.160    
    SLICE_X89Y19         FDRE (Setup_fdre_C_D)        0.049     7.209    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].dac_dds_phase_0_reg[3][13]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].dac_dds_phase_1_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.735ns (24.753%)  route 2.234ns (75.247%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.234     5.749    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dac_sync
    SLICE_X107Y13        LUT5 (Prop_lut5_I3_O)        0.043     5.792 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].dac_dds_phase_1[4][8]_i_8__0/O
                         net (fo=1, routed)           0.000     5.792    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[4].dac_dds_phase_1_reg[4][11][1]
    SLICE_X107Y13        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.059 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[4].dac_dds_phase_1_reg[4][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.059    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[4].dac_dds_phase_1_reg[4][8]_i_1__0_n_0
    SLICE_X107Y14        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.225 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/dds_phase[4].dac_dds_phase_1_reg[4][12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.225    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].dac_dds_phase_1_reg[4][15]_0[1]
    SLICE_X107Y14        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].dac_dds_phase_1_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.458     7.051    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/tx_clk
    SLICE_X107Y14        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].dac_dds_phase_1_reg[4][13]/C
                         clock pessimism              0.099     7.150    
                         clock uncertainty           -0.035     7.115    
    SLICE_X107Y14        FDRE (Setup_fdre_C_D)        0.049     7.164    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].dac_dds_phase_1_reg[4][13]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.259ns (9.890%)  route 2.360ns (90.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 7.058 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.360     5.875    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/dac_sync
    SLICE_X124Y32        FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.465     7.058    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/tx_clk
    SLICE_X124Y32        FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[29]/C
                         clock pessimism              0.099     7.157    
                         clock uncertainty           -0.035     7.122    
    SLICE_X124Y32        FDSE (Setup_fdse_C_S)       -0.304     6.818    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[29]
  -------------------------------------------------------------------
                         required time                          6.818    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.259ns (9.890%)  route 2.360ns (90.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 7.058 - 4.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.581     3.256    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/tx_clk
    SLICE_X82Y46         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.259     3.515 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg/Q
                         net (fo=620, routed)         2.360     5.875    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/dac_sync
    SLICE_X124Y32        FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.465     7.058    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/tx_clk
    SLICE_X124Y32        FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[43]/C
                         clock pessimism              0.099     7.157    
                         clock uncertainty           -0.035     7.122    
    SLICE_X124Y32        FDSE (Setup_fdse_C_S)       -0.304     6.818    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/i_pn_gen/pn7_state_reg[43]
  -------------------------------------------------------------------
                         required time                          6.818    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  0.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.177ns (56.814%)  route 0.135ns (43.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.647     1.401    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/tx_clk
    SLICE_X89Y2          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y2          FDRE (Prop_fdre_C_Q)         0.100     1.501 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[11]/Q
                         net (fo=3, routed)           0.135     1.636    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x[11]
    SLICE_X91Y2          LUT3 (Prop_lut3_I0_O)        0.028     1.664 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__1_i_1__179/O
                         net (fo=1, routed)           0.000     1.664    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__1_i_1__179_n_0
    SLICE_X91Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.713 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.713    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__1_n_4
    SLICE_X91Y2          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.889     1.691    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/tx_clk
    SLICE_X91Y2          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[11]/C
                         clock pessimism             -0.096     1.595    
    SLICE_X91Y2          FDRE (Hold_fdre_C_D)         0.071     1.666    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.685%)  route 0.141ns (44.315%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.645     1.399    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/tx_clk
    SLICE_X89Y40         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDRE (Prop_fdre_C_Q)         0.100     1.499 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[3].pipe/result_z_reg[11]/Q
                         net (fo=2, routed)           0.141     1.640    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/dataa_z[11]
    SLICE_X91Y41         LUT2 (Prop_lut2_I0_O)        0.028     1.668 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg0_carry__1_i_1__54/O
                         net (fo=1, routed)           0.000     1.668    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg0_carry__1_i_1__54_n_0
    SLICE_X91Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.717 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.717    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg0_carry__1_n_4
    SLICE_X91Y41         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.887     1.689    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/tx_clk
    SLICE_X91Y41         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg[11]/C
                         clock pessimism             -0.096     1.593    
    SLICE_X91Y41         FDRE (Hold_fdre_C_D)         0.071     1.664    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[4].pipe/result_z_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.174ns (49.853%)  route 0.175ns (50.147%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.635     1.389    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/tx_clk
    SLICE_X89Y22         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDRE (Prop_fdre_C_Q)         0.100     1.489 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_x_reg[11]/Q
                         net (fo=2, routed)           0.175     1.664    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/dataa_x[11]
    SLICE_X90Y20         LUT3 (Prop_lut3_I0_O)        0.028     1.692 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg0_carry__1_i_1__149/O
                         net (fo=1, routed)           0.000     1.692    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg0_carry__1_i_1__149_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.738 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.738    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg0_carry__1_n_4
    SLICE_X90Y20         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.877     1.679    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/tx_clk
    SLICE_X90Y20         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg[11]/C
                         clock pessimism             -0.096     1.583    
    SLICE_X90Y20         FDRE (Hold_fdre_C_D)         0.092     1.675    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[14].pipe/result_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.174ns (49.709%)  route 0.176ns (50.291%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.646     1.400    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/tx_clk
    SLICE_X89Y3          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y3          FDRE (Prop_fdre_C_Q)         0.100     1.500 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[13]/Q
                         net (fo=3, routed)           0.176     1.676    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x[13]
    SLICE_X90Y1          LUT3 (Prop_lut3_I2_O)        0.028     1.704 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg0_carry_i_2__179/O
                         net (fo=1, routed)           0.000     1.704    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg0_carry_i_2__179_n_0
    SLICE_X90Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.750 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.750    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg0_carry_n_4
    SLICE_X90Y1          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.889     1.691    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/tx_clk
    SLICE_X90Y1          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg[3]/C
                         clock pessimism             -0.096     1.595    
    SLICE_X90Y1          FDRE (Hold_fdre_C_D)         0.092     1.687    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[0].pipe/result_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.177ns (44.153%)  route 0.224ns (55.847%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.595     1.349    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[0].pipe/tx_clk
    SLICE_X89Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[0].pipe/result_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.100     1.449 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[0].pipe/result_y_reg[1]/Q
                         net (fo=3, routed)           0.224     1.673    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/dataa_y[1]
    SLICE_X88Y49         LUT3 (Prop_lut3_I0_O)        0.028     1.701 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.701    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg0_carry_i_4__0_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.750 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.750    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg0_carry_n_6
    SLICE_X88Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.888     1.690    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/tx_clk
    SLICE_X88Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg[1]/C
                         clock pessimism             -0.076     1.614    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.071     1.685    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.175ns (49.532%)  route 0.178ns (50.468%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.594     1.348    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/tx_clk
    SLICE_X88Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.100     1.448 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[1].pipe/result_y_reg[18]/Q
                         net (fo=3, routed)           0.178     1.626    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/dataa_y[18]
    SLICE_X90Y52         LUT3 (Prop_lut3_I0_O)        0.028     1.654 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg0_carry__3_i_2__1/O
                         net (fo=1, routed)           0.000     1.654    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg0_carry__3_i_2__1_n_0
    SLICE_X90Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.701 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.701    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg0_carry__3_n_5
    SLICE_X90Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.817     1.619    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/tx_clk
    SLICE_X90Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg[18]/C
                         clock pessimism             -0.076     1.543    
    SLICE_X90Y52         FDRE (Hold_fdre_C_D)         0.092     1.635    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[2].pipe/result_y_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[12].pipe/result_y_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.174ns (41.132%)  route 0.249ns (58.868%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.612     1.366    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[12].pipe/tx_clk
    SLICE_X103Y52        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[12].pipe/result_y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     1.466 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[12].pipe/result_y_reg[15]/Q
                         net (fo=3, routed)           0.249     1.715    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/dataa_y[15]
    SLICE_X100Y49        LUT3 (Prop_lut3_I0_O)        0.028     1.743 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg0_carry__2_i_1__29/O
                         net (fo=1, routed)           0.000     1.743    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg0_carry__2_i_1__29_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.789 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.789    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg0_carry__2_n_4
    SLICE_X100Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.903     1.705    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/tx_clk
    SLICE_X100Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg[15]/C
                         clock pessimism             -0.076     1.629    
    SLICE_X100Y49        FDRE (Hold_fdre_C_D)         0.092     1.721    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[13].pipe/result_y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.229ns (67.853%)  route 0.108ns (32.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.647     1.401    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/tx_clk
    SLICE_X89Y0          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y0          FDRE (Prop_fdre_C_Q)         0.100     1.501 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[3]/Q
                         net (fo=2, routed)           0.108     1.609    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x[3]
    SLICE_X91Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     1.697 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry_n_0
    SLICE_X91Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.738 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.738    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__0_n_7
    SLICE_X91Y1          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.889     1.691    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/tx_clk
    SLICE_X91Y1          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[4]/C
                         clock pessimism             -0.096     1.595    
    SLICE_X91Y1          FDRE (Hold_fdre_C_D)         0.071     1.666    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.229ns (67.853%)  route 0.108ns (32.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.647     1.401    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/tx_clk
    SLICE_X89Y1          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y1          FDRE (Prop_fdre_C_Q)         0.100     1.501 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[9].pipe/result_x_reg[7]/Q
                         net (fo=2, routed)           0.108     1.609    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x[7]
    SLICE_X91Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     1.697 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.697    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__0_n_0
    SLICE_X91Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.738 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.738    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg0_carry__1_n_7
    SLICE_X91Y2          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.889     1.691    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/tx_clk
    SLICE_X91Y2          FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[8]/C
                         clock pessimism             -0.096     1.595    
    SLICE_X91Y2          FDRE (Hold_fdre_C_D)         0.071     1.666    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_sine/rotation[10].pipe/result_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_width_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.157ns (48.447%)  route 0.167ns (51.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.647     1.401    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/tx_clk
    SLICE_X84Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDRE (Prop_fdre_C_Q)         0.091     1.492 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_width_reg[15]/Q
                         net (fo=1, routed)           0.167     1.659    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_width[15]
    SLICE_X91Y38         LUT2 (Prop_lut2_I1_O)        0.066     1.725 r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i___0/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/p_1_out[15]
    SLICE_X91Y38         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.886     1.688    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/tx_clk
    SLICE_X91Y38         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[15]/C
                         clock pessimism             -0.096     1.592    
    SLICE_X91Y38         FDRE (Hold_fdre_C_D)         0.060     1.652    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y0  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y0  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y2  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y2  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y1  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y1  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         4.000       1.576      GTXE2_CHANNEL_X0Y3  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
Min Period        n/a     DSP48E1/CLK              n/a            1.538         4.000       2.462      DSP48_X4Y13         i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y11       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y11       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X98Y31        i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/dds_data_out_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X122Y12       i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/dds_data_out_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_ref_clk
  To Clock:  tx_ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_ref_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { tx_ref_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         2.000       0.507      GTXE2_COMMON_X0Y0  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/i_gtxe2_common/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         2.000       0.592      IBUFDS_GTE2_X0Y0   i_ibufds_tx_ref_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.348ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.585ns  (logic 0.709ns (44.722%)  route 0.876ns (55.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y60                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA/CLK
    SLICE_X160Y60        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     0.709 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMA/O
                         net (fo=1, routed)           0.876     1.585    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__1[24]
    SLICE_X160Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X160Y75        FDRE (Setup_fdre_C_D)       -0.067     9.933    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.508ns  (logic 0.704ns (46.688%)  route 0.804ns (53.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y60                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC/CLK
    SLICE_X160Y60        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704     0.704 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC/O
                         net (fo=1, routed)           0.804     1.508    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__1[28]
    SLICE_X162Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y73        FDRE (Setup_fdre_C_D)       -0.094     9.906    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.450ns  (logic 0.713ns (49.164%)  route 0.737ns (50.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y60                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB/CLK
    SLICE_X160Y60        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     0.713 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.737     1.450    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__1[26]
    SLICE_X162Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y73        FDRE (Setup_fdre_C_D)       -0.100     9.900    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.459ns  (logic 0.709ns (48.611%)  route 0.750ns (51.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y62                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_30_31/RAMA/CLK
    SLICE_X158Y62        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     0.709 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.750     1.459    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__1[30]
    SLICE_X160Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X160Y75        FDRE (Setup_fdre_C_D)       -0.067     9.933    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.418ns  (logic 0.709ns (50.009%)  route 0.709ns (49.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y70                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/CLK
    SLICE_X156Y70        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     0.709 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.709     1.418    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata0__0[18]
    SLICE_X162Y71        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y71        FDRE (Setup_fdre_C_D)       -0.099     9.901    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.491ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.499ns  (logic 0.696ns (46.424%)  route 0.803ns (53.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y60                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC_D1/CLK
    SLICE_X160Y60        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.803     1.499    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__1[29]
    SLICE_X162Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y73        FDRE (Setup_fdre_C_D)       -0.010     9.990    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  8.491    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.389ns  (logic 0.709ns (51.028%)  route 0.680ns (48.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y67                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/CLK
    SLICE_X160Y67        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     0.709 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.680     1.389    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__2[18]
    SLICE_X160Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X160Y75        FDRE (Setup_fdre_C_D)       -0.069     9.931    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.351ns  (logic 0.713ns (52.787%)  route 0.638ns (47.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y68                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB/CLK
    SLICE_X152Y68        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     0.713 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.638     1.351    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__2[26]
    SLICE_X152Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X152Y75        FDRE (Setup_fdre_C_D)       -0.105     9.895    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.347ns  (logic 0.709ns (52.618%)  route 0.638ns (47.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y63                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/CLK
    SLICE_X160Y63        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     0.709 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.638     1.347    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__1[18]
    SLICE_X162Y71        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y71        FDRE (Setup_fdre_C_D)       -0.098     9.902    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.427ns  (logic 0.702ns (49.194%)  route 0.725ns (50.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y60                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB_D1/CLK
    SLICE_X160Y60        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     0.702 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.725     1.427    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0__1[27]
    SLICE_X162Y73        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X162Y73        FDRE (Setup_fdre_C_D)       -0.013     9.987    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  8.560    





---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.392ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.673ns  (logic 0.302ns (44.859%)  route 0.371ns (55.141%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y43                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
    SLICE_X136Y43        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/Q
                         net (fo=2, routed)           0.371     0.630    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg_n_0_[0]
    SLICE_X136Y44        LUT4 (Prop_lut4_I0_O)        0.043     0.673 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.673    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data[0]_i_1_n_0
    SLICE_X136Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X136Y44        FDRE (Setup_fdre_C_D)        0.065    10.065    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.065    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.565ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.501ns  (logic 0.302ns (60.254%)  route 0.199ns (39.746%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y43                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[1]/C
    SLICE_X136Y43        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[1]/Q
                         net (fo=2, routed)           0.199     0.458    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg_n_0_[1]
    SLICE_X136Y44        LUT4 (Prop_lut4_I0_O)        0.043     0.501 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.501    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data[1]_i_1_n_0
    SLICE_X136Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X136Y44        FDRE (Setup_fdre_C_D)        0.066    10.066    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.066    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  9.565    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (rx_div_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.257ns  (logic 0.259ns (20.611%)  route 0.998ns (79.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 14.882 - 12.000 ) 
    Source Clock Delay      (SCD):    2.847ns = ( 12.847 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.415    12.847    i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y69         FDRE                                         r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_fdre_C_Q)         0.259    13.106 r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.998    14.104    i_system_wrapper/system_i/DFlipFlop_0/U0/inSignal
    SLICE_X106Y63        FDRE                                         r  i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                     12.000    12.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    12.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510    13.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.289    14.882    i_system_wrapper/system_i/DFlipFlop_0/U0/ref_clk
    SLICE_X106Y63        FDRE                                         r  i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg/C
                         clock pessimism              0.000    14.882    
                         clock uncertainty           -0.154    14.728    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.004    14.732    i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.081ns  (logic 0.259ns (23.969%)  route 0.822ns (76.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y80                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[0]/C
    SLICE_X154Y80        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[0]/Q
                         net (fo=2, routed)           0.822     1.081    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[3]_0[0]
    SLICE_X157Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X157Y76        FDRE (Setup_fdre_C_D)       -0.022     3.978    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[0]
  -------------------------------------------------------------------
                         required time                          3.978    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.074ns  (logic 0.259ns (24.118%)  route 0.815ns (75.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y78                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[6]/C
    SLICE_X158Y78        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[6]/Q
                         net (fo=2, routed)           0.815     1.074    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data8[6]
    SLICE_X159Y82        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X159Y82        FDRE (Setup_fdre_C_D)       -0.007     3.993    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[6]
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_disable_scrambler_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_disable_scrambler_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.883ns  (logic 0.223ns (25.249%)  route 0.660ns (74.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y79                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_disable_scrambler_reg/C
    SLICE_X153Y79        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_disable_scrambler_reg/Q
                         net (fo=3, routed)           0.660     0.883    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data9[0]
    SLICE_X154Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_disable_scrambler_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X154Y75        FDRE (Setup_fdre_C_D)        0.021     4.021    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_disable_scrambler_reg
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.863ns  (logic 0.259ns (29.997%)  route 0.604ns (70.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y80                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[1]/C
    SLICE_X154Y80        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[1]/Q
                         net (fo=2, routed)           0.604     0.863    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_lanes_disable_reg[3]_0[1]
    SLICE_X154Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X154Y75        FDRE (Setup_fdre_C_D)        0.022     4.022    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_lanes_disable_reg[1]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.716ns  (logic 0.236ns (32.980%)  route 0.480ns (67.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y78                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[7]/C
    SLICE_X158Y78        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[7]/Q
                         net (fo=2, routed)           0.480     0.716    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data8[7]
    SLICE_X159Y82        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X159Y82        FDRE (Setup_fdre_C_D)       -0.090     3.910    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[7]
  -------------------------------------------------------------------
                         required time                          3.910    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.803ns  (logic 0.223ns (27.781%)  route 0.580ns (72.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y77                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[2]/C
    SLICE_X153Y77        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[2]/Q
                         net (fo=2, routed)           0.580     0.803    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data8[10]
    SLICE_X154Y75        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X154Y75        FDRE (Setup_fdre_C_D)        0.011     4.011    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_octets_per_frame_reg[2]
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.564%)  route 0.463ns (69.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y81                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[6]/C
    SLICE_X157Y81        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[6]/Q
                         net (fo=2, routed)           0.463     0.667    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/D[6]
    SLICE_X161Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X161Y80        FDRE (Setup_fdre_C_D)       -0.111     3.889    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.889    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_sysref_oneshot_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.750ns  (logic 0.259ns (34.535%)  route 0.491ns (65.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y80                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_sysref_oneshot_reg/C
    SLICE_X152Y80        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_sysref_oneshot_reg/Q
                         net (fo=3, routed)           0.491     0.750    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/D[17]
    SLICE_X161Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X161Y80        FDRE (Setup_fdre_C_D)       -0.022     3.978    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.978    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.716ns  (logic 0.223ns (31.150%)  route 0.493ns (68.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y81                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[3]/C
    SLICE_X163Y81        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[3]/Q
                         net (fo=2, routed)           0.493     0.716    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/D[3]
    SLICE_X161Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X161Y81        FDRE (Setup_fdre_C_D)       -0.022     3.978    i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_extra_cfg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.978    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  3.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.118ns (18.507%)  route 0.520ns (81.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.603     1.354    i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y69         FDRE                                         r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_fdre_C_Q)         0.118     1.472 r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.520     1.992    i_system_wrapper/system_i/DFlipFlop_0/U0/inSignal
    SLICE_X106Y63        FDRE                                         r  i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.829     1.631    i_system_wrapper/system_i/DFlipFlop_0/U0/ref_clk
    SLICE_X106Y63        FDRE                                         r  i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg/C
                         clock pessimism              0.000     1.631    
                         clock uncertainty            0.154     1.785    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.038     1.823    i_system_wrapper/system_i/DFlipFlop_0/U0/outSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  tx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tx_div_clk rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.302ns  (logic 0.259ns (19.897%)  route 1.043ns (80.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 14.887 - 12.000 ) 
    Source Clock Delay      (SCD):    2.847ns = ( 12.847 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.415    12.847    i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y69         FDRE                                         r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_fdre_C_Q)         0.259    13.106 r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.043    14.149    i_system_wrapper/system_i/Mem_Buffer_0/U0/single_shot
    SLICE_X110Y57        FDRE                                         r  i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                     12.000    12.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000    12.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510    13.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.294    14.887    i_system_wrapper/system_i/Mem_Buffer_0/U0/clk_in
    SLICE_X110Y57        FDRE                                         r  i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg/C
                         clock pessimism              0.000    14.887    
                         clock uncertainty           -0.154    14.733    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)       -0.002    14.731    i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.271ns  (logic 0.266ns (20.922%)  route 1.005ns (79.078%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y38                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
    SLICE_X126Y38        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/Q
                         net (fo=5, routed)           1.005     1.228    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][0][25]
    SLICE_X134Y39        LUT6 (Prop_lut6_I5_O)        0.043     1.271 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[121]_i_1/O
                         net (fo=1, routed)           0.000     1.271    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/p_0_out[121]
    SLICE_X134Y39        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X134Y39        FDRE (Setup_fdre_C_D)        0.034     4.034    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[121]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.258ns  (logic 0.266ns (21.143%)  route 0.992ns (78.857%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y49                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[6]/C
    SLICE_X128Y49        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[6]/Q
                         net (fo=2, routed)           0.992     1.215    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_jesdv_reg[0]_0[1]
    SLICE_X136Y42        LUT3 (Prop_lut3_I0_O)        0.043     1.258 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[102]_i_1/O
                         net (fo=1, routed)           0.000     1.258    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/p_0_out[102]
    SLICE_X136Y42        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X136Y42        FDRE (Setup_fdre_C_D)        0.064     4.064    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[102]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.168ns  (logic 0.266ns (22.767%)  route 0.902ns (77.233%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y38                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
    SLICE_X126Y38        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/Q
                         net (fo=5, routed)           0.902     1.125    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][0][25]
    SLICE_X134Y39        LUT6 (Prop_lut6_I5_O)        0.043     1.168 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[25]_i_1/O
                         net (fo=1, routed)           0.000     1.168    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/p_0_out[25]
    SLICE_X134Y39        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X134Y39        FDRE (Setup_fdre_C_D)        0.033     4.033    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[25]
  -------------------------------------------------------------------
                         required time                          4.033    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.081ns  (logic 0.266ns (24.617%)  route 0.815ns (75.383%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y38                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
    SLICE_X126Y38        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/Q
                         net (fo=5, routed)           0.815     1.038    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][0][25]
    SLICE_X134Y39        LUT6 (Prop_lut6_I5_O)        0.043     1.081 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[57]_i_1/O
                         net (fo=1, routed)           0.000     1.081    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/p_0_out[57]
    SLICE_X134Y39        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X134Y39        FDRE (Setup_fdre_C_D)        0.034     4.034    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[57]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.078ns  (logic 0.266ns (24.668%)  route 0.812ns (75.332%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y38                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/C
    SLICE_X126Y38        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_bid_reg[1]/Q
                         net (fo=5, routed)           0.812     1.035    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][0][25]
    SLICE_X134Y39        LUT6 (Prop_lut6_I5_O)        0.043     1.078 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[89]_i_1/O
                         net (fo=1, routed)           0.000     1.078    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/p_0_out[89]
    SLICE_X134Y39        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X134Y39        FDRE (Setup_fdre_C_D)        0.034     4.034    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[89]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.052ns  (logic 0.266ns (25.290%)  route 0.786ns (74.710%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y41                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[0][2]/C
    SLICE_X128Y41        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[0][2]/Q
                         net (fo=2, routed)           0.786     1.009    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[0][2]
    SLICE_X137Y40        LUT5 (Prop_lut5_I4_O)        0.043     1.052 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.052    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[2]_i_1_n_0
    SLICE_X137Y40        FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X137Y40        FDSE (Setup_fdse_C_D)        0.034     4.034    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[2]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[99]/D
                            (rising edge-triggered cell FDSE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.995ns  (logic 0.266ns (26.741%)  route 0.729ns (73.259%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y41                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[3]/C
    SLICE_X129Y41        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[3]/Q
                         net (fo=5, routed)           0.729     0.952    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][2][3]
    SLICE_X132Y39        LUT5 (Prop_lut5_I0_O)        0.043     0.995 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[99]_i_1/O
                         net (fo=1, routed)           0.000     0.995    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[99]_i_1_n_0
    SLICE_X132Y39        FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X132Y39        FDSE (Setup_fdse_C_D)        0.033     4.033    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[99]
  -------------------------------------------------------------------
                         required time                          4.033    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.989ns  (logic 0.266ns (26.889%)  route 0.723ns (73.111%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y41                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[3]/C
    SLICE_X129Y41        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_m_reg[3]/Q
                         net (fo=5, routed)           0.723     0.946    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][2][3]
    SLICE_X132Y39        LUT5 (Prop_lut5_I0_O)        0.043     0.989 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[35]_i_1/O
                         net (fo=1, routed)           0.000     0.989    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[35]_i_1_n_0
    SLICE_X132Y39        FDSE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X132Y39        FDSE (Setup_fdse_C_D)        0.034     4.034    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[35]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_did_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.018ns  (logic 0.327ns (32.132%)  route 0.691ns (67.868%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y46                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_did_reg[5]/C
    SLICE_X134Y46        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_did_reg[5]/Q
                         net (fo=2, routed)           0.691     0.895    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][0][21]
    SLICE_X136Y42        LUT5 (Prop_lut5_I4_O)        0.123     1.018 r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[117]_i_1/O
                         net (fo=1, routed)           0.000     1.018    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/p_0_out[117]
    SLICE_X136Y42        FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X136Y42        FDRE (Setup_fdre_C_D)        0.065     4.065    i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[117]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  3.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tx_div_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.118ns (17.832%)  route 0.544ns (82.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.603     1.354    i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y69         FDRE                                         r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_fdre_C_Q)         0.118     1.472 r  i_system_wrapper/system_i/Singleshot_0/U0/Singleshot_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.544     2.016    i_system_wrapper/system_i/Mem_Buffer_0/U0/single_shot
    SLICE_X110Y57        FDRE                                         r  i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.835     1.637    i_system_wrapper/system_i/Mem_Buffer_0/U0/clk_in
    SLICE_X110Y57        FDRE                                         r  i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg/C
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.154     1.791    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.037     1.828    i_system_wrapper/system_i/Mem_Buffer_0/U0/reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[12]/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[13]/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[2]/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[3]/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[4]/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[5]/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_ready_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_ready_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_ready_int_reg/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_ready_int_reg
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_sel_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 0.330ns (4.176%)  route 7.573ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.093    10.734    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y22        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_sel_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.517    12.841    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y22        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_sel_int_reg/C
                         clock pessimism              0.108    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X163Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.583    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_sel_int_reg
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.330ns (4.225%)  route 7.480ns (95.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.000    10.641    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y24        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.515    12.839    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y24        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[10]/C
                         clock pessimism              0.108    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X163Y24        FDCE (Recov_fdce_C_CLR)     -0.212    12.581    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.330ns (4.225%)  route 7.480ns (95.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.399     2.831    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X39Y216        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y216        FDRE (Prop_fdre_C_Q)         0.204     3.035 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=159, routed)         6.480     9.515    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rstn
    SLICE_X149Y38        LUT1 (Prop_lut1_I0_O)        0.126     9.641 f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rdata_int[15]_i_2/O
                         net (fo=122, routed)         1.000    10.641    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_wdata_int_reg[10]_0
    SLICE_X163Y24        FDCE                                         f  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       1.515    12.839    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_clk
    SLICE_X163Y24        FDCE                                         r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[11]/C
                         clock pessimism              0.108    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X163Y24        FDCE (Recov_fdce_C_CLR)     -0.212    12.581    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/up_rdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  1.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.146ns (31.403%)  route 0.319ns (68.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.155     1.835    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y223        FDPE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y223        FDPE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.260     1.380    
    SLICE_X38Y223        FDPE (Remov_fdpe_C_PRE)     -0.052     1.328    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.146ns (31.403%)  route 0.319ns (68.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.155     1.835    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y223        FDPE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y223        FDPE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.260     1.380    
    SLICE_X38Y223        FDPE (Remov_fdpe_C_PRE)     -0.052     1.328    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.146ns (31.403%)  route 0.319ns (68.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.155     1.835    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y223        FDPE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y223        FDPE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.260     1.380    
    SLICE_X38Y223        FDPE (Remov_fdpe_C_PRE)     -0.052     1.328    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.201%)  route 0.322ns (68.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.158     1.838    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y223        FDCE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y223        FDCE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.241     1.399    
    SLICE_X35Y223        FDCE (Remov_fdce_C_CLR)     -0.069     1.330    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.201%)  route 0.322ns (68.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.158     1.838    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y223        FDCE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y223        FDCE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.241     1.399    
    SLICE_X35Y223        FDCE (Remov_fdce_C_CLR)     -0.069     1.330    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.201%)  route 0.322ns (68.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.158     1.838    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y223        FDCE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y223        FDCE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.241     1.399    
    SLICE_X35Y223        FDCE (Remov_fdce_C_CLR)     -0.069     1.330    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.201%)  route 0.322ns (68.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.158     1.838    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y223        FDCE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y223        FDCE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.241     1.399    
    SLICE_X35Y223        FDCE (Remov_fdce_C_CLR)     -0.069     1.330    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.201%)  route 0.322ns (68.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.158     1.838    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y223        FDCE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y223        FDCE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.241     1.399    
    SLICE_X35Y223        FDCE (Remov_fdce_C_CLR)     -0.069     1.330    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.201%)  route 0.322ns (68.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.158     1.838    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y223        FDCE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y223        FDCE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.241     1.399    
    SLICE_X35Y223        FDCE (Remov_fdce_C_CLR)     -0.069     1.330    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.146ns (30.774%)  route 0.328ns (69.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.619     1.370    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y222        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y222        FDRE (Prop_fdre_C_Q)         0.118     1.488 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.164     1.652    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y222        LUT3 (Prop_lut3_I1_O)        0.028     1.680 f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.164     1.844    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X36Y223        FDCE                                         f  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10691, routed)       0.841     1.640    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y223        FDCE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.260     1.380    
    SLICE_X36Y223        FDCE (Remov_fdce_C_CLR)     -0.050     1.330    i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.514    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.223ns (11.210%)  route 1.766ns (88.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.886 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.766     5.095    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X139Y75        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.293     6.886    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X139Y75        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism              0.170     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X139Y75        FDCE (Recov_fdce_C_CLR)     -0.212     6.809    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.223ns (11.210%)  route 1.766ns (88.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.886 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.766     5.095    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X139Y75        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.293     6.886    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X139Y75        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism              0.170     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X139Y75        FDCE (Recov_fdce_C_CLR)     -0.212     6.809    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.223ns (11.210%)  route 1.766ns (88.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.886 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.766     5.095    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X139Y75        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.293     6.886    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X139Y75        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/C
                         clock pessimism              0.170     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X139Y75        FDCE (Recov_fdce_C_CLR)     -0.212     6.809    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.223ns (11.210%)  route 1.766ns (88.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.886 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.766     5.095    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X139Y75        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.293     6.886    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X139Y75        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism              0.170     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X139Y75        FDCE (Recov_fdce_C_CLR)     -0.212     6.809    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.223ns (12.285%)  route 1.592ns (87.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.886 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.592     4.921    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X139Y74        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.293     6.886    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X139Y74        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.170     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X139Y74        FDCE (Recov_fdce_C_CLR)     -0.212     6.809    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.223ns (12.285%)  route 1.592ns (87.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.886 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.592     4.921    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X139Y74        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.293     6.886    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X139Y74        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.170     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X139Y74        FDCE (Recov_fdce_C_CLR)     -0.212     6.809    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.223ns (12.285%)  route 1.592ns (87.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.886 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.592     4.921    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X139Y74        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.293     6.886    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X139Y74        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism              0.170     7.056    
                         clock uncertainty           -0.035     7.021    
    SLICE_X139Y74        FDCE (Recov_fdce_C_CLR)     -0.212     6.809    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.269%)  route 1.595ns (87.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 6.887 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.595     4.924    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X140Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.294     6.887    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X140Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.170     7.057    
                         clock uncertainty           -0.035     7.022    
    SLICE_X140Y76        FDCE (Recov_fdce_C_CLR)     -0.187     6.835    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.269%)  route 1.595ns (87.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 6.887 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.595     4.924    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X140Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.294     6.887    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X140Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.170     7.057    
                         clock uncertainty           -0.035     7.022    
    SLICE_X140Y76        FDCE (Recov_fdce_C_CLR)     -0.187     6.835    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (recovery check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_div_clk rise@4.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.223ns (12.269%)  route 1.595ns (87.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 6.887 - 4.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.431     3.106    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.223     3.329 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          1.595     4.924    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X140Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        1.294     6.887    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X140Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.170     7.057    
                         clock uncertainty           -0.035     7.022    
    SLICE_X140Y76        FDCE (Recov_fdce_C_CLR)     -0.154     6.868    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.396%)  route 0.199ns (66.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.199     1.671    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_rst
    SLICE_X130Y83        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.838     1.640    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_clk
    SLICE_X130Y83        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.236     1.404    
    SLICE_X130Y83        FDCE (Remov_fdce_C_CLR)     -0.069     1.335    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.396%)  route 0.199ns (66.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.199     1.671    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_rst
    SLICE_X130Y83        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.838     1.640    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_clk
    SLICE_X130Y83        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/C
                         clock pessimism             -0.236     1.404    
    SLICE_X130Y83        FDCE (Remov_fdce_C_CLR)     -0.069     1.335    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.396%)  route 0.199ns (66.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.199     1.671    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_rst
    SLICE_X130Y83        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.838     1.640    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_clk
    SLICE_X130Y83        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/C
                         clock pessimism             -0.236     1.404    
    SLICE_X130Y83        FDCE (Remov_fdce_C_CLR)     -0.069     1.335    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.424%)  route 0.327ns (76.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.327     1.799    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X129Y85        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.840     1.642    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X129Y85        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.236     1.406    
    SLICE_X129Y85        FDCE (Remov_fdce_C_CLR)     -0.069     1.337    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.424%)  route 0.327ns (76.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.327     1.799    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X129Y85        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.840     1.642    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X129Y85        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.236     1.406    
    SLICE_X129Y85        FDCE (Remov_fdce_C_CLR)     -0.069     1.337    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.424%)  route 0.327ns (76.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.327     1.799    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X129Y85        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.840     1.642    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X129Y85        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.236     1.406    
    SLICE_X129Y85        FDCE (Remov_fdce_C_CLR)     -0.069     1.337    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.424%)  route 0.327ns (76.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.327     1.799    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X129Y85        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.840     1.642    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X129Y85        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.236     1.406    
    SLICE_X129Y85        FDCE (Remov_fdce_C_CLR)     -0.069     1.337    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.424%)  route 0.327ns (76.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.327     1.799    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_rst
    SLICE_X129Y85        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.840     1.642    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_clk
    SLICE_X129Y85        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.236     1.406    
    SLICE_X129Y85        FDCE (Remov_fdce_C_CLR)     -0.069     1.337    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.672%)  route 0.322ns (76.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.322     1.794    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_rst
    SLICE_X124Y78        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.832     1.634    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_clk
    SLICE_X124Y78        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.236     1.398    
    SLICE_X124Y78        FDCE (Remov_fdce_C_CLR)     -0.069     1.329    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock rx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_div_clk rise@0.000ns - rx_div_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.672%)  route 0.322ns (76.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.618     1.372    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X135Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y81        FDRE (Prop_fdre_C_Q)         0.100     1.472 f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=80, routed)          0.322     1.794    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_rst
    SLICE_X124Y78        FDCE                                         f  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=3642, routed)        0.832     1.634    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_clk
    SLICE_X124Y78        FDCE                                         r  i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.236     1.398    
    SLICE_X124Y78        FDCE (Remov_fdce_C_CLR)     -0.069     1.329    i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[117]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.236ns (8.922%)  route 2.409ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.409     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X99Y10         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X99Y10         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[117]/C
                         clock pessimism              0.097     7.146    
                         clock uncertainty           -0.035     7.111    
    SLICE_X99Y10         FDCE (Recov_fdce_C_CLR)     -0.292     6.819    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[117]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.236ns (8.922%)  route 2.409ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.409     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X99Y10         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X99Y10         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/C
                         clock pessimism              0.097     7.146    
                         clock uncertainty           -0.035     7.111    
    SLICE_X99Y10         FDCE (Recov_fdce_C_CLR)     -0.292     6.819    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[121]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.236ns (8.922%)  route 2.409ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.409     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X99Y10         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X99Y10         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[121]/C
                         clock pessimism              0.097     7.146    
                         clock uncertainty           -0.035     7.111    
    SLICE_X99Y10         FDCE (Recov_fdce_C_CLR)     -0.292     6.819    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[121]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.236ns (8.922%)  route 2.409ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.409     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X99Y10         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X99Y10         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]/C
                         clock pessimism              0.097     7.146    
                         clock uncertainty           -0.035     7.111    
    SLICE_X99Y10         FDCE (Recov_fdce_C_CLR)     -0.292     6.819    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[130]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.236ns (8.922%)  route 2.409ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.409     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X99Y10         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X99Y10         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]/C
                         clock pessimism              0.097     7.146    
                         clock uncertainty           -0.035     7.111    
    SLICE_X99Y10         FDCE (Recov_fdce_C_CLR)     -0.292     6.819    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.236ns (8.922%)  route 2.409ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.409     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X99Y10         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X99Y10         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]/C
                         clock pessimism              0.097     7.146    
                         clock uncertainty           -0.035     7.111    
    SLICE_X99Y10         FDCE (Recov_fdce_C_CLR)     -0.292     6.819    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.236ns (8.922%)  route 2.409ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.409     5.729    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X99Y10         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.456     7.049    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X99Y10         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/C
                         clock pessimism              0.097     7.146    
                         clock uncertainty           -0.035     7.111    
    SLICE_X99Y10         FDCE (Recov_fdce_C_CLR)     -0.292     6.819    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[62]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.236ns (8.904%)  route 2.415ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.415     5.735    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X102Y16        FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.454     7.047    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X102Y16        FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[62]/C
                         clock pessimism              0.097     7.144    
                         clock uncertainty           -0.035     7.109    
    SLICE_X102Y16        FDCE (Recov_fdce_C_CLR)     -0.267     6.842    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[62]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.236ns (8.984%)  route 2.391ns (91.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.391     5.711    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X112Y17        FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.457     7.050    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X112Y17        FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]/C
                         clock pessimism              0.097     7.147    
                         clock uncertainty           -0.035     7.112    
    SLICE_X112Y17        FDCE (Recov_fdce_C_CLR)     -0.292     6.820    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[70]/CLR
                            (recovery check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (tx_div_clk rise@4.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.236ns (8.984%)  route 2.391ns (91.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.582     1.582    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.675 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.409     3.084    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.236     3.320 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         2.391     5.711    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X112Y17        FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           1.510     5.510    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.593 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       1.457     7.050    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X112Y17        FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[70]/C
                         clock pessimism              0.097     7.147    
                         clock uncertainty           -0.035     7.112    
    SLICE_X112Y17        FDCE (Recov_fdce_C_CLR)     -0.292     6.820    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[70]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  1.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.107ns (39.712%)  route 0.162ns (60.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.162     1.619    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_rst
    SLICE_X84Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.818     1.620    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_clk
    SLICE_X84Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
                         clock pessimism             -0.076     1.544    
    SLICE_X84Y50         FDCE (Remov_fdce_C_CLR)     -0.105     1.439    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.107ns (39.712%)  route 0.162ns (60.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.162     1.619    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_rst
    SLICE_X84Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.818     1.620    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_clk
    SLICE_X84Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/C
                         clock pessimism             -0.076     1.544    
    SLICE_X84Y50         FDCE (Remov_fdce_C_CLR)     -0.105     1.439    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.107ns (30.724%)  route 0.241ns (69.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.241     1.698    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_rst
    SLICE_X83Y47         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_clk
    SLICE_X83Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.076     1.619    
    SLICE_X83Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.107ns (30.724%)  route 0.241ns (69.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.241     1.698    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_rst
    SLICE_X83Y47         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_clk
    SLICE_X83Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.076     1.619    
    SLICE_X83Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.107ns (30.724%)  route 0.241ns (69.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.241     1.698    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_rst
    SLICE_X83Y47         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_clk
    SLICE_X83Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.076     1.619    
    SLICE_X83Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.107ns (30.724%)  route 0.241ns (69.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.241     1.698    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_rst
    SLICE_X83Y47         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_clk
    SLICE_X83Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.076     1.619    
    SLICE_X83Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.107ns (30.724%)  route 0.241ns (69.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.241     1.698    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_rst
    SLICE_X83Y47         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_clk
    SLICE_X83Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.076     1.619    
    SLICE_X83Y47         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.107ns (26.603%)  route 0.295ns (73.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.295     1.752    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_rst
    SLICE_X80Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_clk
    SLICE_X80Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.076     1.619    
    SLICE_X80Y48         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.107ns (26.603%)  route 0.295ns (73.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.295     1.752    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_rst
    SLICE_X80Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_clk
    SLICE_X80Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.076     1.619    
    SLICE_X80Y48         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock tx_div_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_div_clk rise@0.000ns - tx_div_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.107ns (26.603%)  route 0.295ns (73.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.728     0.728    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.754 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.596     1.350    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X90Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y51         FDRE (Prop_fdre_C_Q)         0.107     1.457 f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.295     1.752    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_rst
    SLICE_X80Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_div_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.772     0.772    i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.802 r  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=17788, routed)       0.893     1.695    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_clk
    SLICE_X80Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.076     1.619    
    SLICE_X80Y48         FDCE (Remov_fdce_C_CLR)     -0.105     1.514    i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.238    





