Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Aug  7 15:02:50 2014
| Host         : ganymede running 64-bit Ubuntu 12.04.3 LTS
| Command      : report_timing_summary -file zynq_system_wrapper_timing_summary_routed.rpt -pb zynq_system_wrapper_timing_summary_routed.pb
| Design       : zynq_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 0 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.620        0.000                      0                10589        0.035        0.000                      0                10589        8.750        0.000                       0                  4894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.620        0.000                      0                10490        0.035        0.000                      0                10490        8.750        0.000                       0                  4894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.267        0.000                      0                   99        0.330        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 zynq_system_i/hwHB_0/inst/hwHB_a_if_U/bus_write/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/hwHB_0/inst/hwHB_a_if_U/request_preprocessor/req_fifo/pout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.824ns  (logic 2.228ns (18.843%)  route 9.596ns (81.157%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 24.182 - 20.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.896     4.777    zynq_system_i/hwHB_0/aclk
    SLICE_X56Y116                                                     r  zynq_system_i/hwHB_0/inst/hwHB_a_if_U/bus_write/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.456     5.233 f  zynq_system_i/hwHB_0/inst/hwHB_a_if_U/bus_write/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          1.179     6.412    zynq_system_i/hwHB_0/n_4_inst/hwHB_a_if_U/bus_write/FSM_onehot_state_reg[2]
    SLICE_X56Y118        LUT5 (Prop_lut5_I2_O)        0.152     6.564 f  zynq_system_i/hwHB_0/m_axi_a_WVALID_INST_0/O
                         net (fo=5, routed)           1.346     7.910    zynq_system_i/axi_mem_intercon/xbar/s_axi_wvalid[1]
    SLICE_X53Y127        LUT4 (Prop_lut4_I2_O)        0.326     8.236 f  zynq_system_i/axi_mem_intercon/xbar/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.475     8.710    zynq_system_i/axi_mem_intercon/xbar/n_4_m_axi_wvalid[0]_INST_0_i_1
    SLICE_X50Y128        LUT6 (Prop_lut6_I1_O)        0.124     8.834 f  zynq_system_i/axi_mem_intercon/xbar/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.536    10.371    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_wvalid
    SLICE_X26Y127        LUT3 (Prop_lut3_I2_O)        0.116    10.487 f  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.381    11.868    zynq_system_i/axi_mem_intercon/xbar/m_axi_wready[0]
    SLICE_X53Y127        LUT6 (Prop_lut6_I1_O)        0.328    12.196 r  zynq_system_i/axi_mem_intercon/xbar/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    12.861    zynq_system_i/axi_mem_intercon/xbar/n_4_s_axi_wready[1]_INST_0_i_1
    SLICE_X53Y127        LUT2 (Prop_lut2_I1_O)        0.152    13.013 f  zynq_system_i/axi_mem_intercon/xbar/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.992    14.004    zynq_system_i/hwHB_0/m_axi_a_WREADY
    SLICE_X57Y116        LUT6 (Prop_lut6_I3_O)        0.326    14.330 f  zynq_system_i/hwHB_0/wide_to_narrow.data_buf[31]_i_3/O
                         net (fo=7, routed)           0.771    15.102    zynq_system_i/hwHB_0/n_4_wide_to_narrow.data_buf[31]_i_3
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  zynq_system_i/hwHB_0/full_n_i_3/O
                         net (fo=8, routed)           0.707    15.932    zynq_system_i/hwHB_0/n_4_full_n_i_3
    SLICE_X60Y102        LUT5 (Prop_lut5_I2_O)        0.124    16.056 r  zynq_system_i/hwHB_0/pout[4]_i_1/O
                         net (fo=5, routed)           0.545    16.602    zynq_system_i/hwHB_0/n_4_pout[4]_i_1
    SLICE_X61Y101        FDRE                                         r  zynq_system_i/hwHB_0/inst/hwHB_a_if_U/request_preprocessor/req_fifo/pout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    22.376    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.467 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.715    24.182    zynq_system_i/hwHB_0/aclk
    SLICE_X61Y101                                                     r  zynq_system_i/hwHB_0/inst/hwHB_a_if_U/request_preprocessor/req_fifo/pout_reg[4]/C
                         clock pessimism              0.546    24.728    
                         clock uncertainty           -0.302    24.426    
    SLICE_X61Y101        FDRE (Setup_fdre_C_CE)      -0.205    24.221    zynq_system_i/hwHB_0/inst/hwHB_a_if_U/request_preprocessor/req_fifo/pout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.221    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                  7.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zynq_system_i/dummy_hwhb_generator_0/inst/dummy_hwhb_generator_sensor_bus_if_U/bus_write/wide_to_narrow.data_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/hwHB_0/inst/hwHB_BUS_A_if_U/_inAppID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.812%)  route 0.186ns (53.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.544     1.739    zynq_system_i/dummy_hwhb_generator_0/aclk
    SLICE_X46Y73                                                      r  zynq_system_i/dummy_hwhb_generator_0/inst/dummy_hwhb_generator_sensor_bus_if_U/bus_write/wide_to_narrow.data_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.903 r  zynq_system_i/dummy_hwhb_generator_0/inst/dummy_hwhb_generator_sensor_bus_if_U/bus_write/wide_to_narrow.data_buf_reg[0]/Q
                         net (fo=2, routed)           0.186     2.089    zynq_system_i/hwHB_0/s_axi_BUS_A_WDATA[0]
    SLICE_X50Y73         FDRE                                         r  zynq_system_i/hwHB_0/inst/hwHB_BUS_A_if_U/_inAppID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.805     2.178    zynq_system_i/hwHB_0/aclk
    SLICE_X50Y73                                                      r  zynq_system_i/hwHB_0/inst/hwHB_BUS_A_if_U/_inAppID_reg[0]/C
                         clock pessimism             -0.183     1.995    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.059     2.054    zynq_system_i/hwHB_0/inst/hwHB_BUS_A_if_U/_inAppID_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.000  17.424  RAMB36_X2Y19   zynq_system_i/cache_module_0/inst/cache_module_U/buff_U/cache_module_buff_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X38Y133  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X26Y130  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.889ns  (logic 0.580ns (5.865%)  route 9.309ns (94.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 23.963 - 20.000 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.679     4.560    zynq_system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y75                                                      r  zynq_system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.016 r  zynq_system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=21, routed)          2.731     7.747    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/aresetn
    SLICE_X36Y132        LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/S_AXI_AID_Q[1]_i_1/O
                         net (fo=283, routed)         6.578    14.449    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1
    SLICE_X40Y44         FDPE                                         f  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    22.376    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.467 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        1.495    23.963    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/aclk
    SLICE_X40Y44                                                      r  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.414    24.377    
                         clock uncertainty           -0.302    24.075    
    SLICE_X40Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    23.716    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         23.716    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  9.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.585%)  route 0.132ns (48.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.648     1.843    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/aclk
    SLICE_X27Y131                                                     r  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y131        FDPE (Prop_fdpe_C_Q)         0.141     1.984 f  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     2.117    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST
    SLICE_X29Y131        FDCE                                         f  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4895, routed)        0.921     2.294    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/aclk
    SLICE_X29Y131                                                     r  zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.416     1.878    
    SLICE_X29Y131        FDCE (Remov_fdce_C_CLR)     -0.092     1.786    zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.330    





