<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="pip_kernel" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="out" src_type="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1" hw_interface="AXI-Stream" hw_name="out_V" hw_bitwidth="8" hw_size_or_depth="1"/>
      <arg id="1" access_type="r" src_name="points" src_type="stream&lt;ap_fixed&lt;18, 10, AP_RND, AP_SAT, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1" hw_interface="AXI-Stream" hw_name="points_V" hw_bitwidth="32" hw_size_or_depth="1"/>
      <arg id="2" access_type="r" src_name="edges_a" src_type="ap_fixed&lt;18, 10, AP_RND, AP_SAT, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="256" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x10"/>
      <arg id="3" access_type="r" src_name="edges_b" src_type="ap_fixed&lt;18, 10, AP_RND, AP_SAT, 0&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="256" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x1C"/>
      <arg id="4" access_type="r" src_name="strm_len" src_type="unsigned short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1"/>
    </args>
    <return src_type="void" src_bitwidth="0" hw_interface="" hw_name="" hw_bitwidth="0" offset="0x0"/>
  </kernel>
</root>
