# 0 "/home/kavin/zephyrproject/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/kavin/zephyrproject/zephyr/boards/silabs/radio_boards/xg24_ek2703atest/xg24_ek2703atest.dts" 1






/dts-v1/;
# 1 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24b220f1536im48.dtsi" 1 3 4






# 1 "/home/kavin/zephyrproject/zephyr/dts/common/mem.h" 1 3 4
# 8 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24b220f1536im48.dtsi" 2 3 4
# 1 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24.dtsi" 1 3 4






# 1 "/home/kavin/zephyrproject/zephyr/dts/arm/armv8-m.dtsi" 1 3 4


# 1 "/home/kavin/zephyrproject/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "/home/kavin/zephyrproject/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "/home/kavin/zephyrproject/zephyr/dts/arm/armv8-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v8m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv8m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 8 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24.dtsi" 2 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 9 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24.dtsi" 2 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 10 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24.dtsi" 2 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 9 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 1 3 4
# 19 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "/home/kavin/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 20 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 2 3 4
# 10 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 2 3 4
# 11 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24.dtsi" 2 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/xg24-clock.h" 1 3 4
# 14 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/xg24-clock.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/common-clock.h" 1 3 4
# 15 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/xg24-clock.h" 2 3 4
# 12 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24.dtsi" 2 3 4
# 1 "/home/kavin/zephyrproject/zephyr/dts/common/freq.h" 1 3 4
# 13 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24.dtsi" 2 3 4

/ {
 chosen {
  zephyr,flash-controller = &msc;
  zephyr,entropy = &se;
 };

 clocks {
  hfxort: hfxort {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfxo>;
  };
  hfrcodpllrt: hfrcodpllrt {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfrcodpll>;
  };
  sysclk: sysclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfrcodpll>;
  };
  hclk: hclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&sysclk>;

   clock-div = <1>;
  };
  pclk: pclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hclk>;

   clock-div = <2>;
  };
  lspclk: lspclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&pclk>;

   clock-div = <2>;
  };
  hclkdiv1024: hclkdiv1024 {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hclk>;

   clock-div = <1024>;
  };
  traceclk: traceclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&sysclk>;

   clock-div = <1>;
  };
  em01grpaclk: em01grpaclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfrcodpll>;
  };
  em01grpcclk: em01grpcclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfrcodpll>;
  };
  iadcclk: iadcclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&em01grpaclk>;
  };
  em23grpaclk: em23grpaclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  em4grpaclk: em4grpaclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  sysrtcclk: sysrtcclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  wdog0clk: wdog0clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  wdog1clk: wdog1clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  pcnt0clk: pcnt0clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&em23grpaclk>;
  };
  eusart0clk: eusart0clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&em01grpcclk>;
  };
  systickclk: systickclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hclk>;
  };
  vdac0clk: vdac0clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&em01grpaclk>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m33";
   reg = <0>;
   cpu-power-states = <&pstate_em1 &pstate_em2 &pstate_em3>;
  };

  power-states {




   pstate_em1: em1 {
    compatible = "zephyr,power-state";
    power-state-name = "runtime-idle";
    min-residency-us = <4>;

    exit-latency-us = <2>;
   };





   pstate_em2: em2 {
    compatible = "zephyr,power-state";
    power-state-name = "suspend-to-idle";
    min-residency-us = <260>;
    exit-latency-us = <250>;
   };







   pstate_em3: em3 {
    compatible = "zephyr,power-state";
    power-state-name = "standby";
    min-residency-us = <20000>;
    exit-latency-us = <2000>;
   };
  };
 };

 sram0: memory@20000000 {
  device_type = "memory";
  compatible = "mmio-sram";
 };

 soc {
  cmu: clock@50008000 {
   compatible = "silabs,series-clock";
   reg = <0x50008000 0x4000>;
   interrupts = <47 0>;
   interrupt-names = "cmu";
   status = "okay";
   #clock-cells = <2>;
  };

  fsrco: fsrco@50018000 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   reg = <0x50018000 0x4000>;
   clock-frequency = <((20) * 1000 * 1000)>;
  };

  clk_hfxo: hfxo: hfxo@5a004000 {
   #clock-cells = <0>;
   compatible = "silabs,hfxo";
   reg = <0x5a004000 0x4000>;
   interrupts = <44 0>;
   interrupt-names = "hfxo";
   clock-frequency = <((39) * 1000 * 1000)>;
   ctune = <140>;
   precision = <50>;
   status = "disabled";
  };

  lfxo: lfxo@50020000 {
   #clock-cells = <0>;
   compatible = "silabs,series2-lfxo";
   reg = <0x50020000 0x4000>;
   clock-frequency = <32768>;
   ctune = <63>;
   precision = <50>;
   timeout = <4096>;
   status = "disabled";
  };

  hfrcodpll: hfrcodpll@50010000 {
   #clock-cells = <0>;
   compatible = "silabs,series2-hfrcodpll";
   reg = <0x50010000 0x4000>;
   clock-frequency = <((19) * 1000 * 1000)>;
  };

  hfrcoem23: hfrcoem23@5a000000 {
   #clock-cells = <0>;
   compatible = "silabs,series2-hfrcoem23";
   reg = <0x5a000000 0x4000>;
   clock-frequency = <((19) * 1000 * 1000)>;
  };

  lfrco: lfrco@50024000 {
   #clock-cells = <0>;
   compatible = "silabs,series2-lfrco";
   reg = <0x50024000 0x4000>;
   clock-frequency = <32768>;
  };

  ulfrco: ulfrco@50028000 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   reg = <0x50028000 0x4000>;
   clock-frequency = <1000>;
  };

  clkin0: clkin0@5003c46c {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   reg = <0x5003c46c 0x4>;
   clock-frequency = <((38) * 1000 * 1000)>;
  };

  msc: flash-controller@50030000 {
   compatible = "silabs,gecko-flash-controller";
   reg = <0x50030000 0x3148>;
   interrupts = <50 0>;

   #address-cells = <1>;
   #size-cells = <1>;

   flash0: flash@8000000 {
    compatible = "soc-nv-flash";
    write-block-size = <4>;
    erase-block-size = <8192>;
   };
  };

  usart0: usart@5005c000 {
   compatible = "silabs,gecko-usart";
   reg = <0x5005C000 0x306c>;
   interrupts = <9 0>, <10 0>;
   interrupt-names = "rx", "tx";
   peripheral-id = <0>;
   clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((9) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 3>;
   status = "disabled";
  };

  eusart0: eusart@5b010000 {
   compatible = "silabs,gecko-spi-eusart";
   reg = <0x5B010000 0x4000>;
   interrupts = <11 0>, <12 0>;
   interrupt-names = "rx", "tx";
   clocks = <&cmu ((((1) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((22) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 21>;
   status = "disabled";
  };

  eusart1: eusart@500a0000 {
   compatible = "silabs,gecko-spi-eusart";
   reg = <0x500A0000 0x4000>;
   interrupts = <13 0>, <14 0>;
   interrupt-names = "rx", "tx";
   clocks = <&cmu ((((1) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((23) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 10>;
   status = "disabled";
  };

  burtc0: burtc@50064000 {
   compatible = "silabs,gecko-burtc";
   reg = <0x50064000 0x3034>;
   interrupts = <17 0>;
   clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((29) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 13>;
   status = "disabled";
  };

  se: semailbox@5c021000 {
   compatible = "silabs,gecko-semailbox";
   reg = <0x5c021000 0x1000>;
   status = "disabled";
   interrupts = <64 3>, <65 3>, <66 3>;
   interrupt-names = "SETAMPERHOST", "SEMBRX", "SEMBTX";
  };

  i2c0: i2c@5b000000 {
   compatible = "silabs,gecko-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x5b000000 0x3044>;
   interrupts = <27 0>;
   clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((14) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 4>;
   status = "disabled";
  };

  sysrtc0: stimer0: sysrtc@500a8000 {
   compatible = "silabs,gecko-stimer";
   reg = <0x500a8000 0x3054>;
   interrupts = <67 0>, <68 0>;
   interrupt-names = "sysrtc_app", "sysrtc_seq";
   clock-frequency = <32768>;
   prescaler = <1>;
   clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((30) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 19>;
   status = "disabled";
  };

  gpio: gpio@5003c000 {
   compatible = "silabs,gecko-gpio";
   reg = <0x5003c000 0x440>;
   interrupts = <26 2>, <25 2>;
   interrupt-names = "GPIO_EVEN", "GPIO_ODD";
   clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((26) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 3>;

   ranges;
   #address-cells = <1>;
   #size-cells = <1>;

   gpioa: gpio@5003c030 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003c030 0x30>;
    peripheral-id = <0>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

   gpiob: gpio@5003c060 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003c060 0x30>;
    peripheral-id = <1>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

   gpioc: gpio@5003c090 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003c090 0x30>;
    peripheral-id = <2>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

   gpiod: gpio@5003c0C0 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003c0C0 0x30>;
    peripheral-id = <3>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };
  };

  pinctrl: pin-controller@5003c440 {
   compatible = "silabs,dbus-pinctrl";
   reg = <0x5003c440 0xbc0>;
  };

  dma0: dma@40040000 {
   compatible = "silabs,ldma";
   reg = <0x40040000 0x4000>;
   interrupts = <21 0>;
   #dma-cells = <3>;
   dma_channels = <8>;
   status = "disabled";
  };

  wdog0: wdog@5b004000 {
   compatible = "silabs,gecko-wdog";
   reg = <0x5b004000 0x2C>;
   peripheral-id = <0>;
   interrupts = <42 0>;
   clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((13) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 16>;
   status = "disabled";
  };

  wdog1: wdog@5b008000 {
   compatible = "silabs,gecko-wdog";
   reg = <0x5b008000 0x2C>;
   peripheral-id = <1>;
   interrupts = <43 0>;
   clocks = <&cmu ((((1) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((17) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 17>;
   status = "disabled";
  };

  adc0: adc@59004000 {
   compatible = "silabs,gecko-iadc";
   reg = <0x59004000 0x4000>;
   interrupts = <49 0>;
   clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((10) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 15>;
   status = "disabled";
   #io-channel-cells = <1>;
  };

  dcdc: dcdc@50094000 {
   compatible = "silabs,series2-dcdc";
   reg = <0x50094000 0x4000>;
   interrupts = <53 0>;
   status = "disabled";
  };
 };


 bt_hci_silabs: bt_hci_silabs {
  compatible = "silabs,bt-hci-efr32";
  status = "disabled";
 };
};

/ {
 hwinfo: hwinfo {
  compatible = "silabs,gecko-hwinfo";
  status = "disabled";
 };

};

&nvic {
 arm,num-irq-priority-bits = <4>;
};
# 9 "/home/kavin/zephyrproject/zephyr/dts/arm/silabs/efr32mg24b220f1536im48.dtsi" 2 3 4

/ {
 sram0: memory@20000000 {
  reg = <0x20000000 ((256) * 1024)>;
 };

 soc {
  compatible = "silabs,efr32mg24b220f1536im48",
      "silabs,efr32mg24", "silabs,efr32",
      "simple-bus";
 };
};

&flash0 {
 reg = <0x08000000 ((1536) * 1024)>;
};
# 9 "/home/kavin/zephyrproject/zephyr/boards/silabs/radio_boards/xg24_ek2703atest/xg24_ek2703atest.dts" 2
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 10 "/home/kavin/zephyrproject/zephyr/boards/silabs/radio_boards/xg24_ek2703atest/xg24_ek2703atest.dts" 2
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/regulator/silabs_dcdc.h" 1 3 4
# 11 "/home/kavin/zephyrproject/zephyr/boards/silabs/radio_boards/xg24_ek2703atest/xg24_ek2703atest.dts" 2
# 1 "/home/kavin/zephyrproject/zephyr/boards/silabs/radio_boards/xg24_ek2703atest/xg24_ek2703atest-pinctrl.dtsi" 1






# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs/xg24-pinctrl.h" 1 3 4
# 14 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs/xg24-pinctrl.h" 3 4
# 1 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs-pinctrl-dbus.h" 1 3 4
# 15 "/home/kavin/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs/xg24-pinctrl.h" 2 3 4
# 8 "/home/kavin/zephyrproject/zephyr/boards/silabs/radio_boards/xg24_ek2703atest/xg24_ek2703atest-pinctrl.dtsi" 2

&pinctrl {
 usart0_default: usart0_default {
  group0 {
   pins = <((((0x0) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x5) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((184) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((4) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((6) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
   drive-push-pull;
   output-high;
  };
  group1 {
   pins = <((((0x0) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x6) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((184) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((2) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((4) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
   input-enable;
   silabs,input-filter;
  };
 };
        i2c0_default: i2c0_default {
                group0 {
                        pins = <((((0x1) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x4) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((42) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((0) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((1) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>, <((((0x1) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x5) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((42) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((1) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((2) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
                        drive-open-drain;
                        bias-pull-up;
                };
        };

};
# 12 "/home/kavin/zephyrproject/zephyr/boards/silabs/radio_boards/xg24_ek2703atest/xg24_ek2703atest.dts" 2

/ {
 model = "Silicon Labs BRD4187C (Mighty Gecko 24 Radio Board)";
 compatible = "silabs,xg24_rb4187c", "silabs,efr32mg24";

 chosen {
  zephyr,console = &usart0;
  zephyr,shell-uart = &usart0;
  zephyr,uart-pipe = &usart0;
  zephyr,sram = &sram0;
  zephyr,flash = &flash0;
  zephyr,code-partition = &slot0_partition;
  zephyr,bt-hci = &bt_hci_silabs;
  zephyr,bt-c2h-uart = &usart0;
 };


 aliases {
  led0 = &led0;
  led1 = &led1;
  sw0 = &button0;
  sw1 = &button1;
  watchdog0 = &wdog0;
 };

 leds {
  compatible = "gpio-leds";
  led0: led_0 {
   gpios = <&gpioa 4 (0 << 0)>;
   label = "LED 0";
  };
  led1: led_1 {
   gpios = <&gpioa 7 (0 << 0)>;
   label = "LED 1";
  };
 };

 buttons {
  compatible = "gpio-keys";
  button0: button_0 {
   gpios = <&gpiob 2 (1 << 0)>;
   label = "User Push Button 0";
   zephyr,code = <11>;
  };
  button1: button_1 {
   gpios = <&gpiob 3 (1 << 0)>;
   label = "User Push Button 1";
   zephyr,code = <2>;
  };
 };

};

&cpu0 {
 clock-frequency = <78000000>;
};

&pstate_em3 {
 status = "disabled";
};

&hfxo {
 status = "okay";
 ctune = <95>;
 precision = <50>;
};

&lfxo {
 status = "okay";
 ctune = <44>;
 precision = <50>;
};

&hfrcodpll {
 clock-frequency = <((78) * 1000 * 1000)>;
 clocks = <&hfxo>;
 dpll-n = <3839>;
 dpll-m = <1919>;
 dpll-edge = "fall";
 dpll-lock = "phase";
 dpll-autorecover;
};

&em23grpaclk {
 clocks = <&lfxo>;
};

&em4grpaclk {
 clocks = <&lfxo>;
};

&sysrtcclk {
 clocks = <&lfxo>;
};

&wdog0clk {
 clocks = <&lfxo>;
};

&wdog1clk {
 clocks = <&lfxo>;
};

&usart0 {
 current-speed = <115200>;
 pinctrl-0 = <&usart0_default>;
 pinctrl-names = "default";
 status = "okay";
};

&gpio {
 location-swo = <0>;
 status = "okay";
};

&gpioa {
 status = "okay";
};

&gpiob {
 status = "okay";

 board-controller-enable {
  gpio-hog;
  gpios = <0 (0 << 0)>;
  output-high;
 };
};

&gpioc {
 status = "okay";
};

&gpiod {
 status = "okay";
};

&wdog0 {
 status = "okay";
};

&sysrtc0 {
 status = "okay";
};

&se {
 status = "okay";
};

&dcdc {
 status = "okay";
 regulator-boot-on;
 regulator-initial-mode = <0>;
 silabs,pfmx-peak-current-milliamp = <100>;
};

&flash0 {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;


  boot_partition: partition@0 {
   label = "mcuboot";
   reg = <0x0 ((48) * 1024)>;
   read-only;
  };


  slot0_partition: partition@c000 {
   label = "image-0";
   reg = <0x0000c000 0x000B4000>;
  };


  slot1_partition: partition@C0000 {
   label = "image-1";
   reg = <0x000C0000 0x000B4000>;
  };


  scratch_partition: partition@174000 {
   label = "image-scratch";
   reg = <0x00174000 ((32) * 1024)>;
  };


  storage_partition: partition@17c000 {
   label = "storage";
   reg = <0x0017c000 ((16) * 1024)>;
  };
 };
};

&bt_hci_silabs {
 status = "okay";
};
# 0 "<command-line>" 2
# 1 "./capsense2.overlay" 1
&pinctrl {
    i2c0_scl_pin: i2c0_scl_pin {
        pinmux = <&gpiob 4 (0 << 0)>;
        bias-pull-up;
    };

    i2c0_sda_pin: i2c0_sda_pin {
        pinmux = <&gpiob 5 (0 << 0)>;
        bias-pull-up;
    };
};


&i2c0{
    compatible = "silabs,gecko-i2c";
    pinctrl-0 = <&i2c0_default>;
    pinctrl-names = "default";
    clock-frequency = <100000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    capsense2: cap1114@28 {
        compatible ="capsense2,cap1114";
        reg = <0x28>;
        status = "okay";
        int-gpios = <&gpiob 1 ((1 << 4) | (1 << 0))>;
        rst-gpios = <&gpioc 8 ((1 << 4) | (0 << 0))>;
    };

 };
# 0 "<command-line>" 2
# 1 "/home/kavin/zephyrproject/zephyr/misc/empty_file.c"
