// Seed: 1964928671
`timescale 1 ps / 1 ps `default_nettype id_4
module module_0 (
    input id_0,
    output wand id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input logic id_6
);
  assign id_1[1] = id_2;
  type_13 id_7 (
      .id_0(1),
      .id_1(id_2),
      .id_2(""),
      .id_3(1),
      .id_4(1)
  );
  logic id_8;
endmodule
