0.6
2019.2
Nov  6 2019
21:42:20
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sim_1/new/test.v,1620529811,verilog,,,,test,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/ReLu.v,1626618828,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/clock_divider.v,,ReLu,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/clock_divider.v,1620548764,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/control_counter.v,,clock_divider,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/control_counter.v,1626392510,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/convolucion.v,,control_counter;counter_col;counter_row,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/convolucion.v,1626621168,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/convolution.v,,convolucion,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/convolution.v,1626633698,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/counter.v,,convolution,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/counter.v,1626618754,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/memory_filter.v,,counter,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/memory_filter.v,1620550351,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/memory_image.v,,memory_filter,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/memory_image.v,1626554607,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/memory_rstl_conv.v,,memory_image,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/memory_rstl_conv.v,1626390654,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/quantization.v,,memory_rstl_conv,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sources_1/new/quantization.v,1620591045,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_9/project_9.srcs/sim_1/new/test.v,,quantization,,,,,,,,
