Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 29 18:59:00 2024
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_methodology -file CPU_system_wrapper_methodology_drc_routed.rpt -pb CPU_system_wrapper_methodology_drc_routed.pb -rpx CPU_system_wrapper_methodology_drc_routed.rpx
| Design       : CPU_system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+---------------------------------------------+------------+
| Rule   | Severity | Description                                 | Violations |
+--------+----------+---------------------------------------------+------------+
| XDCB-5 | Warning  | Runtime inefficient way to find pin objects | 1          |
+--------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


