0.7
2020.2
May 21 2025
22:59:56
/home/Sol/Digital-System-Design-II/writeback/writeback.sim/sim_1/synth/timing/xsim/WriteBackTB_time_synth.v,1762812462,verilog,,,,glbl;writeback,,,../../../../../../../Xilinx/Vivado/2025.1/data/rsb/busdef,,,,,
/home/Sol/Digital-System-Design-II/writeback/writeback.srcs/sim_1/new/writebackTB.vhd,1762804975,vhdl,,,,writebacktb,,,,,,,,
