#type TCON_TV
#base TCON_TV0 0x05470000
TV_GCTL_REG; 0x0000; TV Global Control Register
TV_GINT0_REG; 0x0004; TV Global Interrupt Register0
TV_GINT1_REG; 0x0008; TV Global Interrupt Register1
TV_SRC_CTL_REG; 0x0040; TV Source Control Register
TV_CTL_REG; 0x0090; TV Control Register
TV_BASIC0_REG; 0x0094; TV Basic Timing Register0
TV_BASIC1_REG; 0x0098; TV Basic Timing Register1
TV_BASIC2_REG; 0x009C; TV Basic Timing Register2
TV_BASIC3_REG; 0x00A0; TV Basic Timing Register3
TV_BASIC4_REG; 0x00A4; TV Basic Timing Register4
TV_BASIC5_REG; 0x00A8; TV Basic Timing Register5
TV_IO_POL_REG; 0x00B8; TV SYNC Signal Polarity Register was: 0x0088
TV_IO_TRI_REG; 0x00BC; TV SYNC Signal IO Control Register was: 0x008C
TV_DEBUG_REG; 0x00FC; TV Debug Register
TV_CEU_CTL_REG; 0x0100; TV CEU Control Register
TV_CEU_COEF_MUL_REG; 0x0110 11; TV CEU Coefficient Register0 0x0110+N*0x04(N=0�10)
TV_CEU_COEF_RANG_REG; 0x0140 3; TV CEU Coefficient Register2 0x0140+N*0x04(N=0�2)
TV_SAFE_PERIOD_REG; 0x01F0; TV Safe Period Register
TV_FILL_CTL_REG; 0x0300; TV Fill Data Control Register
TV_FILL_BEGIN_REG0; 0x0304  ; TV Fill Data Begin Register 0x0304+N*0x0C(N=0–2
TV_FILL_END_REG0; 0x0308  ; TV Fill Data End Register 0x0308+N*0x0C(N=0–2)
TV_FILL_DATA_REG0; 0x030C  ; TV Fill Data Value Register 0x030C+N*0x0C(N=0–2)
TV_FILL_BEGIN_REG1; 0x0310  ; TV Fill Data Begin Register 0x0304+N*0x0C(N=0–2
TV_FILL_END_REG1; 0x0314  ; TV Fill Data End Register 0x0308+N*0x0C(N=0–2)
TV_FILL_DATA_REG1; 0x0318  ; TV Fill Data Value Register 0x030C+N*0x0C(N=0–2)
TV_FILL_BEGIN_REG2; 0x031C  ; TV Fill Data Begin Register 0x0304+N*0x0C(N=0–2
TV_FILL_END_REG2; 0x0320  ; TV Fill Data End Register 0x0308+N*0x0C(N=0–2)
TV_FILL_DATA_REG2; 0x0324  ;TV Fill Data Value Register 0x030C+N*0x0C(N=0–2)
TV_DATA_IO_POL0_REG; 0x0330; TCON Data IO Polarity Control0
TV_DATA_IO_POL1_REG; 0x0334; TCON Data IO Polarity Control1
TV_DATA_IO_TRI0_REG; 0x0338; TCON Data IO Enable Control0
TV_DATA_IO_TRI1_REG; 0x033C; TCON Data IO Enable Control1
TV_PIXELDEPTH_MODE_REG; 0x0340; TV Pixeldepth Mode Control Register
