{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 15:23:54 2018 " "Info: Processing started: Wed May 23 15:23:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off S3 -c S3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off S3 -c S3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SOTR3 S3 14.868 ns Longest " "Info: Longest tpd from source pin \"SOTR3\" to destination pin \"S3\" is 14.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns SOTR3 1 PIN PIN_208 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_208; Fanout = 1; PIN Node = 'SOTR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOTR3 } "NODE_NAME" } } { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S3/S3.bdf" { { 424 40 208 440 "SOTR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.368 ns) + CELL(0.455 ns) 7.746 ns inst17~169 2 COMB LCCOMB_X18_Y1_N6 2 " "Info: 2: + IC(6.368 ns) + CELL(0.455 ns) = 7.746 ns; Loc. = LCCOMB_X18_Y1_N6; Fanout = 2; COMB Node = 'inst17~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.823 ns" { SOTR3 inst17~169 } "NODE_NAME" } } { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S3/S3.bdf" { { 248 528 592 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 8.229 ns inst3~79 3 COMB LCCOMB_X18_Y1_N10 1 " "Info: 3: + IC(0.305 ns) + CELL(0.178 ns) = 8.229 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 1; COMB Node = 'inst3~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { inst17~169 inst3~79 } "NODE_NAME" } } { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S3/S3.bdf" { { 240 680 744 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 8.712 ns inst3~80 4 COMB LCCOMB_X18_Y1_N20 1 " "Info: 4: + IC(0.305 ns) + CELL(0.178 ns) = 8.712 ns; Loc. = LCCOMB_X18_Y1_N20; Fanout = 1; COMB Node = 'inst3~80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { inst3~79 inst3~80 } "NODE_NAME" } } { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S3/S3.bdf" { { 240 680 744 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 9.574 ns inst~266 5 COMB LCCOMB_X18_Y1_N28 1 " "Info: 5: + IC(0.317 ns) + CELL(0.545 ns) = 9.574 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 1; COMB Node = 'inst~266'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { inst3~80 inst~266 } "NODE_NAME" } } { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S3/S3.bdf" { { 256 792 896 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(2.890 ns) 14.868 ns S3 6 PIN PIN_142 0 " "Info: 6: + IC(2.404 ns) + CELL(2.890 ns) = 14.868 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'S3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { inst~266 S3 } "NODE_NAME" } } { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S3/S3.bdf" { { 320 912 1088 336 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.169 ns ( 34.77 % ) " "Info: Total cell delay = 5.169 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.699 ns ( 65.23 % ) " "Info: Total interconnect delay = 9.699 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.868 ns" { SOTR3 inst17~169 inst3~79 inst3~80 inst~266 S3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.868 ns" { SOTR3 {} SOTR3~combout {} inst17~169 {} inst3~79 {} inst3~80 {} inst~266 {} S3 {} } { 0.000ns 0.000ns 6.368ns 0.305ns 0.305ns 0.317ns 2.404ns } { 0.000ns 0.923ns 0.455ns 0.178ns 0.178ns 0.545ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 15:23:54 2018 " "Info: Processing ended: Wed May 23 15:23:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
