Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\IP\param_ram4096x8_buf.ip --block-symbol-file --output-directory=E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\IP\param_ram4096x8_buf --family="Arria 10" --part=10AX027H4F34E3SG
: param_ram4096x8_buf.ram_2port_0: Targeting device family: Arria 10.
: param_ram4096x8_buf.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\IP\param_ram4096x8_buf.ip --synthesis=VERILOG --output-directory=E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\IP\param_ram4096x8_buf --family="Arria 10" --part=10AX027H4F34E3SG
: param_ram4096x8_buf.ram_2port_0: Targeting device family: Arria 10.
: param_ram4096x8_buf.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: param_ram4096x8_buf: "Transforming system: param_ram4096x8_buf"
Info: param_ram4096x8_buf: "Naming system components in system: param_ram4096x8_buf"
Info: param_ram4096x8_buf: "Processing generation queue"
Info: param_ram4096x8_buf: "Generating: param_ram4096x8_buf"
Info: param_ram4096x8_buf: "Generating: param_ram4096x8_buf_ram_2port_181_bto3lla"
Info: param_ram4096x8_buf: Done "param_ram4096x8_buf" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in param_ram4096x8_buf. No files generated.
Info: Finished: Generate IP Core Documentation
