Analysis & Synthesis report for skeleton
Mon Dec 09 23:49:36 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated
 19. Source assignments for vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated
 20. Source assignments for vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated
 21. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 22. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 24. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 25. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 27. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor
 31. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc
 32. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[0].euqal0
 33. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[1].euqal0
 34. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[2].euqal0
 35. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[3].euqal0
 36. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[4].euqal0
 37. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[5].euqal0
 38. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[6].euqal0
 39. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[7].euqal0
 40. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[8].euqal0
 41. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[9].euqal0
 42. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[10].euqal0
 43. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[11].euqal0
 44. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[12].euqal0
 45. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[13].euqal0
 46. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[14].euqal0
 47. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[15].euqal0
 48. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[16].euqal0
 49. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[17].euqal0
 50. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[18].euqal0
 51. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[19].euqal0
 52. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[20].euqal0
 53. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[21].euqal0
 54. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[22].euqal0
 55. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[23].euqal0
 56. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[24].euqal0
 57. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[25].euqal0
 58. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[26].euqal0
 59. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[27].euqal0
 60. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[28].euqal0
 61. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[29].euqal0
 62. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[30].euqal0
 63. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[31].euqal0
 64. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq1
 65. Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq2
 66. Parameter Settings for User Entity Instance: vga_controller:vga_ins|squareRender:render1
 67. Parameter Settings for User Entity Instance: vga_controller:vga_ins|squareRender:render1|initializer:init1
 68. Parameter Settings for User Entity Instance: vga_controller:vga_ins|printScore:render2
 69. Parameter Settings for User Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1
 70. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 71. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1
 72. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|lpm_divide:Div2
 73. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2
 74. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|lpm_divide:Div0
 75. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1
 76. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod2
 77. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|lpm_divide:Div1
 78. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1
 79. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2
 80. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0
 81. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod1
 82. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod0
 83. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1
 84. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0
 85. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0
 86. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0
 87. altpll Parameter Settings by Entity Instance
 88. altsyncram Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit"
 90. Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|counter:myCounter2Hz"
 91. Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|reachedBottom:reachedBottom1"
 92. Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1"
 93. Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|initializer:init1|Random_3:getRan1"
 94. Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|reachedBottom:reachedBottom2"
 95. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:adder2"
 96. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:adder1"
 97. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[11].myDffe"
 98. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[10].myDffe"
 99. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[9].myDffe"
100. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[8].myDffe"
101. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[7].myDffe"
102. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[6].myDffe"
103. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[5].myDffe"
104. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[4].myDffe"
105. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[3].myDffe"
106. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[2].myDffe"
107. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[1].myDffe"
108. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[0].myDffe"
109. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq2"
110. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq1"
111. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[31].euqal0"
112. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[30].euqal0"
113. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[29].euqal0"
114. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[28].euqal0"
115. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[27].euqal0"
116. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[26].euqal0"
117. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[25].euqal0"
118. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[24].euqal0"
119. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[23].euqal0"
120. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[22].euqal0"
121. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[21].euqal0"
122. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[20].euqal0"
123. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[19].euqal0"
124. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[18].euqal0"
125. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[17].euqal0"
126. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[16].euqal0"
127. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[15].euqal0"
128. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[14].euqal0"
129. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[13].euqal0"
130. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[12].euqal0"
131. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[11].euqal0"
132. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[10].euqal0"
133. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[9].euqal0"
134. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[8].euqal0"
135. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[7].euqal0"
136. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[6].euqal0"
137. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[5].euqal0"
138. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[4].euqal0"
139. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[3].euqal0"
140. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[2].euqal0"
141. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[1].euqal0"
142. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[0].euqal0"
143. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder"
144. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor"
145. Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu"
146. Port Connectivity Checks: "VGA_Audio_PLL:p1"
147. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
148. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
149. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
150. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
151. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
152. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3"
153. Port Connectivity Checks: "lcd:mylcd"
154. Port Connectivity Checks: "converter:myConverter"
155. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
156. Port Connectivity Checks: "pll:div"
157. Post-Synthesis Netlist Statistics for Top Partition
158. Elapsed Time Per Partition
159. Analysis & Synthesis Messages
160. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 09 23:49:36 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,017                                      ;
;     Total combinational functions  ; 8,877                                       ;
;     Dedicated logic registers      ; 2,156                                       ;
; Total registers                    ; 2156                                        ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,725,888                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.mif                       ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.mif                       ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v                ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Reset_Delay.v                  ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v                     ;         ;
; PS2_Interface.v                  ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Interface.v                ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Controller.v               ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v                          ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/lcd.sv                         ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Hexadecimal_To_Seven_Segment.v ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v                         ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Altera_UP_PS2_Data_In.v        ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Altera_UP_PS2_Command_Out.v    ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v               ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/video_sync_generator.v         ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v                    ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v                     ;         ;
; lab7_img_data.mif                ; yes             ; User Memory Initialization File  ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/lab7_img_data.mif              ;         ;
; lab7_img_index.mif               ; yes             ; User Memory Initialization File  ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/lab7_img_index.mif             ;         ;
; converter.v                      ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/converter.v                    ;         ;
; reachedBottom.v                  ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBottom.v                ;         ;
; reachedBond.v                    ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBond.v                  ;         ;
; initializer.v                    ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v                  ;         ;
; curSquares.v                     ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v                   ;         ;
; squareRender.v                   ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v                 ;         ;
; counter.v                        ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/counter.v                      ;         ;
; rotated.v                        ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v                      ;         ;
; printScore.v                     ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v                   ;         ;
; curScore.v                       ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v                     ;         ;
; setScore.v                       ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/setScore.v                     ;         ;
; Random_3.v                       ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Random_3.v                     ;         ;
; autoDown.v                       ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/autoDown.v                     ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v                      ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v                          ;         ;
; dffe_ref.v                       ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dffe_ref.v                     ;         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/alu.v                          ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/decoder.v                      ;         ;
; controller.v                     ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/controller.v                   ;         ;
; PC.v                             ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PC.v                           ;         ;
; frequency_divider.v              ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/frequency_divider.v            ;         ;
; equal.v                          ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/equal.v                        ;         ;
; leleProcessor.v                  ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v                ;         ;
; getScoreCpu.v                    ; yes             ; User Verilog HDL File            ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/getScoreCpu.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf                                                        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/aglobal160.inc                                                    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/stratix_pll.inc                                                   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/stratixii_pll.inc                                                 ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/cycloneii_pll.inc                                                 ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/pll_altpll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altram.inc                                                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;
; db/altsyncram_ekc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_ekc1.tdf         ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/decode_aaa.tdf              ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/mux_1pb.tdf                 ;         ;
; db/altsyncram_bs91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_bs91.tdf         ;         ;
; db/altsyncram_m4i1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_m4i1.tdf         ;         ;
; db/altsyncram_pjc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_pjc1.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/lpm_divide.tdf                                                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/abs_divider.inc                                                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/sign_div_unsign.inc                                               ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_lcm.tdf          ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_anh.tdf     ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_8af.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_0jm.tdf          ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_olh.tdf     ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_47f.tdf           ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_uim.tdf          ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_mlh.tdf     ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf           ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_ikm.tdf          ;         ;
; db/lpm_divide_1bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_1bm.tdf          ;         ;
; db/lpm_divide_sim.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_sim.tdf          ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_klh.tdf     ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf           ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_vim.tdf          ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_nlh.tdf     ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_27f.tdf           ;         ;
; db/lpm_divide_vam.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_vam.tdf          ;         ;
; db/lpm_divide_g9m.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_g9m.tdf          ;         ;
; db/sign_div_unsign_5kh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_5kh.tdf     ;         ;
; db/alt_u_div_u3f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_u3f.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 10,017                                         ;
;                                             ;                                                ;
; Total combinational functions               ; 8877                                           ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 5242                                           ;
;     -- 3 input functions                    ; 2118                                           ;
;     -- <=2 input functions                  ; 1517                                           ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 8022                                           ;
;     -- arithmetic mode                      ; 855                                            ;
;                                             ;                                                ;
; Total registers                             ; 2156                                           ;
;     -- Dedicated logic registers            ; 2156                                           ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 154                                            ;
; Total memory bits                           ; 2725888                                        ;
;                                             ;                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
;                                             ;                                                ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1142                                           ;
; Total fan-out                               ; 42650                                          ;
; Average fan-out                             ; 3.63                                           ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                   ; Entity Name                  ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                          ; 8877 (0)          ; 2156 (0)     ; 2725888     ; 0            ; 0       ; 0         ; 154  ; 0            ; |skeleton                                                                                                                                                                             ; skeleton                     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                                                                           ; Hexadecimal_To_Seven_Segment ; work         ;
;    |PS2_Interface:myps2|                           ; 41 (9)            ; 38 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2                                                                                                                                                         ; PS2_Interface                ; work         ;
;       |PS2_Controller:PS2|                         ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2                                                                                                                                      ; PS2_Controller               ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                    ; Altera_UP_PS2_Data_In        ; work         ;
;    |Reset_Delay:r0|                                ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                                                              ; Reset_Delay                  ; work         ;
;    |VGA_Audio_PLL:p1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                                                            ; VGA_Audio_PLL                ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                                    ; altpll                       ; work         ;
;    |converter:myConverter|                         ; 57 (57)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|converter:myConverter                                                                                                                                                       ; converter                    ; work         ;
;    |lcd:mylcd|                                     ; 392 (392)         ; 278 (278)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                                                                   ; lcd                          ; work         ;
;    |vga_controller:vga_ins|                        ; 8346 (43)         ; 1785 (46)    ; 2725888     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                                                                      ; vga_controller               ; work         ;
;       |getScoreCpu:myCpu|                          ; 2311 (0)          ; 1006 (0)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu                                                                                                                                    ; getScoreCpu                  ; work         ;
;          |cpu:cscore1|                             ; 2311 (0)          ; 1006 (0)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1                                                                                                                        ; cpu                          ; work         ;
;             |dmem:my_dmem|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem                                                                                                           ; dmem                         ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component                                                                           ; altsyncram                   ; work         ;
;                   |altsyncram_m4i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated                                            ; altsyncram_m4i1              ; work         ;
;             |frequency_divider:fd1|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|frequency_divider:fd1                                                                                                  ; frequency_divider            ; work         ;
;             |frequency_divider:fd2|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|frequency_divider:fd2                                                                                                  ; frequency_divider            ; work         ;
;             |imem:my_imem|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem                                                                                                           ; imem                         ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component                                                                           ; altsyncram                   ; work         ;
;                   |altsyncram_bs91:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated                                            ; altsyncram_bs91              ; work         ;
;             |leleProcessor:my_processor|           ; 773 (282)         ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor                                                                                             ; leleProcessor                ; work         ;
;                |PC:myPC|                           ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC                                                                                     ; PC                           ; work         ;
;                   |dffe_ref:for1[0].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[0].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[10].myDffe|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[10].myDffe                                                            ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[11].myDffe|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[11].myDffe                                                            ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[1].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[1].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[2].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[2].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[3].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[3].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[4].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[4].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[5].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[5].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[6].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[6].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[7].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[7].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[8].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[8].myDffe                                                             ; dffe_ref                     ; work         ;
;                   |dffe_ref:for1[9].myDffe|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[9].myDffe                                                             ; dffe_ref                     ; work         ;
;                |alu:adder1|                        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:adder1                                                                                  ; alu                          ; work         ;
;                |alu:adder2|                        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:adder2                                                                                  ; alu                          ; work         ;
;                |alu:myAlu|                         ; 445 (445)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:myAlu                                                                                   ; alu                          ; work         ;
;                |controller:myc|                    ; 21 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc                                                                              ; controller                   ; work         ;
;                   |decoder:mydecoder|              ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder                                                            ; decoder                      ; work         ;
;                      |equal:for2[0].euqal0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[0].euqal0                                       ; equal                        ; work         ;
;                      |equal:for2[22].euqal0|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[22].euqal0                                      ; equal                        ; work         ;
;                      |equal:for2[3].euqal0|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[3].euqal0                                       ; equal                        ; work         ;
;                      |equal:for2[4].euqal0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[4].euqal0                                       ; equal                        ; work         ;
;                      |equal:for2[5].euqal0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[5].euqal0                                       ; equal                        ; work         ;
;                      |equal:for2[7].euqal0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[7].euqal0                                       ; equal                        ; work         ;
;                      |equal:for2[8].euqal0|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[8].euqal0                                       ; equal                        ; work         ;
;             |regfile:my_regfile|                   ; 1536 (1536)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile                                                                                                     ; regfile                      ; work         ;
;       |img_data:img_data_inst|                     ; 204 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                                                               ; img_data                     ; work         ;
;          |altsyncram:altsyncram_component|         ; 204 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                                                               ; altsyncram                   ; work         ;
;             |altsyncram_ekc1:auto_generated|       ; 204 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated                                                                ; altsyncram_ekc1              ; work         ;
;                |decode_aaa:rden_decode|            ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode                                         ; decode_aaa                   ; work         ;
;                |mux_1pb:mux2|                      ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2                                                   ; mux_1pb                      ; work         ;
;       |img_index:img_index_inst|                   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                                                             ; img_index                    ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                                                             ; altsyncram                   ; work         ;
;             |altsyncram_pjc1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated                                                              ; altsyncram_pjc1              ; work         ;
;       |lpm_divide:Mod1|                            ; 264 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1                                                                                                                                      ; lpm_divide                   ; work         ;
;          |lpm_divide_lcm:auto_generated|           ; 264 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_lcm:auto_generated                                                                                                        ; lpm_divide_lcm               ; work         ;
;             |sign_div_unsign_anh:divider|          ; 264 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                                                                            ; sign_div_unsign_anh          ; work         ;
;                |alt_u_div_8af:divider|             ; 264 (264)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                                                      ; alt_u_div_8af                ; work         ;
;       |printScore:render2|                         ; 804 (47)          ; 31 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2                                                                                                                                   ; printScore                   ; work         ;
;          |curScore:getScore1|                      ; 341 (0)           ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1                                                                                                                ; curScore                     ; work         ;
;             |lpm_divide:Div0|                      ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0                                                                                                ; lpm_divide                   ; work         ;
;                |lpm_divide_sim:auto_generated|     ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0|lpm_divide_sim:auto_generated                                                                  ; lpm_divide_sim               ; work         ;
;                   |sign_div_unsign_klh:divider|    ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                                      ; sign_div_unsign_klh          ; work         ;
;                      |alt_u_div_s6f:divider|       ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                ; alt_u_div_s6f                ; work         ;
;             |lpm_divide:Div1|                      ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1                                                                                                ; lpm_divide                   ; work         ;
;                |lpm_divide_vim:auto_generated|     ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                                  ; lpm_divide_vim               ; work         ;
;                   |sign_div_unsign_nlh:divider|    ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                      ; sign_div_unsign_nlh          ; work         ;
;                      |alt_u_div_27f:divider|       ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                ; alt_u_div_27f                ; work         ;
;             |lpm_divide:Mod0|                      ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod0                                                                                                ; lpm_divide                   ; work         ;
;                |lpm_divide_vam:auto_generated|     ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod0|lpm_divide_vam:auto_generated                                                                  ; lpm_divide_vam               ; work         ;
;                   |sign_div_unsign_klh:divider|    ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                      ; sign_div_unsign_klh          ; work         ;
;                      |alt_u_div_s6f:divider|       ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                ; alt_u_div_s6f                ; work         ;
;             |lpm_divide:Mod1|                      ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod1                                                                                                ; lpm_divide                   ; work         ;
;                |lpm_divide_vam:auto_generated|     ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod1|lpm_divide_vam:auto_generated                                                                  ; lpm_divide_vam               ; work         ;
;                   |sign_div_unsign_klh:divider|    ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                      ; sign_div_unsign_klh          ; work         ;
;                      |alt_u_div_s6f:divider|       ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                ; alt_u_div_s6f                ; work         ;
;             |lpm_divide:Mod2|                      ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2                                                                                                ; lpm_divide                   ; work         ;
;                |lpm_divide_vam:auto_generated|     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2|lpm_divide_vam:auto_generated                                                                  ; lpm_divide_vam               ; work         ;
;                   |sign_div_unsign_klh:divider|    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                      ; sign_div_unsign_klh          ; work         ;
;                      |alt_u_div_s6f:divider|       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                ; alt_u_div_s6f                ; work         ;
;             |setScore:setDigit|                    ; 48 (48)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit                                                                                              ; setScore                     ; work         ;
;          |lpm_divide:Div0|                         ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div0                                                                                                                   ; lpm_divide                   ; work         ;
;             |lpm_divide_ikm:auto_generated|        ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                                     ; lpm_divide_ikm               ; work         ;
;                |sign_div_unsign_anh:divider|       ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                                         ; sign_div_unsign_anh          ; work         ;
;                   |alt_u_div_8af:divider|          ; 220 (220)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                                   ; alt_u_div_8af                ; work         ;
;          |lpm_divide:Div1|                         ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div1                                                                                                                   ; lpm_divide                   ; work         ;
;             |lpm_divide_sim:auto_generated|        ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated                                                                                     ; lpm_divide_sim               ; work         ;
;                |sign_div_unsign_klh:divider|       ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                                                         ; sign_div_unsign_klh          ; work         ;
;                   |alt_u_div_s6f:divider|          ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                                   ; alt_u_div_s6f                ; work         ;
;          |lpm_divide:Div2|                         ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div2                                                                                                                   ; lpm_divide                   ; work         ;
;             |lpm_divide_0jm:auto_generated|        ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div2|lpm_divide_0jm:auto_generated                                                                                     ; lpm_divide_0jm               ; work         ;
;                |sign_div_unsign_olh:divider|       ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                         ; sign_div_unsign_olh          ; work         ;
;                   |alt_u_div_47f:divider|          ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|printScore:render2|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                   ; alt_u_div_47f                ; work         ;
;       |squareRender:render1|                       ; 4676 (299)        ; 672 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1                                                                                                                                 ; squareRender                 ; work         ;
;          |autoDown:fall1|                          ; 33 (33)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|autoDown:fall1                                                                                                                  ; autoDown                     ; work         ;
;          |curSquares:getPos1|                      ; 4007 (1779)       ; 630 (485)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1                                                                                                              ; curSquares                   ; work         ;
;             |reachedBottom:reachedBottom1|         ; 92 (92)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|reachedBottom:reachedBottom1                                                                                 ; reachedBottom                ; work         ;
;             |rotated:myRo|                         ; 2136 (2008)       ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo                                                                                                 ; rotated                      ; work         ;
;                |lpm_divide:Div0|                   ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0                                                                                 ; lpm_divide                   ; work         ;
;                   |lpm_divide_sim:auto_generated|  ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0|lpm_divide_sim:auto_generated                                                   ; lpm_divide_sim               ; work         ;
;                      |sign_div_unsign_klh:divider| ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh          ; work         ;
;                         |alt_u_div_s6f:divider|    ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f                ; work         ;
;                |lpm_divide:Mod0|                   ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0                                                                                 ; lpm_divide                   ; work         ;
;                   |lpm_divide_vam:auto_generated|  ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0|lpm_divide_vam:auto_generated                                                   ; lpm_divide_vam               ; work         ;
;                      |sign_div_unsign_klh:divider| ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh          ; work         ;
;                         |alt_u_div_s6f:divider|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f                ; work         ;
;          |initializer:init1|                       ; 13 (5)            ; 8 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1                                                                                                               ; initializer                  ; work         ;
;             |Random_3:getRan1|                     ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1|Random_3:getRan1                                                                                              ; Random_3                     ; work         ;
;             |lpm_divide:Mod0|                      ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0                                                                                               ; lpm_divide                   ; work         ;
;                |lpm_divide_g9m:auto_generated|     ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0|lpm_divide_g9m:auto_generated                                                                 ; lpm_divide_g9m               ; work         ;
;                   |sign_div_unsign_5kh:divider|    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0|lpm_divide_g9m:auto_generated|sign_div_unsign_5kh:divider                                     ; sign_div_unsign_5kh          ; work         ;
;                      |alt_u_div_u3f:divider|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0|lpm_divide_g9m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_u3f:divider               ; alt_u_div_u3f                ; work         ;
;          |lpm_divide:Div1|                         ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1                                                                                                                 ; lpm_divide                   ; work         ;
;             |lpm_divide_uim:auto_generated|        ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1|lpm_divide_uim:auto_generated                                                                                   ; lpm_divide_uim               ; work         ;
;                |sign_div_unsign_mlh:divider|       ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                       ; sign_div_unsign_mlh          ; work         ;
;                   |alt_u_div_07f:divider|          ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                 ; alt_u_div_07f                ; work         ;
;          |lpm_divide:Div2|                         ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2                                                                                                                 ; lpm_divide                   ; work         ;
;             |lpm_divide_uim:auto_generated|        ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2|lpm_divide_uim:auto_generated                                                                                   ; lpm_divide_uim               ; work         ;
;                |sign_div_unsign_mlh:divider|       ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                       ; sign_div_unsign_mlh          ; work         ;
;                   |alt_u_div_07f:divider|          ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                 ; alt_u_div_07f                ; work         ;
;          |lpm_divide:Mod1|                         ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1                                                                                                                 ; lpm_divide                   ; work         ;
;             |lpm_divide_1bm:auto_generated|        ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated                                                                                   ; lpm_divide_1bm               ; work         ;
;                |sign_div_unsign_mlh:divider|       ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                       ; sign_div_unsign_mlh          ; work         ;
;                   |alt_u_div_07f:divider|          ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                 ; alt_u_div_07f                ; work         ;
;          |lpm_divide:Mod2|                         ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod2                                                                                                                 ; lpm_divide                   ; work         ;
;             |lpm_divide_1bm:auto_generated|        ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod2|lpm_divide_1bm:auto_generated                                                                                   ; lpm_divide_1bm               ; work         ;
;                |sign_div_unsign_mlh:divider|       ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                       ; sign_div_unsign_mlh          ; work         ;
;                   |alt_u_div_07f:divider|          ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                 ; alt_u_div_07f                ; work         ;
;       |video_sync_generator:LTM_ins|               ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                                                         ; video_sync_generator         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------------+
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif           ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif           ;
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ALTSYNCRAM                     ; M9K  ; ROM         ; 307200       ; 8            ; --           ; --           ; 2457600 ; lab7_img_data.mif  ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM                   ; M9K  ; ROM         ; 256          ; 24           ; --           ; --           ; 6144    ; lab7_img_index.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                                                           ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                       ; Reason for Removal                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; vga_controller:vga_ins|printScore:render2|qout[2..7]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                                                                                           ; Lost fanout                                                                                                              ;
; vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[8..15,19..39]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[6]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                   ;
; vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[0..3,40..144]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[0..81,85,89,93..97,99,101,103,105,107,109..113,117,121,125..129,131,133,135,137,139,141..145,149,153,157..768] ; Stuck at GND due to stuck port data_in                                                                                   ;
; vga_controller:vga_ins|printScore:render2|qout[1]                                                                                                                                                   ; Merged with vga_controller:vga_ins|printScore:render2|qout[0]                                                            ;
; lcd:mylcd|state2[2..30]                                                                                                                                                                             ; Merged with lcd:mylcd|state2[31]                                                                                         ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                                                                                       ; Merged with lcd:mylcd|state1[10]                                                                                         ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                  ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]              ;
; vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[92,156]                                                                                                        ; Merged with vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[124]                    ;
; vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[155]                                                                                                           ; Merged with vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[154]                    ;
; vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[88,152]                                                                                                        ; Merged with vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[120]                    ;
; vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[151]                                                                                                           ; Merged with vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[150]                    ;
; vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[84,148]                                                                                                        ; Merged with vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[116]                    ;
; vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[147]                                                                                                           ; Merged with vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit|score[146]                    ;
; vga_controller:vga_ins|squareRender:render1|reachedBottom:reachedBottom2|hasReachedBottom                                                                                                           ; Merged with vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|reachedBottom:reachedBottom1|hasReachedBottom ;
; lcd:mylcd|state2[31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|state1[10]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][31]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][30]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][29]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][28]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][27]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][26]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][25]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][24]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][23]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][22]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][21]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][20]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][19]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][18]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][17]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][16]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][15]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][14]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][13]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][12]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][11]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][10]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][9]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][7]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][6]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][5]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][4]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][2]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][1]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[0][0]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                              ;
; lcd:mylcd|line2[10][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[11][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[8][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[9][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[14][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[15][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[12][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[13][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[2][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[3][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[0][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[1][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[6][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[7][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[4][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line2[5][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[1][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[0][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[3][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[2][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[5][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[4][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[7][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[6][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[9][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[8][7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[11][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[10][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[13][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[12][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[15][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; lcd:mylcd|line1[14][7]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                          ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                                                          ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                           ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                           ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                     ; Lost fanout                                                                                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                 ; Lost fanout                                                                                                              ;
; vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[18]                                                                                                                             ; Merged with vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[5]                                       ;
; Total Number of Removed Registers = 1103                                                                                                                                                            ;                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[10][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[11][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[8][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[9][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[14][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[15][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[12][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[13][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[2][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[3][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[0][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[1][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[6][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[7][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[4][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[5][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2156  ;
; Number of registers using Synchronous Clear  ; 210   ;
; Number of registers using Synchronous Load   ; 119   ;
; Number of registers using Asynchronous Clear ; 318   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1626  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                             ;
+--------------------------------------------------------------------------------+---------+
; Inverted Register                                                              ; Fan out ;
+--------------------------------------------------------------------------------+---------+
; lcd:mylcd|line1[13][5]                                                         ; 1       ;
; lcd:mylcd|line1[7][5]                                                          ; 1       ;
; lcd:mylcd|line1[15][5]                                                         ; 1       ;
; lcd:mylcd|line1[5][5]                                                          ; 1       ;
; lcd:mylcd|line1[8][5]                                                          ; 1       ;
; lcd:mylcd|line1[2][5]                                                          ; 1       ;
; lcd:mylcd|line1[10][5]                                                         ; 1       ;
; lcd:mylcd|line1[0][5]                                                          ; 1       ;
; lcd:mylcd|line1[9][5]                                                          ; 1       ;
; lcd:mylcd|line1[3][5]                                                          ; 1       ;
; lcd:mylcd|line1[11][5]                                                         ; 1       ;
; lcd:mylcd|line1[1][5]                                                          ; 1       ;
; lcd:mylcd|line1[6][5]                                                          ; 1       ;
; lcd:mylcd|line1[12][5]                                                         ; 1       ;
; lcd:mylcd|line1[14][5]                                                         ; 1       ;
; lcd:mylcd|line1[4][5]                                                          ; 1       ;
; lcd:mylcd|line2[9][5]                                                          ; 3       ;
; lcd:mylcd|line2[11][5]                                                         ; 3       ;
; lcd:mylcd|line2[15][5]                                                         ; 3       ;
; lcd:mylcd|line2[13][5]                                                         ; 3       ;
; lcd:mylcd|line2[0][5]                                                          ; 3       ;
; lcd:mylcd|line2[2][5]                                                          ; 3       ;
; lcd:mylcd|line2[6][5]                                                          ; 3       ;
; lcd:mylcd|line2[4][5]                                                          ; 3       ;
; lcd:mylcd|line2[8][5]                                                          ; 3       ;
; lcd:mylcd|line2[10][5]                                                         ; 3       ;
; lcd:mylcd|line2[14][5]                                                         ; 3       ;
; lcd:mylcd|line2[12][5]                                                         ; 3       ;
; lcd:mylcd|line2[1][5]                                                          ; 3       ;
; lcd:mylcd|line2[3][5]                                                          ; 3       ;
; lcd:mylcd|line2[7][5]                                                          ; 3       ;
; lcd:mylcd|line2[5][5]                                                          ; 3       ;
; vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[17]   ; 10      ;
; vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[5]    ; 9       ;
; vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[6]    ; 9       ;
; vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[4]    ; 9       ;
; vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|centralPoint[2] ; 8       ;
; vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|centralPoint[0] ; 45      ;
; vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[17]        ; 1       ;
; vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[5]         ; 2       ;
; vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[4]         ; 1       ;
; Total number of inverted registers = 41                                        ;         ;
+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[7]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][2]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][7]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][7]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][3]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][7]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][4]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][2]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][2]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][0]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][2]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][4]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][1]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][4]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][3]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][4]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][4]                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[0]                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|cdone                                                                                                   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[16][16]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[15][25]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[13][30]                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|registers[12][12]                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[5].myDffe|q ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[4]                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[16]                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6]      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|centralPoint[3]                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[8]                                       ;
; 6:1                ; 129 bits  ; 516 LEs       ; 387 LEs              ; 129 LEs                ; Yes        ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[12]                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[18]                                      ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[1]                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|squareRender:render1|initializer:init1|shape[4]                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|squareIdx[5]                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|ctrl_readRegB[4]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|ctrl_writeReg[2]                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|data_writeReg[2]                  ;
; 12:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux155                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|Mux35                                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|Mux21                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux195                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux221                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux277                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux179                                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux254                                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux205                                ;
; 145:1              ; 2 bits    ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|Mux0                                                                  ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mux234                                ;
; 35:1               ; 4 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:myAlu|Selector23              ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:myAlu|Selector24              ;
; 37:1               ; 2 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:myAlu|Selector29              ;
; 39:1               ; 3 bits    ; 78 LEs        ; 21 LEs               ; 57 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|data_writeReg[14]                 ;
; 38:1               ; 2 bits    ; 50 LEs        ; 14 LEs               ; 36 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:myAlu|Selector31              ;
; 39:1               ; 8 bits    ; 208 LEs       ; 64 LEs               ; 144 LEs                ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|data_writeReg[23]                 ;
; 40:1               ; 3 bits    ; 78 LEs        ; 27 LEs               ; 51 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|data_writeReg[26]                 ;
; 40:1               ; 2 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|data_writeReg[29]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; lab7_img_data.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ekc1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_bs91      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_m4i1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Rdst           ; 00000 ; Unsigned Binary                                                                                     ;
; Rwe            ; 00001 ; Unsigned Binary                                                                                     ;
; backC          ; 00010 ; Unsigned Binary                                                                                     ;
; A0             ; 00011 ; Unsigned Binary                                                                                     ;
; A1             ; 00100 ; Unsigned Binary                                                                                     ;
; B0             ; 00101 ; Unsigned Binary                                                                                     ;
; B1             ; 00110 ; Unsigned Binary                                                                                     ;
; ALUinB         ; 00111 ; Unsigned Binary                                                                                     ;
; T              ; 01000 ; Unsigned Binary                                                                                     ;
; bexc           ; 01001 ; Unsigned Binary                                                                                     ;
; jalc           ; 01010 ; Unsigned Binary                                                                                     ;
; swc            ; 01011 ; Unsigned Binary                                                                                     ;
; isR            ; 01100 ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; R              ; 0     ; Signed Integer                                                                                                     ;
; addi           ; 5     ; Signed Integer                                                                                                     ;
; swi            ; 7     ; Signed Integer                                                                                                     ;
; lwi            ; 8     ; Signed Integer                                                                                                     ;
; bnei           ; 2     ; Signed Integer                                                                                                     ;
; blti           ; 6     ; Signed Integer                                                                                                     ;
; j              ; 1     ; Signed Integer                                                                                                     ;
; jal            ; 3     ; Signed Integer                                                                                                     ;
; jr             ; 4     ; Signed Integer                                                                                                     ;
; bex            ; 22    ; Signed Integer                                                                                                     ;
; setx           ; 21    ; Signed Integer                                                                                                     ;
; Rdst           ; 00000 ; Unsigned Binary                                                                                                    ;
; Rwe            ; 00001 ; Unsigned Binary                                                                                                    ;
; backC          ; 00010 ; Unsigned Binary                                                                                                    ;
; A0             ; 00011 ; Unsigned Binary                                                                                                    ;
; A1             ; 00100 ; Unsigned Binary                                                                                                    ;
; B0             ; 00101 ; Unsigned Binary                                                                                                    ;
; B1             ; 00110 ; Unsigned Binary                                                                                                    ;
; ALUinB         ; 00111 ; Unsigned Binary                                                                                                    ;
; T              ; 01000 ; Unsigned Binary                                                                                                    ;
; bexc           ; 01001 ; Unsigned Binary                                                                                                    ;
; jalc           ; 01010 ; Unsigned Binary                                                                                                    ;
; swc            ; 01011 ; Unsigned Binary                                                                                                    ;
; isR            ; 01100 ; Unsigned Binary                                                                                                    ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[0].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[1].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[2].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[3].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[4].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[5].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[6].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[7].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[8].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[9].euqal0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[10].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[11].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[12].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[13].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[14].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[15].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[16].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[17].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[18].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[19].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[20].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[21].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[22].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[23].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[24].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[25].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[26].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[27].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[28].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[29].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[30].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[31].euqal0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|squareRender:render1 ;
+----------------+------------+------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                       ;
+----------------+------------+------------------------------------------------------------+
; w              ; 0000101000 ; Unsigned Binary                                            ;
; h              ; 0000101000 ; Unsigned Binary                                            ;
; colorIndex     ; 00000010   ; Unsigned Binary                                            ;
+----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|squareRender:render1|initializer:init1                                                                           ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                             ; Type            ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; box            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000001010000 ; Unsigned Binary ;
; Ishape         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000 ; Unsigned Binary ;
; Tshape         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001110000 ; Unsigned Binary ;
; Lshape         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001110000 ; Unsigned Binary ;
; Zshape         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000001100000 ; Unsigned Binary ;
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|printScore:render2 ;
+----------------+------------+----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                     ;
+----------------+------------+----------------------------------------------------------+
; w              ; 0000001010 ; Unsigned Binary                                          ;
; h              ; 0000001010 ; Unsigned Binary                                          ;
; colorIndex     ; 00000000   ; Unsigned Binary                                          ;
+----------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1 ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; offsetR        ; 0001010000 ; Unsigned Binary                                                             ;
; offsetC        ; 0000000010 ; Unsigned Binary                                                             ;
; step3          ; 0001010010 ; Unsigned Binary                                                             ;
; step2          ; 0001010110 ; Unsigned Binary                                                             ;
; step1          ; 0001011010 ; Unsigned Binary                                                             ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; lab7_img_index.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pjc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                            ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                            ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                            ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                            ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                                                              ;
; LPM_WIDTHD             ; 3              ; Untyped                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_g9m ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                 ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 307200                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit" ;
+--------------+-------+----------+--------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                  ;
+--------------+-------+----------+--------------------------------------------------------------------------+
; digit1[9..4] ; Input ; Info     ; Stuck at GND                                                             ;
; digit2[9..4] ; Input ; Info     ; Stuck at GND                                                             ;
; digit3[9..4] ; Input ; Info     ; Stuck at GND                                                             ;
; step1[4..3]  ; Input ; Info     ; Stuck at VCC                                                             ;
; step1[9..7]  ; Input ; Info     ; Stuck at GND                                                             ;
; step1[6]     ; Input ; Info     ; Stuck at VCC                                                             ;
; step1[5]     ; Input ; Info     ; Stuck at GND                                                             ;
; step1[2]     ; Input ; Info     ; Stuck at GND                                                             ;
; step1[1]     ; Input ; Info     ; Stuck at VCC                                                             ;
; step1[0]     ; Input ; Info     ; Stuck at GND                                                             ;
; step2[2..1]  ; Input ; Info     ; Stuck at VCC                                                             ;
; step2[9..7]  ; Input ; Info     ; Stuck at GND                                                             ;
; step2[6]     ; Input ; Info     ; Stuck at VCC                                                             ;
; step2[5]     ; Input ; Info     ; Stuck at GND                                                             ;
; step2[4]     ; Input ; Info     ; Stuck at VCC                                                             ;
; step2[3]     ; Input ; Info     ; Stuck at GND                                                             ;
; step2[0]     ; Input ; Info     ; Stuck at GND                                                             ;
; step3[9..7]  ; Input ; Info     ; Stuck at GND                                                             ;
; step3[3..2]  ; Input ; Info     ; Stuck at GND                                                             ;
; step3[6]     ; Input ; Info     ; Stuck at VCC                                                             ;
; step3[5]     ; Input ; Info     ; Stuck at GND                                                             ;
; step3[4]     ; Input ; Info     ; Stuck at VCC                                                             ;
; step3[1]     ; Input ; Info     ; Stuck at VCC                                                             ;
; step3[0]     ; Input ; Info     ; Stuck at GND                                                             ;
+--------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|counter:myCounter2Hz"   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_2Hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|reachedBottom:reachedBottom1"                                                                                              ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                              ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; backGround ; Input ; Warning  ; Input port expression (145 bits) is wider than the input port (144 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; currentSqs ; Input ; Warning  ; Input port expression (145 bits) is wider than the input port (144 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1" ;
+-------------+-------+----------+-----------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                   ;
+-------------+-------+----------+-----------------------------------------------------------+
; initialBack ; Input ; Info     ; Stuck at GND                                              ;
+-------------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|initializer:init1|Random_3:getRan1"                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; Seed  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "Seed[2..1]" will be connected to GND. ;
; Seed  ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|squareRender:render1|reachedBottom:reachedBottom2"                                                                                                                 ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                              ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; backGround ; Input ; Warning  ; Input port expression (145 bits) is wider than the input port (144 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; currentSqs ; Input ; Warning  ; Input port expression (145 bits) is wider than the input port (144 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:adder2"        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUopcode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_shiftamt       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_result[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isNotEqual          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:adder1"          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_operandA[31..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_operandB[31..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_operandB[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ctrl_ALUopcode        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_shiftamt         ; Input  ; Info     ; Stuck at GND                                                                        ;
; isNotEqual            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[11].myDffe" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[10].myDffe" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[9].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[8].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[7].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[6].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[5].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[4].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[3].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[2].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[1].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[0].myDffe" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; b[4..1] ; Input ; Info     ; Stuck at GND                                                                                            ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|equal:eq1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[31].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[30].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[29].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[28].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[27].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[26].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[25].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[24].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[23].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[22].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[21].euqal0"                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[20].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[19].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[18].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[17].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[16].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[15].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[3..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[14].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[3..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[13].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[12].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[11].euqal0"                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[10].euqal0"                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[9].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[8].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[7].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[6].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[5].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[4].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[3].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[2].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[1].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[0].euqal0"                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; decoded[31..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; decoded[20..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor"                                                          ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; control_test ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (1 bits) it drives; bit(s) "control_test[19..1]" have no fanouts ;
; control_test ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|getScoreCpu:myCpu"                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; var     ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; offsetX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; offsetY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; write_en ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "converter:myConverter"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_ff         ; 2156                        ;
;     CLR               ; 45                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 1119                        ;
;     ENA CLR           ; 236                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 136                         ;
;     ENA SCLR SLD      ; 6                           ;
;     ENA SLD           ; 111                         ;
;     SCLR              ; 31                          ;
;     SLD               ; 2                           ;
;     plain             ; 433                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 8881                        ;
;     arith             ; 855                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 361                         ;
;         3 data inputs ; 491                         ;
;     normal            ; 8026                        ;
;         0 data inputs ; 123                         ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 992                         ;
;         3 data inputs ; 1627                        ;
;         4 data inputs ; 5242                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 392                         ;
;                       ;                             ;
; Max LUT depth         ; 47.40                       ;
; Average LUT depth     ; 19.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Dec 09 23:47:35 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Controller.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file processor.v
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file converter.v
    Info (12023): Found entity 1: converter File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file square.v
    Info (12023): Found entity 1: square File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reachedbottom.v
    Info (12023): Found entity 1: reachedBottom File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBottom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reachedbond.v
    Info (12023): Found entity 1: reachedBond File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBond.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initializer.v
    Info (12023): Found entity 1: initializer File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cursquares.v
    Info (12023): Found entity 1: curSquares File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file squarerender.v
    Info (12023): Found entity 1: squareRender File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamefial.v
    Info (12023): Found entity 1: gameFail File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/gameFial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotated.v
    Info (12023): Found entity 1: rotated File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file printscore.v
    Info (12023): Found entity 1: printScore File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file curscore.v
    Info (12023): Found entity 1: curScore File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file setscore.v
    Info (12023): Found entity 1: setScore File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/setScore.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_3.v
    Info (12023): Found entity 1: Random_3 File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Random_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ratatesignal.v
    Info (12023): Found entity 1: ratateSignal File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/ratateSignal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file autodown.v
    Info (12023): Found entity 1: autoDown File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/autoDown.v Line: 1
Warning (10463): Verilog HDL Declaration warning at regfile.v(16): "var" is SystemVerilog-2005 keyword File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 1
Warning (10463): Verilog HDL Declaration warning at cpu.v(14): "var" is SystemVerilog-2005 keyword File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file dffe_ref.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dffe_ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequency_divider.v
    Info (12023): Found entity 1: frequency_divider File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/frequency_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file equal.v
    Info (12023): Found entity 1: equal File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/equal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file leleprocessor.v
    Info (12023): Found entity 1: leleProcessor File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v Line: 50
Warning (10463): Verilog HDL Declaration warning at getScoreCpu.v(4): "var" is SystemVerilog-2005 keyword File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/getScoreCpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file getscorecpu.v
    Info (12023): Found entity 1: getScoreCpu File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/getScoreCpu.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(52): created implicit net for "inclock" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(89): created implicit net for "DLY_RST" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(90): created implicit net for "VGA_CTRL_CLK" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(90): created implicit net for "AUD_CTRL_CLK" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(22): created implicit net for "clk_2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(23): created implicit net for "clk_4" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(24): created implicit net for "processor_clock" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(25): created implicit net for "imem_clock" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(26): created implicit net for "dmem_clock" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(27): created implicit net for "regfile_clock" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(63): created implicit net for "PC" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(83): created implicit net for "control" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 83
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "debug_data_in" at skeleton.v(37) has no driver File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
Warning (10034): Output port "debug_addr" at skeleton.v(38) has no driver File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
Warning (10034): Output port "VGA_SYNC" at skeleton.v(22) has no driver File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 22
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 62
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "converter" for hierarchy "converter:myConverter" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 67
Warning (10230): Verilog HDL assignment warning at converter.v(53): truncated value with size 32 to match size of target (25) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/converter.v Line: 53
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 71
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 74
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 89
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 90
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(79): object "counter" assigned a value but never read File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (19) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 48
Warning (10230): Verilog HDL assignment warning at vga_controller.v(112): truncated value with size 32 to match size of target (11) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 112
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 38
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf
    Info (12023): Found entity 1: altsyncram_ekc1 File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_ekc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ekc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated" File: c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_ekc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_ekc1.tdf Line: 41
Info (12128): Elaborating entity "getScoreCpu" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 116
Info (12128): Elaborating entity "cpu" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/getScoreCPU.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at cpu.v(63): object "PC" assigned a value but never read File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 63
Warning (10230): Verilog HDL assignment warning at cpu.v(63): truncated value with size 12 to match size of target (1) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 63
Info (12128): Elaborating entity "frequency_divider" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|frequency_divider:fd1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 22
Info (12128): Elaborating entity "imem" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf
    Info (12023): Found entity 1: altsyncram_bs91 File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_bs91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bs91" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated" File: c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v Line: 86
Info (12133): Instantiated megafunction "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf
    Info (12023): Found entity 1: altsyncram_m4i1 File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_m4i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m4i1" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated" File: c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 79
Warning (10230): Verilog HDL assignment warning at regfile.v(47): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 47
Warning (10230): Verilog HDL assignment warning at regfile.v(48): truncated value with size 32 to match size of target (11) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 48
Warning (10230): Verilog HDL assignment warning at regfile.v(49): truncated value with size 32 to match size of target (11) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 49
Info (12128): Elaborating entity "leleProcessor" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/cpu.v Line: 106
Info (12128): Elaborating entity "controller" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v Line: 114
Warning (10034): Output port "control[19..13]" at controller.v(8) has no driver File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/controller.v Line: 8
Info (12128): Elaborating entity "decoder" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/controller.v Line: 11
Info (12128): Elaborating entity "equal" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|controller:myc|decoder:mydecoder|equal:for2[0].euqal0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/decoder.v Line: 10
Info (12128): Elaborating entity "PC" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v Line: 117
Info (12128): Elaborating entity "dffe_ref" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|PC:myPC|dffe_ref:for1[0].myDffe" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/PC.v Line: 11
Info (12128): Elaborating entity "alu" for hierarchy "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|leleProcessor:my_processor|alu:myAlu" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/leleProcessor.v Line: 138
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/alu.v Line: 25
Info (12128): Elaborating entity "squareRender" for hierarchy "vga_controller:vga_ins|squareRender:render1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 128
Warning (10230): Verilog HDL assignment warning at squareRender.v(39): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 39
Warning (10230): Verilog HDL assignment warning at squareRender.v(41): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 41
Warning (10230): Verilog HDL assignment warning at squareRender.v(43): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 43
Info (12128): Elaborating entity "autoDown" for hierarchy "vga_controller:vga_ins|squareRender:render1|autoDown:fall1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 31
Warning (10230): Verilog HDL assignment warning at autoDown.v(19): truncated value with size 32 to match size of target (25) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/autoDown.v Line: 19
Warning (10230): Verilog HDL assignment warning at autoDown.v(24): truncated value with size 32 to match size of target (25) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/autoDown.v Line: 24
Info (12128): Elaborating entity "reachedBottom" for hierarchy "vga_controller:vga_ins|squareRender:render1|reachedBottom:reachedBottom2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 68
Info (12128): Elaborating entity "initializer" for hierarchy "vga_controller:vga_ins|squareRender:render1|initializer:init1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 69
Info (12128): Elaborating entity "Random_3" for hierarchy "vga_controller:vga_ins|squareRender:render1|initializer:init1|Random_3:getRan1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v Line: 22
Info (12128): Elaborating entity "curSquares" for hierarchy "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at curSquares.v(147): object "next_next" assigned a value but never read File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 147
Warning (10230): Verilog HDL assignment warning at curSquares.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 96
Warning (10230): Verilog HDL assignment warning at curSquares.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 99
Warning (10230): Verilog HDL assignment warning at curSquares.v(102): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 102
Warning (10230): Verilog HDL assignment warning at curSquares.v(169): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 169
Warning (10230): Verilog HDL assignment warning at curSquares.v(173): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 173
Warning (10230): Verilog HDL assignment warning at curSquares.v(177): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 177
Warning (10230): Verilog HDL assignment warning at curSquares.v(181): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 181
Warning (10230): Verilog HDL assignment warning at curSquares.v(185): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 185
Warning (10230): Verilog HDL assignment warning at curSquares.v(189): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 189
Warning (10230): Verilog HDL assignment warning at curSquares.v(193): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 193
Warning (10230): Verilog HDL assignment warning at curSquares.v(197): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 197
Warning (10230): Verilog HDL assignment warning at curSquares.v(201): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 201
Warning (10230): Verilog HDL assignment warning at curSquares.v(205): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 205
Warning (10230): Verilog HDL assignment warning at curSquares.v(209): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 209
Warning (10230): Verilog HDL assignment warning at curSquares.v(213): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 213
Warning (10230): Verilog HDL assignment warning at curSquares.v(223): truncated value with size 32 to match size of target (26) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 223
Info (12128): Elaborating entity "reachedBond" for hierarchy "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|reachedBond:reachedBond1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 39
Warning (10030): Net "leftBond[144]" at reachedBond.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBond.v Line: 8
Warning (10030): Net "rightBond[144]" at reachedBond.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/reachedBond.v Line: 9
Info (12128): Elaborating entity "counter" for hierarchy "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|counter:myCounter2Hz" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 64
Warning (10230): Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (25) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/counter.v Line: 17
Info (12128): Elaborating entity "rotated" for hierarchy "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curSquares.v Line: 87
Warning (10230): Verilog HDL assignment warning at rotated.v(22): truncated value with size 32 to match size of target (11) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 22
Warning (10230): Verilog HDL assignment warning at rotated.v(23): truncated value with size 32 to match size of target (11) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 23
Info (12128): Elaborating entity "printScore" for hierarchy "vga_controller:vga_ins|printScore:render2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 137
Warning (10230): Verilog HDL assignment warning at printScore.v(14): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 14
Warning (10230): Verilog HDL assignment warning at printScore.v(16): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 16
Warning (10230): Verilog HDL assignment warning at printScore.v(18): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 18
Info (12128): Elaborating entity "curScore" for hierarchy "vga_controller:vga_ins|printScore:render2|curScore:getScore1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 33
Warning (10230): Verilog HDL assignment warning at curScore.v(12): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 12
Warning (10230): Verilog HDL assignment warning at curScore.v(13): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 13
Warning (10230): Verilog HDL assignment warning at curScore.v(14): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at curScore.v(20): variable "score" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 20
Warning (10230): Verilog HDL assignment warning at curScore.v(20): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at curScore.v(22): variable "score" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 22
Warning (10230): Verilog HDL assignment warning at curScore.v(22): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at curScore.v(24): variable "score" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
Warning (10230): Verilog HDL assignment warning at curScore.v(24): truncated value with size 32 to match size of target (10) File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
Info (12128): Elaborating entity "setScore" for hierarchy "vga_controller:vga_ins|printScore:render2|curScore:getScore1|setScore:setDigit" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 37
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 148
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1 File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/altsyncram_pjc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated" File: c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/pll_altpll.v Line: 78
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[31]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[30]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[29]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[28]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[27]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[26]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[25]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[24]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[23]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[22]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[21]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[20]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[19]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[18]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[17]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[16]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[15]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[14]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[13]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[12]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[11]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[10]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[9]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[8]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[7]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[6]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[5]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[4]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[3]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[2]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[1]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegA[0]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[31]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[30]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[29]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[28]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[27]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[26]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[25]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[24]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[23]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[22]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[21]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[20]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[19]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[18]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[17]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[16]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[15]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[14]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[13]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[12]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[11]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[10]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[9]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[8]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[7]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[6]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[5]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[4]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[3]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[2]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[1]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
    Warning (13049): Converted tri-state buffer "vga_controller:vga_ins|getScoreCpu:myCpu|cpu:cscore1|regfile:my_regfile|data_readRegB[0]" feeding internal logic into a wire File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/regfile.v Line: 19
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 141
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|Div2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|squareRender:render1|Div2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|Div0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|squareRender:render1|Mod1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|squareRender:render1|Mod2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|Div1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|curScore:getScore1|Div1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|curScore:getScore1|Mod2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|curScore:getScore1|Div0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|curScore:getScore1|Mod1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|printScore:render2|curScore:getScore1|Mod0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|squareRender:render1|Div1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Div0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|Mod0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|squareRender:render1|initializer:init1|Mod0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v Line: 29
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 141
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod1" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/vga_controller.v Line: 141
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|printScore:render2|lpm_divide:Div2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 18
Info (12133): Instantiated megafunction "vga_controller:vga_ins|printScore:render2|lpm_divide:Div2" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_0jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_47f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 43
Info (12133): Instantiated megafunction "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div2" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_uim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|printScore:render2|lpm_divide:Div0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 14
Info (12133): Instantiated megafunction "vga_controller:vga_ins|printScore:render2|lpm_divide:Div0" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_ikm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 79
Info (12133): Instantiated megafunction "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 79
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_1bm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 18
Info (12133): Instantiated megafunction "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/printScore.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_sim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
Info (12133): Instantiated megafunction "vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div1" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
Info (12133): Instantiated megafunction "vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_vam.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 22
Info (12133): Instantiated megafunction "vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Div0" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/curScore.v Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 43
Info (12133): Instantiated megafunction "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/squareRender.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 22
Info (12133): Instantiated megafunction "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Div0" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 23
Info (12133): Instantiated megafunction "vga_controller:vga_ins|squareRender:render1|curSquares:getPos1|rotated:myRo|lpm_divide:Mod0" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/rotated.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v Line: 29
Info (12133): Instantiated megafunction "vga_controller:vga_ins|squareRender:render1|initializer:init1|lpm_divide:Mod0" with the following parameter: File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/initializer.v Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_g9m.tdf
    Info (12023): Found entity 1: lpm_divide_g9m File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/lpm_divide_g9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/sign_div_unsign_5kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u3f.tdf
    Info (12023): Found entity 1: alt_u_div_u3f File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_u3f.tdf Line: 27
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/lcd.sv Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 37
    Warning (13410): Pin "debug_addr[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 38
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "leds[5]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg3[6]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/skeleton.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_3_result_int[0]~8" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 42
    Info (17048): Logic cell "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_4_result_int[0]~10" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 47
    Info (17048): Logic cell "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_5_result_int[0]~10" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[0]~10" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 57
    Info (17048): Logic cell "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[0]~10" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 62
    Info (17048): Logic cell "vga_controller:vga_ins|printScore:render2|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[0]~10" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 67
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[2]~8" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[1]~10" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[0]~12" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Div1|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~14" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 57
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[2]~8" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[1]~10" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_5_result_int[0]~12" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~14" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 57
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[0]~14" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 62
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~14" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 67
    Info (17048): Logic cell "vga_controller:vga_ins|squareRender:render1|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~14" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_07f.tdf Line: 72
    Info (17048): Logic cell "vga_controller:vga_ins|printScore:render2|curScore:getScore1|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[0]~0" File: C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/db/alt_u_div_s6f.tdf Line: 72
Info (144001): Generated suppressed messages file C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera_lite/16.0.bak/quartus/libraries/megafunctions/altpll.tdf Line: 921
Info (21057): Implemented 10704 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 150 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 10157 logic cells
    Info (21064): Implemented 392 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings
    Info: Peak virtual memory: 5131 megabytes
    Info: Processing ended: Mon Dec 09 23:49:36 2019
    Info: Elapsed time: 00:02:01
    Info: Total CPU time (on all processors): 00:02:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tz94/Documents/GitHub/Processor_550/rec5_skeleton_restored/rec5_skeleton_restored/output_files/skeleton.map.smsg.


