$date
	Tue Mar 18 09:49:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vectordef_tb $end
$scope module uut $end
$var reg 16 ! data1 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1001000110100 !
$end
