<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>sparse_matrix_multiply_HLS</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.205</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>9037</Best-caseLatency>
            <Average-caseLatency>2171212</Average-caseLatency>
            <Worst-caseLatency>8528332</Worst-caseLatency>
            <Best-caseRealTimeLatency>45.185 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.856 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>42.642 ms</Worst-caseRealTimeLatency>
            <Interval-min>9038</Interval-min>
            <Interval-max>8528333</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_57_7>
                <Slack>3.65</Slack>
                <TripCount>64</TripCount>
                <Latency>
                    <range>
                        <min>832</min>
                        <max>8519872</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>4160</min>
                        <max>42599360</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>13</min>
                        <max>133123</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_60_8>
                    <Slack>3.65</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>256</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>10</min>
                            <max>133120</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>50</min>
                            <max>665600</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>10</min>
                            <max>520</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_60_8>
            </VITIS_LOOP_57_7>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>18</BRAM_18K>
            <DSP>1</DSP>
            <FF>956</FF>
            <LUT>1575</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sparse_matrix_multiply_HLS</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>sparse_matrix_multiply_HLS</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sparse_matrix_multiply_HLS</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sparse_matrix_multiply_HLS</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sparse_matrix_multiply_HLS</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sparse_matrix_multiply_HLS</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>values_A_address0</name>
            <Object>values_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_A_ce0</name>
            <Object>values_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_A_q0</name>
            <Object>values_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>column_indices_A_address0</name>
            <Object>column_indices_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>column_indices_A_ce0</name>
            <Object>column_indices_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>column_indices_A_q0</name>
            <Object>column_indices_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>row_ptr_A_address0</name>
            <Object>row_ptr_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>row_ptr_A_ce0</name>
            <Object>row_ptr_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>row_ptr_A_q0</name>
            <Object>row_ptr_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_B_address0</name>
            <Object>values_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_B_ce0</name>
            <Object>values_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>values_B_q0</name>
            <Object>values_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>row_indices_B_address0</name>
            <Object>row_indices_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>row_indices_B_ce0</name>
            <Object>row_indices_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>row_indices_B_q0</name>
            <Object>row_indices_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>col_ptr_B_address0</name>
            <Object>col_ptr_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>col_ptr_B_ce0</name>
            <Object>col_ptr_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>col_ptr_B_q0</name>
            <Object>col_ptr_B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>sparse_matrix_multiply_HLS</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215</InstName>
                    <ModuleName>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>215</ID>
                    <BindInstances>add_ln28_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223</InstName>
                    <ModuleName>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <BindInstances>add_ln39_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231</InstName>
                    <ModuleName>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>231</ID>
                    <BindInstances>add_ln50_1_fu_92_p2 add_ln50_fu_104_p2 add_ln52_fu_148_p2 add_ln51_fu_159_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237</InstName>
                    <ModuleName>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>237</ID>
                    <BindInstances>add_ln32_fu_127_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249</InstName>
                    <ModuleName>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>249</ID>
                    <BindInstances>add_ln43_fu_127_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261</InstName>
                    <ModuleName>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>261</ID>
                    <BindInstances>add_ln76_1_fu_111_p2 add_ln76_fu_123_p2 add_ln78_fu_167_p2 add_ln77_fu_178_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268</InstName>
                    <ModuleName>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>268</ID>
                    <BindInstances>mac_muladd_16s_16s_27ns_27_4_1_U16 add_ln837_fu_174_p2 mac_muladd_16s_16s_27ns_27_4_1_U16 add_ln66_fu_198_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>local_values_A_V_U local_column_indices_A_U local_row_ptr_A_U local_values_B_V_U local_row_indices_B_U local_col_ptr_B_U accum_V_U add_ln59_fu_299_p2 add_ln65_fu_350_p2 add_ln60_fu_335_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1</Name>
            <Loops>
                <VITIS_LOOP_28_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.200</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.335 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.335 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_1>
                        <Name>VITIS_LOOP_28_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.325 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_28_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_81_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 256</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>78</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_127_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3</Name>
            <Loops>
                <VITIS_LOOP_39_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.200</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.335 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.335 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_39_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.325 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_81_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4</Name>
            <Loops>
                <VITIS_LOOP_43_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_4>
                        <Name>VITIS_LOOP_43_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 256</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>78</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_127_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43" URAM="0" VARIABLE="add_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6</Name>
            <Loops>
                <VITIS_LOOP_50_5_VITIS_LOOP_51_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.989</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_5_VITIS_LOOP_51_6>
                        <Name>VITIS_LOOP_50_5_VITIS_LOOP_51_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_5_VITIS_LOOP_51_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_5_VITIS_LOOP_51_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_92_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_5_VITIS_LOOP_51_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_104_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_5_VITIS_LOOP_51_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_148_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_5_VITIS_LOOP_51_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_159_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9</Name>
            <Loops>
                <VITIS_LOOP_66_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.205</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>260</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_9>
                        <Name>VITIS_LOOP_66_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 514</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 2.570 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_66_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>348</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_66_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_27ns_27_4_1_U16" SOURCE="/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="mul_ln1347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln837_fu_174_p2" SOURCE="/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837" URAM="0" VARIABLE="add_ln837"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_66_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_27ns_27_4_1_U16" SOURCE="/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_198_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11</Name>
            <Loops>
                <VITIS_LOOP_76_10_VITIS_LOOP_77_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.989</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_10_VITIS_LOOP_77_11>
                        <Name>VITIS_LOOP_76_10_VITIS_LOOP_77_11</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_10_VITIS_LOOP_77_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_10_VITIS_LOOP_77_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_111_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_10_VITIS_LOOP_77_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_123_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_10_VITIS_LOOP_77_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_167_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_10_VITIS_LOOP_77_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_178_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_matrix_multiply_HLS</Name>
            <Loops>
                <VITIS_LOOP_57_7>
                    <VITIS_LOOP_60_8/>
                </VITIS_LOOP_57_7>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.205</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9037</Best-caseLatency>
                    <Average-caseLatency>2171212</Average-caseLatency>
                    <Worst-caseLatency>8528332</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.185 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.856 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.642 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9038 ~ 8528333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_57_7>
                        <Name>VITIS_LOOP_57_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>832 ~ 8519872</Latency>
                        <AbsoluteTimeLatency>4.160 us ~ 42.599 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>13</min>
                                <max>133123</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>13 ~ 133123</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_60_8>
                            <Name>VITIS_LOOP_60_8</Name>
                            <Slack>3.65</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>256</max>
                                </range>
                            </TripCount>
                            <Latency>10 ~ 133120</Latency>
                            <AbsoluteTimeLatency>50.000 ns ~ 0.666 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>10</min>
                                    <max>520</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>10 ~ 520</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268</Instance>
                            </InstanceList>
                        </VITIS_LOOP_60_8>
                    </VITIS_LOOP_57_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>956</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1575</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_values_A_V_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17" URAM="0" VARIABLE="local_values_A_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_column_indices_A_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18" URAM="0" VARIABLE="local_column_indices_A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_row_ptr_A_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19" URAM="0" VARIABLE="local_row_ptr_A"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_values_B_V_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21" URAM="0" VARIABLE="local_values_B_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_row_indices_B_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22" URAM="0" VARIABLE="local_row_indices_B"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_col_ptr_B_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23" URAM="0" VARIABLE="local_col_ptr_B"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="accum_V_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25" URAM="0" VARIABLE="accum_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_299_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_350_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_335_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="values_A" index="0" direction="in" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="values_A_address0" name="values_A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="values_A_ce0" name="values_A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="values_A_q0" name="values_A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="column_indices_A" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="column_indices_A_address0" name="column_indices_A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="column_indices_A_ce0" name="column_indices_A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="column_indices_A_q0" name="column_indices_A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="row_ptr_A" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="row_ptr_A_address0" name="row_ptr_A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="row_ptr_A_ce0" name="row_ptr_A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="row_ptr_A_q0" name="row_ptr_A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="values_B" index="3" direction="in" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="values_B_address0" name="values_B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="values_B_ce0" name="values_B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="values_B_q0" name="values_B_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="row_indices_B" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="row_indices_B_address0" name="row_indices_B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="row_indices_B_ce0" name="row_indices_B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="row_indices_B_q0" name="row_indices_B_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="col_ptr_B" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="col_ptr_B_address0" name="col_ptr_B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="col_ptr_B_ce0" name="col_ptr_B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="col_ptr_B_q0" name="col_ptr_B_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="6" direction="out" srcType="ap_fixed&lt;16, 5, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="values_A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="values_A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="values_A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="values_A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="column_indices_A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="column_indices_A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>column_indices_A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="column_indices_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="column_indices_A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="column_indices_A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>column_indices_A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="column_indices_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="row_ptr_A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="row_ptr_A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>row_ptr_A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="row_ptr_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="row_ptr_A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="row_ptr_A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>row_ptr_A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="row_ptr_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="values_B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="values_B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="values_B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="values_B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>values_B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="values_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="row_indices_B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="row_indices_B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>row_indices_B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="row_indices_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="row_indices_B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="row_indices_B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>row_indices_B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="row_indices_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="col_ptr_B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="col_ptr_B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>col_ptr_B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="col_ptr_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="col_ptr_B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="col_ptr_B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>col_ptr_B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="col_ptr_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="C_address0">12, , </column>
                    <column name="C_d0">16, , </column>
                    <column name="col_ptr_B_address0">7, , </column>
                    <column name="col_ptr_B_q0">32, , </column>
                    <column name="column_indices_A_address0">12, , </column>
                    <column name="column_indices_A_q0">32, , </column>
                    <column name="row_indices_B_address0">12, , </column>
                    <column name="row_indices_B_q0">32, , </column>
                    <column name="row_ptr_A_address0">7, , </column>
                    <column name="row_ptr_A_q0">32, , </column>
                    <column name="values_A_address0">12, , </column>
                    <column name="values_A_q0">16, , </column>
                    <column name="values_B_address0">12, , </column>
                    <column name="values_B_q0">16, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="values_A">in, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="column_indices_A">in, int*</column>
                    <column name="row_ptr_A">in, int*</column>
                    <column name="values_B">in, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="row_indices_B">in, int*</column>
                    <column name="col_ptr_B">in, int*</column>
                    <column name="C">out, ap_fixed&lt;16 5 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="values_A">values_A_address0, port, offset, </column>
                    <column name="values_A">values_A_ce0, port, , </column>
                    <column name="values_A">values_A_q0, port, , </column>
                    <column name="column_indices_A">column_indices_A_address0, port, offset, </column>
                    <column name="column_indices_A">column_indices_A_ce0, port, , </column>
                    <column name="column_indices_A">column_indices_A_q0, port, , </column>
                    <column name="row_ptr_A">row_ptr_A_address0, port, offset, </column>
                    <column name="row_ptr_A">row_ptr_A_ce0, port, , </column>
                    <column name="row_ptr_A">row_ptr_A_q0, port, , </column>
                    <column name="values_B">values_B_address0, port, offset, </column>
                    <column name="values_B">values_B_ce0, port, , </column>
                    <column name="values_B">values_B_q0, port, , </column>
                    <column name="row_indices_B">row_indices_B_address0, port, offset, </column>
                    <column name="row_indices_B">row_indices_B_ce0, port, , </column>
                    <column name="row_indices_B">row_indices_B_q0, port, , </column>
                    <column name="col_ptr_B">col_ptr_B_address0, port, offset, </column>
                    <column name="col_ptr_B">col_ptr_B_ce0, port, , </column>
                    <column name="col_ptr_B">col_ptr_B_q0, port, , </column>
                    <column name="C">C_address0, port, offset, </column>
                    <column name="C">C_ce0, port, , </column>
                    <column name="C">C_we0, port, , </column>
                    <column name="C">C_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="sparse_matrix_multiply_HLS_fast.cpp:33" status="valid" parentFunction="sparse_matrix_multiply_hls" variable="" isDirective="0" options="min= 1 max=256"/>
        <Pragma type="loop_tripcount" location="sparse_matrix_multiply_HLS_fast.cpp:44" status="valid" parentFunction="sparse_matrix_multiply_hls" variable="" isDirective="0" options="min= 1 max=256"/>
        <Pragma type="loop_tripcount" location="sparse_matrix_multiply_HLS_fast.cpp:61" status="valid" parentFunction="sparse_matrix_multiply_hls" variable="" isDirective="0" options="min= 1 max=256"/>
        <Pragma type="loop_tripcount" location="sparse_matrix_multiply_HLS_fast.cpp:67" status="valid" parentFunction="sparse_matrix_multiply_hls" variable="" isDirective="0" options="min= 1 max=256"/>
    </PragmaReport>
</profile>

