/*
 * Copyright (C) 2020 Advanced Micro Devices, Inc. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */
#ifndef _clk_11_5_0_OFFSET_HEADER
#define _clk_11_5_0_OFFSET_HEADER

// addressBlock: clk_clk0_0_SmuClkDec
// base address: 0x5b000
#define mmCLK0_0_CLK0_CLK_PLL_FUSES                                                                    0x0000
#define mmCLK0_0_CLK0_CLK_PLL_FUSES_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK_PLL_FUSES_2                                                                  0x0001
#define mmCLK0_0_CLK0_CLK_PLL_FUSES_2_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK_MISC_FUSES                                                                   0x0002
#define mmCLK0_0_CLK0_CLK_MISC_FUSES_BASE_IDX                                                          0
#define mmCLK0_0_CLK0_CLK_FUSE_LOCK                                                                    0x0003
#define mmCLK0_0_CLK0_CLK_FUSE_LOCK_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK_FUSES_0                                                                      0x0004
#define mmCLK0_0_CLK0_CLK_FUSES_0_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_FUSES_1                                                                      0x0005
#define mmCLK0_0_CLK0_CLK_FUSES_1_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_FUSES_2                                                                      0x0006
#define mmCLK0_0_CLK0_CLK_FUSES_2_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_FUSES_3                                                                      0x0007
#define mmCLK0_0_CLK0_CLK_FUSES_3_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_FUSE_CONTROL                                                                 0x0008
#define mmCLK0_0_CLK0_CLK_FUSE_CONTROL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_SLICE_NUM                                                                        0x0009
#define mmCLK0_0_CLK0_SLICE_NUM_BASE_IDX                                                               0
#define mmCLK0_0_CLK0_ROOTREFCLK_MUX_1                                                                 0x000a
#define mmCLK0_0_CLK0_ROOTREFCLK_MUX_1_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK_PLL_REFCLK_RATE_Startup                                                      0x000c
#define mmCLK0_0_CLK0_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                             0
#define mmCLK0_0_CLK0_CLK_REFCG_REFCLK_CTRL                                                            0x000d
#define mmCLK0_0_CLK0_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK                                                       0x000e
#define mmCLK0_0_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                              0
#define mmCLK0_0_CLK0_CLK_PLL_REQ                                                                      0x000f
#define mmCLK0_0_CLK0_CLK_PLL_REQ_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_PLL_SEQ_REQ                                                                  0x0010
#define mmCLK0_0_CLK0_CLK_PLL_SEQ_REQ_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK_PLL_DIRECT_CNTL                                                              0x0011
#define mmCLK0_0_CLK0_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                     0
#define mmCLK0_0_CLK0_CLK_PLL_STATUS                                                                   0x0012
#define mmCLK0_0_CLK0_CLK_PLL_STATUS_BASE_IDX                                                          0
#define mmCLK0_0_CLK0_CLK_PLL_CONTROL                                                                  0x0013
#define mmCLK0_0_CLK0_CLK_PLL_CONTROL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK_PLL_TEST                                                                     0x0014
#define mmCLK0_0_CLK0_CLK_PLL_TEST_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK_PLL_BYPASS                                                                   0x0015
#define mmCLK0_0_CLK0_CLK_PLL_BYPASS_BASE_IDX                                                          0
#define mmCLK0_0_CLK0_spll_fuse1_bin1                                                                  0x0016
#define mmCLK0_0_CLK0_spll_fuse1_bin1_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_fuse_2_bin1                                                                 0x0017
#define mmCLK0_0_CLK0_spll_fuse_2_bin1_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_spll_fuse1_bin2                                                                  0x0018
#define mmCLK0_0_CLK0_spll_fuse1_bin2_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_fuse_2_bin2                                                                 0x0019
#define mmCLK0_0_CLK0_spll_fuse_2_bin2_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_spll_fuse1_bin3                                                                  0x001a
#define mmCLK0_0_CLK0_spll_fuse1_bin3_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_fuse_2_bin3                                                                 0x001b
#define mmCLK0_0_CLK0_spll_fuse_2_bin3_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_spll_fuse1_bin4                                                                  0x001c
#define mmCLK0_0_CLK0_spll_fuse1_bin4_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_fuse_2_bin4                                                                 0x001d
#define mmCLK0_0_CLK0_spll_fuse_2_bin4_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_spll_fsm_cntl_1                                                                  0x001e
#define mmCLK0_0_CLK0_spll_fsm_cntl_1_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_fsm_cntl_2                                                                  0x001f
#define mmCLK0_0_CLK0_spll_fsm_cntl_2_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_fsm_cntl_3                                                                  0x0020
#define mmCLK0_0_CLK0_spll_fsm_cntl_3_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_fsm_cntl_4                                                                  0x0021
#define mmCLK0_0_CLK0_spll_fsm_cntl_4_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_spll_field_1                                                                     0x0022
#define mmCLK0_0_CLK0_spll_field_1_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_2                                                                     0x0023
#define mmCLK0_0_CLK0_spll_field_2_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_3                                                                     0x0024
#define mmCLK0_0_CLK0_spll_field_3_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_4                                                                     0x0025
#define mmCLK0_0_CLK0_spll_field_4_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_5                                                                     0x0026
#define mmCLK0_0_CLK0_spll_field_5_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_6                                                                     0x0027
#define mmCLK0_0_CLK0_spll_field_6_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_7                                                                     0x0028
#define mmCLK0_0_CLK0_spll_field_7_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_8                                                                     0x0029
#define mmCLK0_0_CLK0_spll_field_8_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_9                                                                     0x002a
#define mmCLK0_0_CLK0_spll_field_9_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_spll_field_10                                                                    0x002b
#define mmCLK0_0_CLK0_spll_field_10_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_spll_field_11                                                                    0x002c
#define mmCLK0_0_CLK0_spll_field_11_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_spll_field_12                                                                    0x002d
#define mmCLK0_0_CLK0_spll_field_12_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_spll_field_13                                                                    0x002e
#define mmCLK0_0_CLK0_spll_field_13_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_spll_field_14                                                                    0x002f
#define mmCLK0_0_CLK0_spll_field_14_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_spll_field_15                                                                    0x0030
#define mmCLK0_0_CLK0_spll_field_15_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_spll_fll_ro                                                                      0x0031
#define mmCLK0_0_CLK0_spll_fll_ro_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_spll_override                                                                    0x0032
#define mmCLK0_0_CLK0_spll_override_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK_PLL_DIV_CNTL                                                                 0x0033
#define mmCLK0_0_CLK0_CLK_PLL_DIV_CNTL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK_PWRON_RESET_TIMER                                                            0x0034
#define mmCLK0_0_CLK0_CLK_PWRON_RESET_TIMER_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK_Pll_LOCK_TIMER                                                               0x0035
#define mmCLK0_0_CLK0_CLK_Pll_LOCK_TIMER_BASE_IDX                                                      0
#define mmCLK0_0_CLK0_CLK_Pll_ACK_TIMER                                                                0x0036
#define mmCLK0_0_CLK0_CLK_Pll_ACK_TIMER_BASE_IDX                                                       0
#define mmCLK0_0_CLK0_CLK_Pll_SD_ACK_TIMER                                                             0x0037
#define mmCLK0_0_CLK0_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                    0
#define mmCLK0_0_CLK0_CLK_Pll_RESET_STOP_TIMER                                                         0x0038
#define mmCLK0_0_CLK0_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK_Pll_CNTL_TIMER                                                               0x0039
#define mmCLK0_0_CLK0_CLK_Pll_CNTL_TIMER_BASE_IDX                                                      0
#define mmCLK0_0_CLK0_CLK_DS_DEGL                                                                      0x003a
#define mmCLK0_0_CLK0_CLK_DS_DEGL_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_DFS_PCC_CNTL_1                                                               0x003b
#define mmCLK0_0_CLK0_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                      0
#define mmCLK0_0_CLK0_CLK_DFS_PCC_CNTL_2                                                               0x003c
#define mmCLK0_0_CLK0_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                      0
#define mmCLK0_0_CLK0_CLK_DFS_PCC_CNTL_3                                                               0x003d
#define mmCLK0_0_CLK0_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                      0
#define mmCLK0_0_CLK0_CLK_DFS_REQ_DET_TIMER                                                            0x003e
#define mmCLK0_0_CLK0_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK_DID_CONTROL                                                                  0x003f
#define mmCLK0_0_CLK0_CLK_DID_CONTROL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_POST_DFS_BYPASS_CONTROL                                                          0x0040
#define mmCLK0_0_CLK0_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK0_DFS_CNTL                                                                    0x0041
#define mmCLK0_0_CLK0_CLK0_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK0_DS_CNTL                                                                     0x0042
#define mmCLK0_0_CLK0_CLK0_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK0_ALLOW_DS                                                                    0x0043
#define mmCLK0_0_CLK0_CLK0_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK0_DS_HYSTERESIS_ENTRY                                                         0x0044
#define mmCLK0_0_CLK0_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK0_DS_HYSTERESIS_EXIT                                                          0x0045
#define mmCLK0_0_CLK0_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL                                                            0x0046
#define mmCLK0_0_CLK0_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK0_POSTDFS_EN                                                                  0x0047
#define mmCLK0_0_CLK0_CLK0_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK0_SLICE_CNTL                                                                  0x0048
#define mmCLK0_0_CLK0_CLK0_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK0_BYPASS_CNTL                                                                 0x0049
#define mmCLK0_0_CLK0_CLK0_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK0_STATUS                                                                      0x004a
#define mmCLK0_0_CLK0_CLK0_STATUS_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK1_DFS_CNTL                                                                    0x004b
#define mmCLK0_0_CLK0_CLK1_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK1_DS_CNTL                                                                     0x004c
#define mmCLK0_0_CLK0_CLK1_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK1_ALLOW_DS                                                                    0x004d
#define mmCLK0_0_CLK0_CLK1_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK1_DS_HYSTERESIS_ENTRY                                                         0x004e
#define mmCLK0_0_CLK0_CLK1_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK1_DS_HYSTERESIS_EXIT                                                          0x004f
#define mmCLK0_0_CLK0_CLK1_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL                                                            0x0050
#define mmCLK0_0_CLK0_CLK1_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK1_POSTDFS_EN                                                                  0x0051
#define mmCLK0_0_CLK0_CLK1_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK1_SLICE_CNTL                                                                  0x0052
#define mmCLK0_0_CLK0_CLK1_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK1_BYPASS_CNTL                                                                 0x0053
#define mmCLK0_0_CLK0_CLK1_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK1_STATUS                                                                      0x0054
#define mmCLK0_0_CLK0_CLK1_STATUS_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK2_DFS_CNTL                                                                    0x0055
#define mmCLK0_0_CLK0_CLK2_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK2_DS_CNTL                                                                     0x0056
#define mmCLK0_0_CLK0_CLK2_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK2_ALLOW_DS                                                                    0x0057
#define mmCLK0_0_CLK0_CLK2_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK2_DS_HYSTERESIS_ENTRY                                                         0x0058
#define mmCLK0_0_CLK0_CLK2_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK2_DS_HYSTERESIS_EXIT                                                          0x0059
#define mmCLK0_0_CLK0_CLK2_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL                                                            0x005a
#define mmCLK0_0_CLK0_CLK2_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK2_POSTDFS_EN                                                                  0x005b
#define mmCLK0_0_CLK0_CLK2_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK2_SLICE_CNTL                                                                  0x005c
#define mmCLK0_0_CLK0_CLK2_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK2_BYPASS_CNTL                                                                 0x005d
#define mmCLK0_0_CLK0_CLK2_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK2_STATUS                                                                      0x005e
#define mmCLK0_0_CLK0_CLK2_STATUS_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK3_DFS_CNTL                                                                    0x005f
#define mmCLK0_0_CLK0_CLK3_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK3_DS_CNTL                                                                     0x0060
#define mmCLK0_0_CLK0_CLK3_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK3_ALLOW_DS                                                                    0x0061
#define mmCLK0_0_CLK0_CLK3_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK3_DS_HYSTERESIS_ENTRY                                                         0x0062
#define mmCLK0_0_CLK0_CLK3_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK3_DS_HYSTERESIS_EXIT                                                          0x0063
#define mmCLK0_0_CLK0_CLK3_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL                                                            0x0064
#define mmCLK0_0_CLK0_CLK3_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK3_POSTDFS_EN                                                                  0x0065
#define mmCLK0_0_CLK0_CLK3_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK3_SLICE_CNTL                                                                  0x0066
#define mmCLK0_0_CLK0_CLK3_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK3_BYPASS_CNTL                                                                 0x0067
#define mmCLK0_0_CLK0_CLK3_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK3_STATUS                                                                      0x0068
#define mmCLK0_0_CLK0_CLK3_STATUS_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK4_DS_CNTL                                                                     0x0069
#define mmCLK0_0_CLK0_CLK4_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK4_ALLOW_DS                                                                    0x006a
#define mmCLK0_0_CLK0_CLK4_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK4_DS_HYSTERESIS_ENTRY                                                         0x006b
#define mmCLK0_0_CLK0_CLK4_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK4_DS_HYSTERESIS_EXIT                                                          0x006c
#define mmCLK0_0_CLK0_CLK4_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL                                                            0x006d
#define mmCLK0_0_CLK0_CLK4_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK4_POSTDFS_EN                                                                  0x006e
#define mmCLK0_0_CLK0_CLK4_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK4_SLICE_CNTL                                                                  0x006f
#define mmCLK0_0_CLK0_CLK4_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK4_BYPASS_CNTL                                                                 0x0070
#define mmCLK0_0_CLK0_CLK4_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK4_STATUS                                                                      0x0071
#define mmCLK0_0_CLK0_CLK4_STATUS_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK5_DS_CNTL                                                                     0x0072
#define mmCLK0_0_CLK0_CLK5_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK5_ALLOW_DS                                                                    0x0073
#define mmCLK0_0_CLK0_CLK5_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK5_DS_HYSTERESIS_ENTRY                                                         0x0074
#define mmCLK0_0_CLK0_CLK5_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK5_DS_HYSTERESIS_EXIT                                                          0x0075
#define mmCLK0_0_CLK0_CLK5_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL                                                            0x0076
#define mmCLK0_0_CLK0_CLK5_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK5_POSTDFS_EN                                                                  0x0077
#define mmCLK0_0_CLK0_CLK5_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK5_SLICE_CNTL                                                                  0x0078
#define mmCLK0_0_CLK0_CLK5_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK5_BYPASS_CNTL                                                                 0x0079
#define mmCLK0_0_CLK0_CLK5_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK5_STATUS                                                                      0x007a
#define mmCLK0_0_CLK0_CLK5_STATUS_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_DFS_GlobalClkEnDID_CTR                                                           0x007b
#define mmCLK0_0_CLK0_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_PLL_PWR_REQ                                                                  0x007c
#define mmCLK0_0_CLK0_CLK_PLL_PWR_REQ_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK_PWR_MGMT_CONTROL                                                             0x007d
#define mmCLK0_0_CLK0_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                    0
#define mmCLK0_0_CLK0_CLK_DFSBYPASS_CONTROL                                                            0x007e
#define mmCLK0_0_CLK0_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                   0
#define mmCLK0_0_CLK0_CLK_FSM_CONTROL                                                                  0x007f
#define mmCLK0_0_CLK0_CLK_FSM_CONTROL_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK_FSM_MODE                                                                     0x0080
#define mmCLK0_0_CLK0_CLK_FSM_MODE_BASE_IDX                                                            0
#define mmCLK0_0_CLK0_CLK_FSM_STATUS                                                                   0x0081
#define mmCLK0_0_CLK0_CLK_FSM_STATUS_BASE_IDX                                                          0
#define mmCLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE                                                          0x0082
#define mmCLK0_0_CLK0_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_FSM_STATUS_IDLE                                                              0x0083
#define mmCLK0_0_CLK0_CLK_FSM_STATUS_IDLE_BASE_IDX                                                     0
#define mmCLK0_0_CLK0_CLK_MILESTONE                                                                    0x0084
#define mmCLK0_0_CLK0_CLK_MILESTONE_BASE_IDX                                                           0
#define mmCLK0_0_CLK0_CLK_MILESTONE_upper                                                              0x0085
#define mmCLK0_0_CLK0_CLK_MILESTONE_upper_BASE_IDX                                                     0
#define mmCLK0_0_CLK0_CLK_WARM_RESET_CNTL                                                              0x0086
#define mmCLK0_0_CLK0_CLK_WARM_RESET_CNTL_BASE_IDX                                                     0
#define mmCLK0_0_CLK0_CLK_RESET                                                                        0x0087
#define mmCLK0_0_CLK0_CLK_RESET_BASE_IDX                                                               0
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK                                                             0x0088
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK_BASE_IDX                                                    0
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP                                                          0x0089
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP_UPR                                                      0x008a
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                             0
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK_STATUS                                                      0x008b
#define mmCLK0_0_CLK0_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                             0
#define mmCLK0_0_CLK0_CLK_PLL_DividerReset                                                             0x008c
#define mmCLK0_0_CLK0_CLK_PLL_DividerReset_BASE_IDX                                                    0
#define mmCLK0_0_CLK0_CLK_MILESTONE_WARM_RESET                                                         0x008d
#define mmCLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                0
#define mmCLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_STATUS                                                  0x008e
#define mmCLK0_0_CLK0_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                         0
#define mmCLK0_0_CLK0_CLK_MILESTONE_PLLTST                                                             0x008f
#define mmCLK0_0_CLK0_CLK_MILESTONE_PLLTST_BASE_IDX                                                    0
#define mmCLK0_0_CLK0_CLK_MILESTONE_PLLTST_VALID                                                       0x0090
#define mmCLK0_0_CLK0_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                              0
#define mmCLK0_0_CLK0_CLK_OBSERVE_MUX                                                                  0x0091
#define mmCLK0_0_CLK0_CLK_OBSERVE_MUX_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_FCState_config                                                                   0x0092
#define mmCLK0_0_CLK0_FCState_config_BASE_IDX                                                          0
#define mmCLK0_0_CLK0_FCState_config_2                                                                 0x0093
#define mmCLK0_0_CLK0_FCState_config_2_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_FCState_config_3                                                                 0x0094
#define mmCLK0_0_CLK0_FCState_config_3_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_FCState_config_4                                                                 0x0095
#define mmCLK0_0_CLK0_FCState_config_4_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT                                                        0x0096
#define mmCLK0_0_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                               0
#define mmCLK0_0_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT                                                       0x0097
#define mmCLK0_0_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                              0
#define mmCLK0_0_CLK0_CLK_SPARE_0                                                                      0x0098
#define mmCLK0_0_CLK0_CLK_SPARE_0_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_SPARE_1                                                                      0x0099
#define mmCLK0_0_CLK0_CLK_SPARE_1_BASE_IDX                                                             0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG                                                          0x009a
#define mmCLK0_0_CLK0_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_STATUS                                                              0x009b
#define mmCLK0_0_CLK0_CLK_TICK_CNT_STATUS_BASE_IDX                                                     0
#define mmCLK0_0_CLK0_CLK0_CURRENT_CNT                                                                 0x009c
#define mmCLK0_0_CLK0_CLK0_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK1_CURRENT_CNT                                                                 0x009d
#define mmCLK0_0_CLK0_CLK1_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK2_CURRENT_CNT                                                                 0x009e
#define mmCLK0_0_CLK0_CLK2_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK3_CURRENT_CNT                                                                 0x009f
#define mmCLK0_0_CLK0_CLK3_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK4_CURRENT_CNT                                                                 0x00a0
#define mmCLK0_0_CLK0_CLK4_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK5_CURRENT_CNT                                                                 0x00a1
#define mmCLK0_0_CLK0_CLK5_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_0                                                           0x00a2
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_1                                                           0x00a3
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_2                                                           0x00a4
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_3                                                           0x00a5
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_4                                                           0x00a6
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_5                                                           0x00a7
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_6                                                           0x00a8
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_7                                                           0x00a9
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_8                                                           0x00aa
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_9                                                           0x00ab
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                  0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_10                                                          0x00ac
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_11                                                          0x00ad
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_12                                                          0x00ae
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_13                                                          0x00af
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_14                                                          0x00b0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_15                                                          0x00b1
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_16                                                          0x00b2
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_17                                                          0x00b3
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_18                                                          0x00b4
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_19                                                          0x00b5
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_20                                                          0x00b6
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_21                                                          0x00b7
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_22                                                          0x00b8
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_23                                                          0x00b9
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_24                                                          0x00ba
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_25                                                          0x00bb
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_26                                                          0x00bc
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_27                                                          0x00bd
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_28                                                          0x00be
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_29                                                          0x00bf
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_30                                                          0x00c0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_31                                                          0x00c1
#define mmCLK0_0_CLK0_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_DS_OVERRIDE                                                                  0x00c2
#define mmCLK0_0_CLK0_CLK_DS_OVERRIDE_BASE_IDX                                                         0
#define mmCLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_1                                                          0x00c3
#define mmCLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_2                                                          0x00c4
#define mmCLK0_0_CLK0_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                 0
#define mmCLK0_0_CLK0_CLK_SCRATCH                                                                      0x00c5
#define mmCLK0_0_CLK0_CLK_SCRATCH_BASE_IDX                                                             0


// addressBlock: clk_clk0_1_SmuClkDec
// base address: 0x5b800
#define mmCLK0_1_CLK0_CLK_PLL_FUSES                                                                    0x0200
#define mmCLK0_1_CLK0_CLK_PLL_FUSES_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK_PLL_FUSES_2                                                                  0x0201
#define mmCLK0_1_CLK0_CLK_PLL_FUSES_2_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK_MISC_FUSES                                                                   0x0202
#define mmCLK0_1_CLK0_CLK_MISC_FUSES_BASE_IDX                                                          0
#define mmCLK0_1_CLK0_CLK_FUSE_LOCK                                                                    0x0203
#define mmCLK0_1_CLK0_CLK_FUSE_LOCK_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK_FUSES_0                                                                      0x0204
#define mmCLK0_1_CLK0_CLK_FUSES_0_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_FUSES_1                                                                      0x0205
#define mmCLK0_1_CLK0_CLK_FUSES_1_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_FUSES_2                                                                      0x0206
#define mmCLK0_1_CLK0_CLK_FUSES_2_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_FUSES_3                                                                      0x0207
#define mmCLK0_1_CLK0_CLK_FUSES_3_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_FUSE_CONTROL                                                                 0x0208
#define mmCLK0_1_CLK0_CLK_FUSE_CONTROL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_SLICE_NUM                                                                        0x0209
#define mmCLK0_1_CLK0_SLICE_NUM_BASE_IDX                                                               0
#define mmCLK0_1_CLK0_ROOTREFCLK_MUX_1                                                                 0x020a
#define mmCLK0_1_CLK0_ROOTREFCLK_MUX_1_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK_PLL_REFCLK_RATE_Startup                                                      0x020c
#define mmCLK0_1_CLK0_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                             0
#define mmCLK0_1_CLK0_CLK_REFCG_REFCLK_CTRL                                                            0x020d
#define mmCLK0_1_CLK0_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK                                                       0x020e
#define mmCLK0_1_CLK0_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                              0
#define mmCLK0_1_CLK0_CLK_PLL_REQ                                                                      0x020f
#define mmCLK0_1_CLK0_CLK_PLL_REQ_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_PLL_SEQ_REQ                                                                  0x0210
#define mmCLK0_1_CLK0_CLK_PLL_SEQ_REQ_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK_PLL_DIRECT_CNTL                                                              0x0211
#define mmCLK0_1_CLK0_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                     0
#define mmCLK0_1_CLK0_CLK_PLL_STATUS                                                                   0x0212
#define mmCLK0_1_CLK0_CLK_PLL_STATUS_BASE_IDX                                                          0
#define mmCLK0_1_CLK0_CLK_PLL_CONTROL                                                                  0x0213
#define mmCLK0_1_CLK0_CLK_PLL_CONTROL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK_PLL_TEST                                                                     0x0214
#define mmCLK0_1_CLK0_CLK_PLL_TEST_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK_PLL_BYPASS                                                                   0x0215
#define mmCLK0_1_CLK0_CLK_PLL_BYPASS_BASE_IDX                                                          0
#define mmCLK0_1_CLK0_spll_fuse1_bin1                                                                  0x0216
#define mmCLK0_1_CLK0_spll_fuse1_bin1_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_fuse_2_bin1                                                                 0x0217
#define mmCLK0_1_CLK0_spll_fuse_2_bin1_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_spll_fuse1_bin2                                                                  0x0218
#define mmCLK0_1_CLK0_spll_fuse1_bin2_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_fuse_2_bin2                                                                 0x0219
#define mmCLK0_1_CLK0_spll_fuse_2_bin2_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_spll_fuse1_bin3                                                                  0x021a
#define mmCLK0_1_CLK0_spll_fuse1_bin3_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_fuse_2_bin3                                                                 0x021b
#define mmCLK0_1_CLK0_spll_fuse_2_bin3_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_spll_fuse1_bin4                                                                  0x021c
#define mmCLK0_1_CLK0_spll_fuse1_bin4_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_fuse_2_bin4                                                                 0x021d
#define mmCLK0_1_CLK0_spll_fuse_2_bin4_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_spll_fsm_cntl_1                                                                  0x021e
#define mmCLK0_1_CLK0_spll_fsm_cntl_1_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_fsm_cntl_2                                                                  0x021f
#define mmCLK0_1_CLK0_spll_fsm_cntl_2_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_fsm_cntl_3                                                                  0x0220
#define mmCLK0_1_CLK0_spll_fsm_cntl_3_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_fsm_cntl_4                                                                  0x0221
#define mmCLK0_1_CLK0_spll_fsm_cntl_4_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_spll_field_1                                                                     0x0222
#define mmCLK0_1_CLK0_spll_field_1_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_2                                                                     0x0223
#define mmCLK0_1_CLK0_spll_field_2_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_3                                                                     0x0224
#define mmCLK0_1_CLK0_spll_field_3_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_4                                                                     0x0225
#define mmCLK0_1_CLK0_spll_field_4_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_5                                                                     0x0226
#define mmCLK0_1_CLK0_spll_field_5_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_6                                                                     0x0227
#define mmCLK0_1_CLK0_spll_field_6_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_7                                                                     0x0228
#define mmCLK0_1_CLK0_spll_field_7_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_8                                                                     0x0229
#define mmCLK0_1_CLK0_spll_field_8_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_9                                                                     0x022a
#define mmCLK0_1_CLK0_spll_field_9_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_spll_field_10                                                                    0x022b
#define mmCLK0_1_CLK0_spll_field_10_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_spll_field_11                                                                    0x022c
#define mmCLK0_1_CLK0_spll_field_11_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_spll_field_12                                                                    0x022d
#define mmCLK0_1_CLK0_spll_field_12_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_spll_field_13                                                                    0x022e
#define mmCLK0_1_CLK0_spll_field_13_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_spll_field_14                                                                    0x022f
#define mmCLK0_1_CLK0_spll_field_14_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_spll_field_15                                                                    0x0230
#define mmCLK0_1_CLK0_spll_field_15_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_spll_fll_ro                                                                      0x0231
#define mmCLK0_1_CLK0_spll_fll_ro_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_spll_override                                                                    0x0232
#define mmCLK0_1_CLK0_spll_override_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK_PLL_DIV_CNTL                                                                 0x0233
#define mmCLK0_1_CLK0_CLK_PLL_DIV_CNTL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK_PWRON_RESET_TIMER                                                            0x0234
#define mmCLK0_1_CLK0_CLK_PWRON_RESET_TIMER_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK_Pll_LOCK_TIMER                                                               0x0235
#define mmCLK0_1_CLK0_CLK_Pll_LOCK_TIMER_BASE_IDX                                                      0
#define mmCLK0_1_CLK0_CLK_Pll_ACK_TIMER                                                                0x0236
#define mmCLK0_1_CLK0_CLK_Pll_ACK_TIMER_BASE_IDX                                                       0
#define mmCLK0_1_CLK0_CLK_Pll_SD_ACK_TIMER                                                             0x0237
#define mmCLK0_1_CLK0_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                    0
#define mmCLK0_1_CLK0_CLK_Pll_RESET_STOP_TIMER                                                         0x0238
#define mmCLK0_1_CLK0_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK_Pll_CNTL_TIMER                                                               0x0239
#define mmCLK0_1_CLK0_CLK_Pll_CNTL_TIMER_BASE_IDX                                                      0
#define mmCLK0_1_CLK0_CLK_DS_DEGL                                                                      0x023a
#define mmCLK0_1_CLK0_CLK_DS_DEGL_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_DFS_PCC_CNTL_1                                                               0x023b
#define mmCLK0_1_CLK0_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                      0
#define mmCLK0_1_CLK0_CLK_DFS_PCC_CNTL_2                                                               0x023c
#define mmCLK0_1_CLK0_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                      0
#define mmCLK0_1_CLK0_CLK_DFS_PCC_CNTL_3                                                               0x023d
#define mmCLK0_1_CLK0_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                      0
#define mmCLK0_1_CLK0_CLK_DFS_REQ_DET_TIMER                                                            0x023e
#define mmCLK0_1_CLK0_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK_DID_CONTROL                                                                  0x023f
#define mmCLK0_1_CLK0_CLK_DID_CONTROL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_POST_DFS_BYPASS_CONTROL                                                          0x0240
#define mmCLK0_1_CLK0_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK0_DFS_CNTL                                                                    0x0241
#define mmCLK0_1_CLK0_CLK0_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK0_DS_CNTL                                                                     0x0242
#define mmCLK0_1_CLK0_CLK0_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK0_ALLOW_DS                                                                    0x0243
#define mmCLK0_1_CLK0_CLK0_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK0_DS_HYSTERESIS_ENTRY                                                         0x0244
#define mmCLK0_1_CLK0_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK0_DS_HYSTERESIS_EXIT                                                          0x0245
#define mmCLK0_1_CLK0_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL                                                            0x0246
#define mmCLK0_1_CLK0_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK0_POSTDFS_EN                                                                  0x0247
#define mmCLK0_1_CLK0_CLK0_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK0_SLICE_CNTL                                                                  0x0248
#define mmCLK0_1_CLK0_CLK0_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK0_BYPASS_CNTL                                                                 0x0249
#define mmCLK0_1_CLK0_CLK0_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK0_STATUS                                                                      0x024a
#define mmCLK0_1_CLK0_CLK0_STATUS_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK1_DFS_CNTL                                                                    0x024b
#define mmCLK0_1_CLK0_CLK1_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK1_DS_CNTL                                                                     0x024c
#define mmCLK0_1_CLK0_CLK1_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK1_ALLOW_DS                                                                    0x024d
#define mmCLK0_1_CLK0_CLK1_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK1_DS_HYSTERESIS_ENTRY                                                         0x024e
#define mmCLK0_1_CLK0_CLK1_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK1_DS_HYSTERESIS_EXIT                                                          0x024f
#define mmCLK0_1_CLK0_CLK1_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL                                                            0x0250
#define mmCLK0_1_CLK0_CLK1_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK1_POSTDFS_EN                                                                  0x0251
#define mmCLK0_1_CLK0_CLK1_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK1_SLICE_CNTL                                                                  0x0252
#define mmCLK0_1_CLK0_CLK1_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK1_BYPASS_CNTL                                                                 0x0253
#define mmCLK0_1_CLK0_CLK1_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK1_STATUS                                                                      0x0254
#define mmCLK0_1_CLK0_CLK1_STATUS_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK2_DFS_CNTL                                                                    0x0255
#define mmCLK0_1_CLK0_CLK2_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK2_DS_CNTL                                                                     0x0256
#define mmCLK0_1_CLK0_CLK2_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK2_ALLOW_DS                                                                    0x0257
#define mmCLK0_1_CLK0_CLK2_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK2_DS_HYSTERESIS_ENTRY                                                         0x0258
#define mmCLK0_1_CLK0_CLK2_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK2_DS_HYSTERESIS_EXIT                                                          0x0259
#define mmCLK0_1_CLK0_CLK2_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL                                                            0x025a
#define mmCLK0_1_CLK0_CLK2_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK2_POSTDFS_EN                                                                  0x025b
#define mmCLK0_1_CLK0_CLK2_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK2_SLICE_CNTL                                                                  0x025c
#define mmCLK0_1_CLK0_CLK2_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK2_BYPASS_CNTL                                                                 0x025d
#define mmCLK0_1_CLK0_CLK2_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK2_STATUS                                                                      0x025e
#define mmCLK0_1_CLK0_CLK2_STATUS_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK3_DFS_CNTL                                                                    0x025f
#define mmCLK0_1_CLK0_CLK3_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK3_DS_CNTL                                                                     0x0260
#define mmCLK0_1_CLK0_CLK3_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK3_ALLOW_DS                                                                    0x0261
#define mmCLK0_1_CLK0_CLK3_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK3_DS_HYSTERESIS_ENTRY                                                         0x0262
#define mmCLK0_1_CLK0_CLK3_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK3_DS_HYSTERESIS_EXIT                                                          0x0263
#define mmCLK0_1_CLK0_CLK3_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL                                                            0x0264
#define mmCLK0_1_CLK0_CLK3_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK3_POSTDFS_EN                                                                  0x0265
#define mmCLK0_1_CLK0_CLK3_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK3_SLICE_CNTL                                                                  0x0266
#define mmCLK0_1_CLK0_CLK3_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK3_BYPASS_CNTL                                                                 0x0267
#define mmCLK0_1_CLK0_CLK3_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK3_STATUS                                                                      0x0268
#define mmCLK0_1_CLK0_CLK3_STATUS_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK4_DS_CNTL                                                                     0x0269
#define mmCLK0_1_CLK0_CLK4_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK4_ALLOW_DS                                                                    0x026a
#define mmCLK0_1_CLK0_CLK4_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK4_DS_HYSTERESIS_ENTRY                                                         0x026b
#define mmCLK0_1_CLK0_CLK4_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK4_DS_HYSTERESIS_EXIT                                                          0x026c
#define mmCLK0_1_CLK0_CLK4_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL                                                            0x026d
#define mmCLK0_1_CLK0_CLK4_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK4_POSTDFS_EN                                                                  0x026e
#define mmCLK0_1_CLK0_CLK4_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK4_SLICE_CNTL                                                                  0x026f
#define mmCLK0_1_CLK0_CLK4_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK4_BYPASS_CNTL                                                                 0x0270
#define mmCLK0_1_CLK0_CLK4_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK4_STATUS                                                                      0x0271
#define mmCLK0_1_CLK0_CLK4_STATUS_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK5_DS_CNTL                                                                     0x0272
#define mmCLK0_1_CLK0_CLK5_DS_CNTL_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK5_ALLOW_DS                                                                    0x0273
#define mmCLK0_1_CLK0_CLK5_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK5_DS_HYSTERESIS_ENTRY                                                         0x0274
#define mmCLK0_1_CLK0_CLK5_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK5_DS_HYSTERESIS_EXIT                                                          0x0275
#define mmCLK0_1_CLK0_CLK5_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL                                                            0x0276
#define mmCLK0_1_CLK0_CLK5_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK5_POSTDFS_EN                                                                  0x0277
#define mmCLK0_1_CLK0_CLK5_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK5_SLICE_CNTL                                                                  0x0278
#define mmCLK0_1_CLK0_CLK5_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK5_BYPASS_CNTL                                                                 0x0279
#define mmCLK0_1_CLK0_CLK5_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK5_STATUS                                                                      0x027a
#define mmCLK0_1_CLK0_CLK5_STATUS_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_DFS_GlobalClkEnDID_CTR                                                           0x027b
#define mmCLK0_1_CLK0_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_PLL_PWR_REQ                                                                  0x027c
#define mmCLK0_1_CLK0_CLK_PLL_PWR_REQ_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK_PWR_MGMT_CONTROL                                                             0x027d
#define mmCLK0_1_CLK0_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                    0
#define mmCLK0_1_CLK0_CLK_DFSBYPASS_CONTROL                                                            0x027e
#define mmCLK0_1_CLK0_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                   0
#define mmCLK0_1_CLK0_CLK_FSM_CONTROL                                                                  0x027f
#define mmCLK0_1_CLK0_CLK_FSM_CONTROL_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK_FSM_MODE                                                                     0x0280
#define mmCLK0_1_CLK0_CLK_FSM_MODE_BASE_IDX                                                            0
#define mmCLK0_1_CLK0_CLK_FSM_STATUS                                                                   0x0281
#define mmCLK0_1_CLK0_CLK_FSM_STATUS_BASE_IDX                                                          0
#define mmCLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE                                                          0x0282
#define mmCLK0_1_CLK0_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_FSM_STATUS_IDLE                                                              0x0283
#define mmCLK0_1_CLK0_CLK_FSM_STATUS_IDLE_BASE_IDX                                                     0
#define mmCLK0_1_CLK0_CLK_MILESTONE                                                                    0x0284
#define mmCLK0_1_CLK0_CLK_MILESTONE_BASE_IDX                                                           0
#define mmCLK0_1_CLK0_CLK_MILESTONE_upper                                                              0x0285
#define mmCLK0_1_CLK0_CLK_MILESTONE_upper_BASE_IDX                                                     0
#define mmCLK0_1_CLK0_CLK_WARM_RESET_CNTL                                                              0x0286
#define mmCLK0_1_CLK0_CLK_WARM_RESET_CNTL_BASE_IDX                                                     0
#define mmCLK0_1_CLK0_CLK_RESET                                                                        0x0287
#define mmCLK0_1_CLK0_CLK_RESET_BASE_IDX                                                               0
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK                                                             0x0288
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK_BASE_IDX                                                    0
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP                                                          0x0289
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP_UPR                                                      0x028a
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                             0
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK_STATUS                                                      0x028b
#define mmCLK0_1_CLK0_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                             0
#define mmCLK0_1_CLK0_CLK_PLL_DividerReset                                                             0x028c
#define mmCLK0_1_CLK0_CLK_PLL_DividerReset_BASE_IDX                                                    0
#define mmCLK0_1_CLK0_CLK_MILESTONE_WARM_RESET                                                         0x028d
#define mmCLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                0
#define mmCLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_STATUS                                                  0x028e
#define mmCLK0_1_CLK0_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                         0
#define mmCLK0_1_CLK0_CLK_MILESTONE_PLLTST                                                             0x028f
#define mmCLK0_1_CLK0_CLK_MILESTONE_PLLTST_BASE_IDX                                                    0
#define mmCLK0_1_CLK0_CLK_MILESTONE_PLLTST_VALID                                                       0x0290
#define mmCLK0_1_CLK0_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                              0
#define mmCLK0_1_CLK0_CLK_OBSERVE_MUX                                                                  0x0291
#define mmCLK0_1_CLK0_CLK_OBSERVE_MUX_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_FCState_config                                                                   0x0292
#define mmCLK0_1_CLK0_FCState_config_BASE_IDX                                                          0
#define mmCLK0_1_CLK0_FCState_config_2                                                                 0x0293
#define mmCLK0_1_CLK0_FCState_config_2_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_FCState_config_3                                                                 0x0294
#define mmCLK0_1_CLK0_FCState_config_3_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_FCState_config_4                                                                 0x0295
#define mmCLK0_1_CLK0_FCState_config_4_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT                                                        0x0296
#define mmCLK0_1_CLK0_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                               0
#define mmCLK0_1_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT                                                       0x0297
#define mmCLK0_1_CLK0_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                              0
#define mmCLK0_1_CLK0_CLK_SPARE_0                                                                      0x0298
#define mmCLK0_1_CLK0_CLK_SPARE_0_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_SPARE_1                                                                      0x0299
#define mmCLK0_1_CLK0_CLK_SPARE_1_BASE_IDX                                                             0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG                                                          0x029a
#define mmCLK0_1_CLK0_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_STATUS                                                              0x029b
#define mmCLK0_1_CLK0_CLK_TICK_CNT_STATUS_BASE_IDX                                                     0
#define mmCLK0_1_CLK0_CLK0_CURRENT_CNT                                                                 0x029c
#define mmCLK0_1_CLK0_CLK0_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK1_CURRENT_CNT                                                                 0x029d
#define mmCLK0_1_CLK0_CLK1_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK2_CURRENT_CNT                                                                 0x029e
#define mmCLK0_1_CLK0_CLK2_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK3_CURRENT_CNT                                                                 0x029f
#define mmCLK0_1_CLK0_CLK3_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK4_CURRENT_CNT                                                                 0x02a0
#define mmCLK0_1_CLK0_CLK4_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK5_CURRENT_CNT                                                                 0x02a1
#define mmCLK0_1_CLK0_CLK5_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_0                                                           0x02a2
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_1                                                           0x02a3
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_2                                                           0x02a4
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_3                                                           0x02a5
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_4                                                           0x02a6
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_5                                                           0x02a7
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_6                                                           0x02a8
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_7                                                           0x02a9
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_8                                                           0x02aa
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_9                                                           0x02ab
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                  0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_10                                                          0x02ac
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_11                                                          0x02ad
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_12                                                          0x02ae
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_13                                                          0x02af
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_14                                                          0x02b0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_15                                                          0x02b1
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_16                                                          0x02b2
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_17                                                          0x02b3
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_18                                                          0x02b4
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_19                                                          0x02b5
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_20                                                          0x02b6
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_21                                                          0x02b7
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_22                                                          0x02b8
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_23                                                          0x02b9
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_24                                                          0x02ba
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_25                                                          0x02bb
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_26                                                          0x02bc
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_27                                                          0x02bd
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_28                                                          0x02be
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_29                                                          0x02bf
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_30                                                          0x02c0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_31                                                          0x02c1
#define mmCLK0_1_CLK0_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_DS_OVERRIDE                                                                  0x02c2
#define mmCLK0_1_CLK0_CLK_DS_OVERRIDE_BASE_IDX                                                         0
#define mmCLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_1                                                          0x02c3
#define mmCLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_2                                                          0x02c4
#define mmCLK0_1_CLK0_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                 0
#define mmCLK0_1_CLK0_CLK_SCRATCH                                                                      0x02c5
#define mmCLK0_1_CLK0_CLK_SCRATCH_BASE_IDX                                                             0


// addressBlock: clk_clk1_0_SmuClkDec
// base address: 0x5c000
#define mmCLK1_0_CLK1_CLK_PLL_FUSES                                                                    0x0400
#define mmCLK1_0_CLK1_CLK_PLL_FUSES_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK_PLL_FUSES_2                                                                  0x0401
#define mmCLK1_0_CLK1_CLK_PLL_FUSES_2_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK_MISC_FUSES                                                                   0x0402
#define mmCLK1_0_CLK1_CLK_MISC_FUSES_BASE_IDX                                                          0
#define mmCLK1_0_CLK1_CLK_FUSE_LOCK                                                                    0x0403
#define mmCLK1_0_CLK1_CLK_FUSE_LOCK_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK_FUSES_0                                                                      0x0404
#define mmCLK1_0_CLK1_CLK_FUSES_0_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_FUSES_1                                                                      0x0405
#define mmCLK1_0_CLK1_CLK_FUSES_1_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_FUSES_2                                                                      0x0406
#define mmCLK1_0_CLK1_CLK_FUSES_2_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_FUSES_3                                                                      0x0407
#define mmCLK1_0_CLK1_CLK_FUSES_3_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_FUSES_4                                                                      0x0408
#define mmCLK1_0_CLK1_CLK_FUSES_4_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_FUSE_CONTROL                                                                 0x0409
#define mmCLK1_0_CLK1_CLK_FUSE_CONTROL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_SLICE_NUM                                                                        0x040a
#define mmCLK1_0_CLK1_SLICE_NUM_BASE_IDX                                                               0
#define mmCLK1_0_CLK1_ROOTREFCLK_MUX_1                                                                 0x040b
#define mmCLK1_0_CLK1_ROOTREFCLK_MUX_1_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK_PLL_REFCLK_RATE_Startup                                                      0x040d
#define mmCLK1_0_CLK1_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                             0
#define mmCLK1_0_CLK1_CLK_REFCG_REFCLK_CTRL                                                            0x040e
#define mmCLK1_0_CLK1_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK                                                       0x040f
#define mmCLK1_0_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                              0
#define mmCLK1_0_CLK1_CLK_PLL_REQ                                                                      0x0410
#define mmCLK1_0_CLK1_CLK_PLL_REQ_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_PLL_SEQ_REQ                                                                  0x0411
#define mmCLK1_0_CLK1_CLK_PLL_SEQ_REQ_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK_PLL_DIRECT_CNTL                                                              0x0412
#define mmCLK1_0_CLK1_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                     0
#define mmCLK1_0_CLK1_CLK_PLL_STATUS                                                                   0x0413
#define mmCLK1_0_CLK1_CLK_PLL_STATUS_BASE_IDX                                                          0
#define mmCLK1_0_CLK1_CLK_PLL_CONTROL                                                                  0x0414
#define mmCLK1_0_CLK1_CLK_PLL_CONTROL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK_PLL_TEST                                                                     0x0415
#define mmCLK1_0_CLK1_CLK_PLL_TEST_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK_PLL_BYPASS                                                                   0x0416
#define mmCLK1_0_CLK1_CLK_PLL_BYPASS_BASE_IDX                                                          0
#define mmCLK1_0_CLK1_spll_fuse1_bin1                                                                  0x0417
#define mmCLK1_0_CLK1_spll_fuse1_bin1_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_fuse_2_bin1                                                                 0x0418
#define mmCLK1_0_CLK1_spll_fuse_2_bin1_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_spll_fuse1_bin2                                                                  0x0419
#define mmCLK1_0_CLK1_spll_fuse1_bin2_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_fuse_2_bin2                                                                 0x041a
#define mmCLK1_0_CLK1_spll_fuse_2_bin2_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_spll_fuse1_bin3                                                                  0x041b
#define mmCLK1_0_CLK1_spll_fuse1_bin3_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_fuse_2_bin3                                                                 0x041c
#define mmCLK1_0_CLK1_spll_fuse_2_bin3_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_spll_fuse1_bin4                                                                  0x041d
#define mmCLK1_0_CLK1_spll_fuse1_bin4_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_fuse_2_bin4                                                                 0x041e
#define mmCLK1_0_CLK1_spll_fuse_2_bin4_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_spll_fsm_cntl_1                                                                  0x041f
#define mmCLK1_0_CLK1_spll_fsm_cntl_1_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_fsm_cntl_2                                                                  0x0420
#define mmCLK1_0_CLK1_spll_fsm_cntl_2_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_fsm_cntl_3                                                                  0x0421
#define mmCLK1_0_CLK1_spll_fsm_cntl_3_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_fsm_cntl_4                                                                  0x0422
#define mmCLK1_0_CLK1_spll_fsm_cntl_4_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_spll_field_1                                                                     0x0423
#define mmCLK1_0_CLK1_spll_field_1_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_2                                                                     0x0424
#define mmCLK1_0_CLK1_spll_field_2_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_3                                                                     0x0425
#define mmCLK1_0_CLK1_spll_field_3_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_4                                                                     0x0426
#define mmCLK1_0_CLK1_spll_field_4_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_5                                                                     0x0427
#define mmCLK1_0_CLK1_spll_field_5_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_6                                                                     0x0428
#define mmCLK1_0_CLK1_spll_field_6_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_7                                                                     0x0429
#define mmCLK1_0_CLK1_spll_field_7_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_8                                                                     0x042a
#define mmCLK1_0_CLK1_spll_field_8_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_9                                                                     0x042b
#define mmCLK1_0_CLK1_spll_field_9_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_spll_field_10                                                                    0x042c
#define mmCLK1_0_CLK1_spll_field_10_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_spll_field_11                                                                    0x042d
#define mmCLK1_0_CLK1_spll_field_11_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_spll_field_12                                                                    0x042e
#define mmCLK1_0_CLK1_spll_field_12_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_spll_field_13                                                                    0x042f
#define mmCLK1_0_CLK1_spll_field_13_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_spll_field_14                                                                    0x0430
#define mmCLK1_0_CLK1_spll_field_14_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_spll_field_15                                                                    0x0431
#define mmCLK1_0_CLK1_spll_field_15_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_spll_fll_ro                                                                      0x0432
#define mmCLK1_0_CLK1_spll_fll_ro_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_spll_override                                                                    0x0433
#define mmCLK1_0_CLK1_spll_override_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK_PLL_DIV_CNTL                                                                 0x0434
#define mmCLK1_0_CLK1_CLK_PLL_DIV_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK_PWRON_RESET_TIMER                                                            0x0435
#define mmCLK1_0_CLK1_CLK_PWRON_RESET_TIMER_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK_Pll_LOCK_TIMER                                                               0x0436
#define mmCLK1_0_CLK1_CLK_Pll_LOCK_TIMER_BASE_IDX                                                      0
#define mmCLK1_0_CLK1_CLK_Pll_ACK_TIMER                                                                0x0437
#define mmCLK1_0_CLK1_CLK_Pll_ACK_TIMER_BASE_IDX                                                       0
#define mmCLK1_0_CLK1_CLK_Pll_SD_ACK_TIMER                                                             0x0438
#define mmCLK1_0_CLK1_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                    0
#define mmCLK1_0_CLK1_CLK_Pll_RESET_STOP_TIMER                                                         0x0439
#define mmCLK1_0_CLK1_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK_Pll_CNTL_TIMER                                                               0x043a
#define mmCLK1_0_CLK1_CLK_Pll_CNTL_TIMER_BASE_IDX                                                      0
#define mmCLK1_0_CLK1_CLK_DS_DEGL                                                                      0x043b
#define mmCLK1_0_CLK1_CLK_DS_DEGL_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_DFS_PCC_CNTL_1                                                               0x043c
#define mmCLK1_0_CLK1_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                      0
#define mmCLK1_0_CLK1_CLK_DFS_PCC_CNTL_2                                                               0x043d
#define mmCLK1_0_CLK1_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                      0
#define mmCLK1_0_CLK1_CLK_DFS_PCC_CNTL_3                                                               0x043e
#define mmCLK1_0_CLK1_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                      0
#define mmCLK1_0_CLK1_CLK_DFS_REQ_DET_TIMER                                                            0x043f
#define mmCLK1_0_CLK1_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK_DID_CONTROL                                                                  0x0440
#define mmCLK1_0_CLK1_CLK_DID_CONTROL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_POST_DFS_BYPASS_CONTROL                                                          0x0441
#define mmCLK1_0_CLK1_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK0_DFS_CNTL                                                                    0x0442
#define mmCLK1_0_CLK1_CLK0_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK0_DS_CNTL                                                                     0x0443
#define mmCLK1_0_CLK1_CLK0_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK0_ALLOW_DS                                                                    0x0444
#define mmCLK1_0_CLK1_CLK0_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK0_DS_HYSTERESIS_ENTRY                                                         0x0445
#define mmCLK1_0_CLK1_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK0_DS_HYSTERESIS_EXIT                                                          0x0446
#define mmCLK1_0_CLK1_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL                                                            0x0447
#define mmCLK1_0_CLK1_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK0_POSTDFS_EN                                                                  0x0448
#define mmCLK1_0_CLK1_CLK0_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK0_SLICE_CNTL                                                                  0x0449
#define mmCLK1_0_CLK1_CLK0_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK0_BYPASS_CNTL                                                                 0x044a
#define mmCLK1_0_CLK1_CLK0_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK0_STATUS                                                                      0x044b
#define mmCLK1_0_CLK1_CLK0_STATUS_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK1_DFS_CNTL                                                                    0x044c
#define mmCLK1_0_CLK1_CLK1_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK1_DS_CNTL                                                                     0x044d
#define mmCLK1_0_CLK1_CLK1_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK1_ALLOW_DS                                                                    0x044e
#define mmCLK1_0_CLK1_CLK1_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK1_DS_HYSTERESIS_ENTRY                                                         0x044f
#define mmCLK1_0_CLK1_CLK1_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK1_DS_HYSTERESIS_EXIT                                                          0x0450
#define mmCLK1_0_CLK1_CLK1_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL                                                            0x0451
#define mmCLK1_0_CLK1_CLK1_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK1_POSTDFS_EN                                                                  0x0452
#define mmCLK1_0_CLK1_CLK1_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK1_SLICE_CNTL                                                                  0x0453
#define mmCLK1_0_CLK1_CLK1_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK1_BYPASS_CNTL                                                                 0x0454
#define mmCLK1_0_CLK1_CLK1_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK1_STATUS                                                                      0x0455
#define mmCLK1_0_CLK1_CLK1_STATUS_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK2_DFS_CNTL                                                                    0x0456
#define mmCLK1_0_CLK1_CLK2_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK2_DS_CNTL                                                                     0x0457
#define mmCLK1_0_CLK1_CLK2_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK2_ALLOW_DS                                                                    0x0458
#define mmCLK1_0_CLK1_CLK2_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK2_DS_HYSTERESIS_ENTRY                                                         0x0459
#define mmCLK1_0_CLK1_CLK2_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK2_DS_HYSTERESIS_EXIT                                                          0x045a
#define mmCLK1_0_CLK1_CLK2_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL                                                            0x045b
#define mmCLK1_0_CLK1_CLK2_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK2_POSTDFS_EN                                                                  0x045c
#define mmCLK1_0_CLK1_CLK2_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK2_SLICE_CNTL                                                                  0x045d
#define mmCLK1_0_CLK1_CLK2_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK2_BYPASS_CNTL                                                                 0x045e
#define mmCLK1_0_CLK1_CLK2_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK2_STATUS                                                                      0x045f
#define mmCLK1_0_CLK1_CLK2_STATUS_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK3_DFS_CNTL                                                                    0x0460
#define mmCLK1_0_CLK1_CLK3_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK3_DS_CNTL                                                                     0x0461
#define mmCLK1_0_CLK1_CLK3_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK3_ALLOW_DS                                                                    0x0462
#define mmCLK1_0_CLK1_CLK3_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK3_DS_HYSTERESIS_ENTRY                                                         0x0463
#define mmCLK1_0_CLK1_CLK3_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK3_DS_HYSTERESIS_EXIT                                                          0x0464
#define mmCLK1_0_CLK1_CLK3_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL                                                            0x0465
#define mmCLK1_0_CLK1_CLK3_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK3_POSTDFS_EN                                                                  0x0466
#define mmCLK1_0_CLK1_CLK3_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK3_SLICE_CNTL                                                                  0x0467
#define mmCLK1_0_CLK1_CLK3_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK3_BYPASS_CNTL                                                                 0x0468
#define mmCLK1_0_CLK1_CLK3_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK3_STATUS                                                                      0x0469
#define mmCLK1_0_CLK1_CLK3_STATUS_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK4_DFS_CNTL                                                                    0x046a
#define mmCLK1_0_CLK1_CLK4_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK4_DS_CNTL                                                                     0x046b
#define mmCLK1_0_CLK1_CLK4_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK4_ALLOW_DS                                                                    0x046c
#define mmCLK1_0_CLK1_CLK4_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK4_DS_HYSTERESIS_ENTRY                                                         0x046d
#define mmCLK1_0_CLK1_CLK4_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK4_DS_HYSTERESIS_EXIT                                                          0x046e
#define mmCLK1_0_CLK1_CLK4_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL                                                            0x046f
#define mmCLK1_0_CLK1_CLK4_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK4_POSTDFS_EN                                                                  0x0470
#define mmCLK1_0_CLK1_CLK4_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK4_SLICE_CNTL                                                                  0x0471
#define mmCLK1_0_CLK1_CLK4_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK4_BYPASS_CNTL                                                                 0x0472
#define mmCLK1_0_CLK1_CLK4_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK4_STATUS                                                                      0x0473
#define mmCLK1_0_CLK1_CLK4_STATUS_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK5_DS_CNTL                                                                     0x0474
#define mmCLK1_0_CLK1_CLK5_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK5_ALLOW_DS                                                                    0x0475
#define mmCLK1_0_CLK1_CLK5_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK5_DS_HYSTERESIS_ENTRY                                                         0x0476
#define mmCLK1_0_CLK1_CLK5_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK5_DS_HYSTERESIS_EXIT                                                          0x0477
#define mmCLK1_0_CLK1_CLK5_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL                                                            0x0478
#define mmCLK1_0_CLK1_CLK5_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK5_POSTDFS_EN                                                                  0x0479
#define mmCLK1_0_CLK1_CLK5_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK5_SLICE_CNTL                                                                  0x047a
#define mmCLK1_0_CLK1_CLK5_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK5_BYPASS_CNTL                                                                 0x047b
#define mmCLK1_0_CLK1_CLK5_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK5_STATUS                                                                      0x047c
#define mmCLK1_0_CLK1_CLK5_STATUS_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK6_DS_CNTL                                                                     0x047d
#define mmCLK1_0_CLK1_CLK6_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK6_ALLOW_DS                                                                    0x047e
#define mmCLK1_0_CLK1_CLK6_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK6_DS_HYSTERESIS_ENTRY                                                         0x047f
#define mmCLK1_0_CLK1_CLK6_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK6_DS_HYSTERESIS_EXIT                                                          0x0480
#define mmCLK1_0_CLK1_CLK6_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL                                                            0x0481
#define mmCLK1_0_CLK1_CLK6_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK6_POSTDFS_EN                                                                  0x0482
#define mmCLK1_0_CLK1_CLK6_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK6_SLICE_CNTL                                                                  0x0483
#define mmCLK1_0_CLK1_CLK6_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK6_BYPASS_CNTL                                                                 0x0484
#define mmCLK1_0_CLK1_CLK6_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK6_STATUS                                                                      0x0485
#define mmCLK1_0_CLK1_CLK6_STATUS_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_DFS_GlobalClkEnDID_CTR                                                           0x0486
#define mmCLK1_0_CLK1_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_PLL_PWR_REQ                                                                  0x0487
#define mmCLK1_0_CLK1_CLK_PLL_PWR_REQ_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK_PWR_MGMT_CONTROL                                                             0x0488
#define mmCLK1_0_CLK1_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                    0
#define mmCLK1_0_CLK1_CLK_DFSBYPASS_CONTROL                                                            0x0489
#define mmCLK1_0_CLK1_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                   0
#define mmCLK1_0_CLK1_CLK_FSM_CONTROL                                                                  0x048a
#define mmCLK1_0_CLK1_CLK_FSM_CONTROL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK_FSM_MODE                                                                     0x048b
#define mmCLK1_0_CLK1_CLK_FSM_MODE_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK_FSM_STATUS                                                                   0x048c
#define mmCLK1_0_CLK1_CLK_FSM_STATUS_BASE_IDX                                                          0
#define mmCLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE                                                          0x048d
#define mmCLK1_0_CLK1_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_FSM_STATUS_IDLE                                                              0x048e
#define mmCLK1_0_CLK1_CLK_FSM_STATUS_IDLE_BASE_IDX                                                     0
#define mmCLK1_0_CLK1_CLK_MILESTONE                                                                    0x048f
#define mmCLK1_0_CLK1_CLK_MILESTONE_BASE_IDX                                                           0
#define mmCLK1_0_CLK1_CLK_MILESTONE_upper                                                              0x0490
#define mmCLK1_0_CLK1_CLK_MILESTONE_upper_BASE_IDX                                                     0
#define mmCLK1_0_CLK1_CLK_WARM_RESET_CNTL                                                              0x0491
#define mmCLK1_0_CLK1_CLK_WARM_RESET_CNTL_BASE_IDX                                                     0
#define mmCLK1_0_CLK1_CLK_RESET                                                                        0x0492
#define mmCLK1_0_CLK1_CLK_RESET_BASE_IDX                                                               0
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK                                                             0x0493
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK_BASE_IDX                                                    0
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP                                                          0x0494
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP_UPR                                                      0x0495
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                             0
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK_STATUS                                                      0x0496
#define mmCLK1_0_CLK1_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                             0
#define mmCLK1_0_CLK1_CLK_PLL_DividerReset                                                             0x0497
#define mmCLK1_0_CLK1_CLK_PLL_DividerReset_BASE_IDX                                                    0
#define mmCLK1_0_CLK1_CLK_MILESTONE_WARM_RESET                                                         0x0498
#define mmCLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                0
#define mmCLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_STATUS                                                  0x0499
#define mmCLK1_0_CLK1_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                         0
#define mmCLK1_0_CLK1_CLK_MILESTONE_PLLTST                                                             0x049a
#define mmCLK1_0_CLK1_CLK_MILESTONE_PLLTST_BASE_IDX                                                    0
#define mmCLK1_0_CLK1_CLK_MILESTONE_PLLTST_VALID                                                       0x049b
#define mmCLK1_0_CLK1_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                              0
#define mmCLK1_0_CLK1_CLK_OBSERVE_MUX                                                                  0x049c
#define mmCLK1_0_CLK1_CLK_OBSERVE_MUX_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_FCState_config                                                                   0x049d
#define mmCLK1_0_CLK1_FCState_config_BASE_IDX                                                          0
#define mmCLK1_0_CLK1_FCState_config_2                                                                 0x049e
#define mmCLK1_0_CLK1_FCState_config_2_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_FCState_config_3                                                                 0x049f
#define mmCLK1_0_CLK1_FCState_config_3_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_FCState_config_4                                                                 0x04a0
#define mmCLK1_0_CLK1_FCState_config_4_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT                                                        0x04a1
#define mmCLK1_0_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                               0
#define mmCLK1_0_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT                                                       0x04a2
#define mmCLK1_0_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                              0
#define mmCLK1_0_CLK1_CLK_SPARE_0                                                                      0x04a3
#define mmCLK1_0_CLK1_CLK_SPARE_0_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_SPARE_1                                                                      0x04a4
#define mmCLK1_0_CLK1_CLK_SPARE_1_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG                                                          0x04a5
#define mmCLK1_0_CLK1_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_STATUS                                                              0x04a6
#define mmCLK1_0_CLK1_CLK_TICK_CNT_STATUS_BASE_IDX                                                     0
#define mmCLK1_0_CLK1_CLK0_CURRENT_CNT                                                                 0x04a7
#define mmCLK1_0_CLK1_CLK0_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK1_CURRENT_CNT                                                                 0x04a8
#define mmCLK1_0_CLK1_CLK1_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK2_CURRENT_CNT                                                                 0x04a9
#define mmCLK1_0_CLK1_CLK2_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK3_CURRENT_CNT                                                                 0x04aa
#define mmCLK1_0_CLK1_CLK3_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK4_CURRENT_CNT                                                                 0x04ab
#define mmCLK1_0_CLK1_CLK4_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK5_CURRENT_CNT                                                                 0x04ac
#define mmCLK1_0_CLK1_CLK5_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK6_CURRENT_CNT                                                                 0x04ad
#define mmCLK1_0_CLK1_CLK6_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_0                                                           0x04ae
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_1                                                           0x04af
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_2                                                           0x04b0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_3                                                           0x04b1
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_4                                                           0x04b2
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_5                                                           0x04b3
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_6                                                           0x04b4
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_7                                                           0x04b5
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_8                                                           0x04b6
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_9                                                           0x04b7
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                  0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_10                                                          0x04b8
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_11                                                          0x04b9
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_12                                                          0x04ba
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_13                                                          0x04bb
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_14                                                          0x04bc
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_15                                                          0x04bd
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_16                                                          0x04be
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_17                                                          0x04bf
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_18                                                          0x04c0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_19                                                          0x04c1
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_20                                                          0x04c2
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_21                                                          0x04c3
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_22                                                          0x04c4
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_23                                                          0x04c5
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_24                                                          0x04c6
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_25                                                          0x04c7
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_26                                                          0x04c8
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_27                                                          0x04c9
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_28                                                          0x04ca
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_29                                                          0x04cb
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_30                                                          0x04cc
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_31                                                          0x04cd
#define mmCLK1_0_CLK1_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_DS_OVERRIDE                                                                  0x04ce
#define mmCLK1_0_CLK1_CLK_DS_OVERRIDE_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_1                                                          0x04cf
#define mmCLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_2                                                          0x04d0
#define mmCLK1_0_CLK1_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                 0
#define mmCLK1_0_CLK1_CLK_SCRATCH                                                                      0x04d1
#define mmCLK1_0_CLK1_CLK_SCRATCH_BASE_IDX                                                             0


// addressBlock: clk_clk1_1_SmuClkDec
// base address: 0x5c800
#define mmCLK1_1_CLK1_CLK_PLL_FUSES                                                                    0x0600
#define mmCLK1_1_CLK1_CLK_PLL_FUSES_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK_PLL_FUSES_2                                                                  0x0601
#define mmCLK1_1_CLK1_CLK_PLL_FUSES_2_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK_MISC_FUSES                                                                   0x0602
#define mmCLK1_1_CLK1_CLK_MISC_FUSES_BASE_IDX                                                          0
#define mmCLK1_1_CLK1_CLK_FUSE_LOCK                                                                    0x0603
#define mmCLK1_1_CLK1_CLK_FUSE_LOCK_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK_FUSES_0                                                                      0x0604
#define mmCLK1_1_CLK1_CLK_FUSES_0_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_FUSES_1                                                                      0x0605
#define mmCLK1_1_CLK1_CLK_FUSES_1_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_FUSES_2                                                                      0x0606
#define mmCLK1_1_CLK1_CLK_FUSES_2_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_FUSES_3                                                                      0x0607
#define mmCLK1_1_CLK1_CLK_FUSES_3_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_FUSES_4                                                                      0x0608
#define mmCLK1_1_CLK1_CLK_FUSES_4_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_FUSE_CONTROL                                                                 0x0609
#define mmCLK1_1_CLK1_CLK_FUSE_CONTROL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_SLICE_NUM                                                                        0x060a
#define mmCLK1_1_CLK1_SLICE_NUM_BASE_IDX                                                               0
#define mmCLK1_1_CLK1_ROOTREFCLK_MUX_1                                                                 0x060b
#define mmCLK1_1_CLK1_ROOTREFCLK_MUX_1_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK_PLL_REFCLK_RATE_Startup                                                      0x060d
#define mmCLK1_1_CLK1_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                             0
#define mmCLK1_1_CLK1_CLK_REFCG_REFCLK_CTRL                                                            0x060e
#define mmCLK1_1_CLK1_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK                                                       0x060f
#define mmCLK1_1_CLK1_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                              0
#define mmCLK1_1_CLK1_CLK_PLL_REQ                                                                      0x0610
#define mmCLK1_1_CLK1_CLK_PLL_REQ_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_PLL_SEQ_REQ                                                                  0x0611
#define mmCLK1_1_CLK1_CLK_PLL_SEQ_REQ_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK_PLL_DIRECT_CNTL                                                              0x0612
#define mmCLK1_1_CLK1_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                     0
#define mmCLK1_1_CLK1_CLK_PLL_STATUS                                                                   0x0613
#define mmCLK1_1_CLK1_CLK_PLL_STATUS_BASE_IDX                                                          0
#define mmCLK1_1_CLK1_CLK_PLL_CONTROL                                                                  0x0614
#define mmCLK1_1_CLK1_CLK_PLL_CONTROL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK_PLL_TEST                                                                     0x0615
#define mmCLK1_1_CLK1_CLK_PLL_TEST_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK_PLL_BYPASS                                                                   0x0616
#define mmCLK1_1_CLK1_CLK_PLL_BYPASS_BASE_IDX                                                          0
#define mmCLK1_1_CLK1_spll_fuse1_bin1                                                                  0x0617
#define mmCLK1_1_CLK1_spll_fuse1_bin1_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_fuse_2_bin1                                                                 0x0618
#define mmCLK1_1_CLK1_spll_fuse_2_bin1_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_spll_fuse1_bin2                                                                  0x0619
#define mmCLK1_1_CLK1_spll_fuse1_bin2_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_fuse_2_bin2                                                                 0x061a
#define mmCLK1_1_CLK1_spll_fuse_2_bin2_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_spll_fuse1_bin3                                                                  0x061b
#define mmCLK1_1_CLK1_spll_fuse1_bin3_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_fuse_2_bin3                                                                 0x061c
#define mmCLK1_1_CLK1_spll_fuse_2_bin3_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_spll_fuse1_bin4                                                                  0x061d
#define mmCLK1_1_CLK1_spll_fuse1_bin4_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_fuse_2_bin4                                                                 0x061e
#define mmCLK1_1_CLK1_spll_fuse_2_bin4_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_spll_fsm_cntl_1                                                                  0x061f
#define mmCLK1_1_CLK1_spll_fsm_cntl_1_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_fsm_cntl_2                                                                  0x0620
#define mmCLK1_1_CLK1_spll_fsm_cntl_2_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_fsm_cntl_3                                                                  0x0621
#define mmCLK1_1_CLK1_spll_fsm_cntl_3_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_fsm_cntl_4                                                                  0x0622
#define mmCLK1_1_CLK1_spll_fsm_cntl_4_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_spll_field_1                                                                     0x0623
#define mmCLK1_1_CLK1_spll_field_1_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_2                                                                     0x0624
#define mmCLK1_1_CLK1_spll_field_2_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_3                                                                     0x0625
#define mmCLK1_1_CLK1_spll_field_3_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_4                                                                     0x0626
#define mmCLK1_1_CLK1_spll_field_4_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_5                                                                     0x0627
#define mmCLK1_1_CLK1_spll_field_5_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_6                                                                     0x0628
#define mmCLK1_1_CLK1_spll_field_6_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_7                                                                     0x0629
#define mmCLK1_1_CLK1_spll_field_7_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_8                                                                     0x062a
#define mmCLK1_1_CLK1_spll_field_8_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_9                                                                     0x062b
#define mmCLK1_1_CLK1_spll_field_9_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_spll_field_10                                                                    0x062c
#define mmCLK1_1_CLK1_spll_field_10_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_spll_field_11                                                                    0x062d
#define mmCLK1_1_CLK1_spll_field_11_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_spll_field_12                                                                    0x062e
#define mmCLK1_1_CLK1_spll_field_12_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_spll_field_13                                                                    0x062f
#define mmCLK1_1_CLK1_spll_field_13_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_spll_field_14                                                                    0x0630
#define mmCLK1_1_CLK1_spll_field_14_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_spll_field_15                                                                    0x0631
#define mmCLK1_1_CLK1_spll_field_15_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_spll_fll_ro                                                                      0x0632
#define mmCLK1_1_CLK1_spll_fll_ro_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_spll_override                                                                    0x0633
#define mmCLK1_1_CLK1_spll_override_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK_PLL_DIV_CNTL                                                                 0x0634
#define mmCLK1_1_CLK1_CLK_PLL_DIV_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK_PWRON_RESET_TIMER                                                            0x0635
#define mmCLK1_1_CLK1_CLK_PWRON_RESET_TIMER_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK_Pll_LOCK_TIMER                                                               0x0636
#define mmCLK1_1_CLK1_CLK_Pll_LOCK_TIMER_BASE_IDX                                                      0
#define mmCLK1_1_CLK1_CLK_Pll_ACK_TIMER                                                                0x0637
#define mmCLK1_1_CLK1_CLK_Pll_ACK_TIMER_BASE_IDX                                                       0
#define mmCLK1_1_CLK1_CLK_Pll_SD_ACK_TIMER                                                             0x0638
#define mmCLK1_1_CLK1_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                    0
#define mmCLK1_1_CLK1_CLK_Pll_RESET_STOP_TIMER                                                         0x0639
#define mmCLK1_1_CLK1_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK_Pll_CNTL_TIMER                                                               0x063a
#define mmCLK1_1_CLK1_CLK_Pll_CNTL_TIMER_BASE_IDX                                                      0
#define mmCLK1_1_CLK1_CLK_DS_DEGL                                                                      0x063b
#define mmCLK1_1_CLK1_CLK_DS_DEGL_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_DFS_PCC_CNTL_1                                                               0x063c
#define mmCLK1_1_CLK1_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                      0
#define mmCLK1_1_CLK1_CLK_DFS_PCC_CNTL_2                                                               0x063d
#define mmCLK1_1_CLK1_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                      0
#define mmCLK1_1_CLK1_CLK_DFS_PCC_CNTL_3                                                               0x063e
#define mmCLK1_1_CLK1_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                      0
#define mmCLK1_1_CLK1_CLK_DFS_REQ_DET_TIMER                                                            0x063f
#define mmCLK1_1_CLK1_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK_DID_CONTROL                                                                  0x0640
#define mmCLK1_1_CLK1_CLK_DID_CONTROL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_POST_DFS_BYPASS_CONTROL                                                          0x0641
#define mmCLK1_1_CLK1_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK0_DFS_CNTL                                                                    0x0642
#define mmCLK1_1_CLK1_CLK0_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK0_DS_CNTL                                                                     0x0643
#define mmCLK1_1_CLK1_CLK0_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK0_ALLOW_DS                                                                    0x0644
#define mmCLK1_1_CLK1_CLK0_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK0_DS_HYSTERESIS_ENTRY                                                         0x0645
#define mmCLK1_1_CLK1_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK0_DS_HYSTERESIS_EXIT                                                          0x0646
#define mmCLK1_1_CLK1_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL                                                            0x0647
#define mmCLK1_1_CLK1_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK0_POSTDFS_EN                                                                  0x0648
#define mmCLK1_1_CLK1_CLK0_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK0_SLICE_CNTL                                                                  0x0649
#define mmCLK1_1_CLK1_CLK0_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK0_BYPASS_CNTL                                                                 0x064a
#define mmCLK1_1_CLK1_CLK0_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK0_STATUS                                                                      0x064b
#define mmCLK1_1_CLK1_CLK0_STATUS_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK1_DFS_CNTL                                                                    0x064c
#define mmCLK1_1_CLK1_CLK1_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK1_DS_CNTL                                                                     0x064d
#define mmCLK1_1_CLK1_CLK1_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK1_ALLOW_DS                                                                    0x064e
#define mmCLK1_1_CLK1_CLK1_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK1_DS_HYSTERESIS_ENTRY                                                         0x064f
#define mmCLK1_1_CLK1_CLK1_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK1_DS_HYSTERESIS_EXIT                                                          0x0650
#define mmCLK1_1_CLK1_CLK1_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL                                                            0x0651
#define mmCLK1_1_CLK1_CLK1_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK1_POSTDFS_EN                                                                  0x0652
#define mmCLK1_1_CLK1_CLK1_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK1_SLICE_CNTL                                                                  0x0653
#define mmCLK1_1_CLK1_CLK1_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK1_BYPASS_CNTL                                                                 0x0654
#define mmCLK1_1_CLK1_CLK1_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK1_STATUS                                                                      0x0655
#define mmCLK1_1_CLK1_CLK1_STATUS_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK2_DFS_CNTL                                                                    0x0656
#define mmCLK1_1_CLK1_CLK2_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK2_DS_CNTL                                                                     0x0657
#define mmCLK1_1_CLK1_CLK2_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK2_ALLOW_DS                                                                    0x0658
#define mmCLK1_1_CLK1_CLK2_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK2_DS_HYSTERESIS_ENTRY                                                         0x0659
#define mmCLK1_1_CLK1_CLK2_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK2_DS_HYSTERESIS_EXIT                                                          0x065a
#define mmCLK1_1_CLK1_CLK2_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL                                                            0x065b
#define mmCLK1_1_CLK1_CLK2_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK2_POSTDFS_EN                                                                  0x065c
#define mmCLK1_1_CLK1_CLK2_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK2_SLICE_CNTL                                                                  0x065d
#define mmCLK1_1_CLK1_CLK2_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK2_BYPASS_CNTL                                                                 0x065e
#define mmCLK1_1_CLK1_CLK2_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK2_STATUS                                                                      0x065f
#define mmCLK1_1_CLK1_CLK2_STATUS_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK3_DFS_CNTL                                                                    0x0660
#define mmCLK1_1_CLK1_CLK3_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK3_DS_CNTL                                                                     0x0661
#define mmCLK1_1_CLK1_CLK3_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK3_ALLOW_DS                                                                    0x0662
#define mmCLK1_1_CLK1_CLK3_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK3_DS_HYSTERESIS_ENTRY                                                         0x0663
#define mmCLK1_1_CLK1_CLK3_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK3_DS_HYSTERESIS_EXIT                                                          0x0664
#define mmCLK1_1_CLK1_CLK3_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL                                                            0x0665
#define mmCLK1_1_CLK1_CLK3_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK3_POSTDFS_EN                                                                  0x0666
#define mmCLK1_1_CLK1_CLK3_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK3_SLICE_CNTL                                                                  0x0667
#define mmCLK1_1_CLK1_CLK3_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK3_BYPASS_CNTL                                                                 0x0668
#define mmCLK1_1_CLK1_CLK3_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK3_STATUS                                                                      0x0669
#define mmCLK1_1_CLK1_CLK3_STATUS_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK4_DFS_CNTL                                                                    0x066a
#define mmCLK1_1_CLK1_CLK4_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK4_DS_CNTL                                                                     0x066b
#define mmCLK1_1_CLK1_CLK4_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK4_ALLOW_DS                                                                    0x066c
#define mmCLK1_1_CLK1_CLK4_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK4_DS_HYSTERESIS_ENTRY                                                         0x066d
#define mmCLK1_1_CLK1_CLK4_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK4_DS_HYSTERESIS_EXIT                                                          0x066e
#define mmCLK1_1_CLK1_CLK4_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL                                                            0x066f
#define mmCLK1_1_CLK1_CLK4_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK4_POSTDFS_EN                                                                  0x0670
#define mmCLK1_1_CLK1_CLK4_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK4_SLICE_CNTL                                                                  0x0671
#define mmCLK1_1_CLK1_CLK4_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK4_BYPASS_CNTL                                                                 0x0672
#define mmCLK1_1_CLK1_CLK4_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK4_STATUS                                                                      0x0673
#define mmCLK1_1_CLK1_CLK4_STATUS_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK5_DS_CNTL                                                                     0x0674
#define mmCLK1_1_CLK1_CLK5_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK5_ALLOW_DS                                                                    0x0675
#define mmCLK1_1_CLK1_CLK5_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK5_DS_HYSTERESIS_ENTRY                                                         0x0676
#define mmCLK1_1_CLK1_CLK5_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK5_DS_HYSTERESIS_EXIT                                                          0x0677
#define mmCLK1_1_CLK1_CLK5_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL                                                            0x0678
#define mmCLK1_1_CLK1_CLK5_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK5_POSTDFS_EN                                                                  0x0679
#define mmCLK1_1_CLK1_CLK5_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK5_SLICE_CNTL                                                                  0x067a
#define mmCLK1_1_CLK1_CLK5_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK5_BYPASS_CNTL                                                                 0x067b
#define mmCLK1_1_CLK1_CLK5_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK5_STATUS                                                                      0x067c
#define mmCLK1_1_CLK1_CLK5_STATUS_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK6_DS_CNTL                                                                     0x067d
#define mmCLK1_1_CLK1_CLK6_DS_CNTL_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK6_ALLOW_DS                                                                    0x067e
#define mmCLK1_1_CLK1_CLK6_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK6_DS_HYSTERESIS_ENTRY                                                         0x067f
#define mmCLK1_1_CLK1_CLK6_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK6_DS_HYSTERESIS_EXIT                                                          0x0680
#define mmCLK1_1_CLK1_CLK6_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL                                                            0x0681
#define mmCLK1_1_CLK1_CLK6_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK6_POSTDFS_EN                                                                  0x0682
#define mmCLK1_1_CLK1_CLK6_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK6_SLICE_CNTL                                                                  0x0683
#define mmCLK1_1_CLK1_CLK6_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK6_BYPASS_CNTL                                                                 0x0684
#define mmCLK1_1_CLK1_CLK6_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK6_STATUS                                                                      0x0685
#define mmCLK1_1_CLK1_CLK6_STATUS_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_DFS_GlobalClkEnDID_CTR                                                           0x0686
#define mmCLK1_1_CLK1_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_PLL_PWR_REQ                                                                  0x0687
#define mmCLK1_1_CLK1_CLK_PLL_PWR_REQ_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK_PWR_MGMT_CONTROL                                                             0x0688
#define mmCLK1_1_CLK1_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                    0
#define mmCLK1_1_CLK1_CLK_DFSBYPASS_CONTROL                                                            0x0689
#define mmCLK1_1_CLK1_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                   0
#define mmCLK1_1_CLK1_CLK_FSM_CONTROL                                                                  0x068a
#define mmCLK1_1_CLK1_CLK_FSM_CONTROL_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK_FSM_MODE                                                                     0x068b
#define mmCLK1_1_CLK1_CLK_FSM_MODE_BASE_IDX                                                            0
#define mmCLK1_1_CLK1_CLK_FSM_STATUS                                                                   0x068c
#define mmCLK1_1_CLK1_CLK_FSM_STATUS_BASE_IDX                                                          0
#define mmCLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE                                                          0x068d
#define mmCLK1_1_CLK1_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_FSM_STATUS_IDLE                                                              0x068e
#define mmCLK1_1_CLK1_CLK_FSM_STATUS_IDLE_BASE_IDX                                                     0
#define mmCLK1_1_CLK1_CLK_MILESTONE                                                                    0x068f
#define mmCLK1_1_CLK1_CLK_MILESTONE_BASE_IDX                                                           0
#define mmCLK1_1_CLK1_CLK_MILESTONE_upper                                                              0x0690
#define mmCLK1_1_CLK1_CLK_MILESTONE_upper_BASE_IDX                                                     0
#define mmCLK1_1_CLK1_CLK_WARM_RESET_CNTL                                                              0x0691
#define mmCLK1_1_CLK1_CLK_WARM_RESET_CNTL_BASE_IDX                                                     0
#define mmCLK1_1_CLK1_CLK_RESET                                                                        0x0692
#define mmCLK1_1_CLK1_CLK_RESET_BASE_IDX                                                               0
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK                                                             0x0693
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK_BASE_IDX                                                    0
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP                                                          0x0694
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP_UPR                                                      0x0695
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                             0
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK_STATUS                                                      0x0696
#define mmCLK1_1_CLK1_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                             0
#define mmCLK1_1_CLK1_CLK_PLL_DividerReset                                                             0x0697
#define mmCLK1_1_CLK1_CLK_PLL_DividerReset_BASE_IDX                                                    0
#define mmCLK1_1_CLK1_CLK_MILESTONE_WARM_RESET                                                         0x0698
#define mmCLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                0
#define mmCLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_STATUS                                                  0x0699
#define mmCLK1_1_CLK1_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                         0
#define mmCLK1_1_CLK1_CLK_MILESTONE_PLLTST                                                             0x069a
#define mmCLK1_1_CLK1_CLK_MILESTONE_PLLTST_BASE_IDX                                                    0
#define mmCLK1_1_CLK1_CLK_MILESTONE_PLLTST_VALID                                                       0x069b
#define mmCLK1_1_CLK1_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                              0
#define mmCLK1_1_CLK1_CLK_OBSERVE_MUX                                                                  0x069c
#define mmCLK1_1_CLK1_CLK_OBSERVE_MUX_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_FCState_config                                                                   0x069d
#define mmCLK1_1_CLK1_FCState_config_BASE_IDX                                                          0
#define mmCLK1_1_CLK1_FCState_config_2                                                                 0x069e
#define mmCLK1_1_CLK1_FCState_config_2_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_FCState_config_3                                                                 0x069f
#define mmCLK1_1_CLK1_FCState_config_3_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_FCState_config_4                                                                 0x06a0
#define mmCLK1_1_CLK1_FCState_config_4_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT                                                        0x06a1
#define mmCLK1_1_CLK1_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                               0
#define mmCLK1_1_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT                                                       0x06a2
#define mmCLK1_1_CLK1_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                              0
#define mmCLK1_1_CLK1_CLK_SPARE_0                                                                      0x06a3
#define mmCLK1_1_CLK1_CLK_SPARE_0_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_SPARE_1                                                                      0x06a4
#define mmCLK1_1_CLK1_CLK_SPARE_1_BASE_IDX                                                             0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG                                                          0x06a5
#define mmCLK1_1_CLK1_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_STATUS                                                              0x06a6
#define mmCLK1_1_CLK1_CLK_TICK_CNT_STATUS_BASE_IDX                                                     0
#define mmCLK1_1_CLK1_CLK0_CURRENT_CNT                                                                 0x06a7
#define mmCLK1_1_CLK1_CLK0_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK1_CURRENT_CNT                                                                 0x06a8
#define mmCLK1_1_CLK1_CLK1_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK2_CURRENT_CNT                                                                 0x06a9
#define mmCLK1_1_CLK1_CLK2_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK3_CURRENT_CNT                                                                 0x06aa
#define mmCLK1_1_CLK1_CLK3_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK4_CURRENT_CNT                                                                 0x06ab
#define mmCLK1_1_CLK1_CLK4_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK5_CURRENT_CNT                                                                 0x06ac
#define mmCLK1_1_CLK1_CLK5_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK6_CURRENT_CNT                                                                 0x06ad
#define mmCLK1_1_CLK1_CLK6_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_0                                                           0x06ae
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_1                                                           0x06af
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_2                                                           0x06b0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_3                                                           0x06b1
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_4                                                           0x06b2
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_5                                                           0x06b3
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_6                                                           0x06b4
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_7                                                           0x06b5
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_8                                                           0x06b6
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_9                                                           0x06b7
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                  0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_10                                                          0x06b8
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_11                                                          0x06b9
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_12                                                          0x06ba
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_13                                                          0x06bb
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_14                                                          0x06bc
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_15                                                          0x06bd
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_16                                                          0x06be
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_17                                                          0x06bf
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_18                                                          0x06c0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_19                                                          0x06c1
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_20                                                          0x06c2
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_21                                                          0x06c3
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_22                                                          0x06c4
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_23                                                          0x06c5
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_24                                                          0x06c6
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_25                                                          0x06c7
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_26                                                          0x06c8
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_27                                                          0x06c9
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_28                                                          0x06ca
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_29                                                          0x06cb
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_30                                                          0x06cc
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_31                                                          0x06cd
#define mmCLK1_1_CLK1_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_DS_OVERRIDE                                                                  0x06ce
#define mmCLK1_1_CLK1_CLK_DS_OVERRIDE_BASE_IDX                                                         0
#define mmCLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_1                                                          0x06cf
#define mmCLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_2                                                          0x06d0
#define mmCLK1_1_CLK1_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                 0
#define mmCLK1_1_CLK1_CLK_SCRATCH                                                                      0x06d1
#define mmCLK1_1_CLK1_CLK_SCRATCH_BASE_IDX                                                             0


// addressBlock: clk_clk2_0_SmuClkDec
// base address: 0x5f800
#define mmCLK2_CLK_PLL_FUSES                                                                           0x1200
#define mmCLK2_CLK_PLL_FUSES_BASE_IDX                                                                  0
#define mmCLK2_CLK_PLL_FUSES_2                                                                         0x1201
#define mmCLK2_CLK_PLL_FUSES_2_BASE_IDX                                                                0
#define mmCLK2_CLK_MISC_FUSES                                                                          0x1202
#define mmCLK2_CLK_MISC_FUSES_BASE_IDX                                                                 0
#define mmCLK2_CLK_FUSE_LOCK                                                                           0x1203
#define mmCLK2_CLK_FUSE_LOCK_BASE_IDX                                                                  0
#define mmCLK2_CLK_FUSES_0                                                                             0x1204
#define mmCLK2_CLK_FUSES_0_BASE_IDX                                                                    0
#define mmCLK2_CLK_FUSE_CONTROL                                                                        0x1205
#define mmCLK2_CLK_FUSE_CONTROL_BASE_IDX                                                               0
#define mmCLK2_SLICE_NUM                                                                               0x1206
#define mmCLK2_SLICE_NUM_BASE_IDX                                                                      0
#define mmCLK2_ROOTREFCLK_MUX_1                                                                        0x1207
#define mmCLK2_ROOTREFCLK_MUX_1_BASE_IDX                                                               0
#define mmCLK2_CLK_PLL_REFCLK_RATE_Startup                                                             0x1209
#define mmCLK2_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                                    0
#define mmCLK2_CLK_REFCG_REFCLK_CTRL                                                                   0x120a
#define mmCLK2_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                          0
#define mmCLK2_ROOTREFCLK_MUX_PCIE_REFCLK                                                              0x120b
#define mmCLK2_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                                     0
#define mmCLK2_CLK_PLL_REQ                                                                             0x120c
#define mmCLK2_CLK_PLL_REQ_BASE_IDX                                                                    0
#define mmCLK2_CLK_PLL_SEQ_REQ                                                                         0x120d
#define mmCLK2_CLK_PLL_SEQ_REQ_BASE_IDX                                                                0
#define mmCLK2_CLK_PLL_DIRECT_CNTL                                                                     0x120e
#define mmCLK2_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                            0
#define mmCLK2_CLK_PLL_STATUS                                                                          0x120f
#define mmCLK2_CLK_PLL_STATUS_BASE_IDX                                                                 0
#define mmCLK2_CLK_PLL_CONTROL                                                                         0x1210
#define mmCLK2_CLK_PLL_CONTROL_BASE_IDX                                                                0
#define mmCLK2_CLK_PLL_TEST                                                                            0x1211
#define mmCLK2_CLK_PLL_TEST_BASE_IDX                                                                   0
#define mmCLK2_CLK_PLL_BYPASS                                                                          0x1212
#define mmCLK2_CLK_PLL_BYPASS_BASE_IDX                                                                 0
#define mmCLK2_spll_fuse1_bin1                                                                         0x1213
#define mmCLK2_spll_fuse1_bin1_BASE_IDX                                                                0
#define mmCLK2_spll_fuse_2_bin1                                                                        0x1214
#define mmCLK2_spll_fuse_2_bin1_BASE_IDX                                                               0
#define mmCLK2_spll_fuse1_bin2                                                                         0x1215
#define mmCLK2_spll_fuse1_bin2_BASE_IDX                                                                0
#define mmCLK2_spll_fuse_2_bin2                                                                        0x1216
#define mmCLK2_spll_fuse_2_bin2_BASE_IDX                                                               0
#define mmCLK2_spll_fuse1_bin3                                                                         0x1217
#define mmCLK2_spll_fuse1_bin3_BASE_IDX                                                                0
#define mmCLK2_spll_fuse_2_bin3                                                                        0x1218
#define mmCLK2_spll_fuse_2_bin3_BASE_IDX                                                               0
#define mmCLK2_spll_fuse1_bin4                                                                         0x1219
#define mmCLK2_spll_fuse1_bin4_BASE_IDX                                                                0
#define mmCLK2_spll_fuse_2_bin4                                                                        0x121a
#define mmCLK2_spll_fuse_2_bin4_BASE_IDX                                                               0
#define mmCLK2_spll_fsm_cntl_1                                                                         0x121b
#define mmCLK2_spll_fsm_cntl_1_BASE_IDX                                                                0
#define mmCLK2_spll_fsm_cntl_2                                                                         0x121c
#define mmCLK2_spll_fsm_cntl_2_BASE_IDX                                                                0
#define mmCLK2_spll_fsm_cntl_3                                                                         0x121d
#define mmCLK2_spll_fsm_cntl_3_BASE_IDX                                                                0
#define mmCLK2_spll_fsm_cntl_4                                                                         0x121e
#define mmCLK2_spll_fsm_cntl_4_BASE_IDX                                                                0
#define mmCLK2_spll_field_1                                                                            0x121f
#define mmCLK2_spll_field_1_BASE_IDX                                                                   0
#define mmCLK2_spll_field_2                                                                            0x1220
#define mmCLK2_spll_field_2_BASE_IDX                                                                   0
#define mmCLK2_spll_field_3                                                                            0x1221
#define mmCLK2_spll_field_3_BASE_IDX                                                                   0
#define mmCLK2_spll_field_4                                                                            0x1222
#define mmCLK2_spll_field_4_BASE_IDX                                                                   0
#define mmCLK2_spll_field_5                                                                            0x1223
#define mmCLK2_spll_field_5_BASE_IDX                                                                   0
#define mmCLK2_spll_field_6                                                                            0x1224
#define mmCLK2_spll_field_6_BASE_IDX                                                                   0
#define mmCLK2_spll_field_7                                                                            0x1225
#define mmCLK2_spll_field_7_BASE_IDX                                                                   0
#define mmCLK2_spll_field_8                                                                            0x1226
#define mmCLK2_spll_field_8_BASE_IDX                                                                   0
#define mmCLK2_spll_field_9                                                                            0x1227
#define mmCLK2_spll_field_9_BASE_IDX                                                                   0
#define mmCLK2_spll_field_10                                                                           0x1228
#define mmCLK2_spll_field_10_BASE_IDX                                                                  0
#define mmCLK2_spll_field_11                                                                           0x1229
#define mmCLK2_spll_field_11_BASE_IDX                                                                  0
#define mmCLK2_spll_field_12                                                                           0x122a
#define mmCLK2_spll_field_12_BASE_IDX                                                                  0
#define mmCLK2_spll_field_13                                                                           0x122b
#define mmCLK2_spll_field_13_BASE_IDX                                                                  0
#define mmCLK2_spll_field_14                                                                           0x122c
#define mmCLK2_spll_field_14_BASE_IDX                                                                  0
#define mmCLK2_spll_field_15                                                                           0x122d
#define mmCLK2_spll_field_15_BASE_IDX                                                                  0
#define mmCLK2_spll_fll_ro                                                                             0x122e
#define mmCLK2_spll_fll_ro_BASE_IDX                                                                    0
#define mmCLK2_spll_override                                                                           0x122f
#define mmCLK2_spll_override_BASE_IDX                                                                  0
#define mmCLK2_CLK_PLL_DIV_CNTL                                                                        0x1230
#define mmCLK2_CLK_PLL_DIV_CNTL_BASE_IDX                                                               0
#define mmCLK2_CLK_PWRON_RESET_TIMER                                                                   0x1231
#define mmCLK2_CLK_PWRON_RESET_TIMER_BASE_IDX                                                          0
#define mmCLK2_CLK_Pll_LOCK_TIMER                                                                      0x1232
#define mmCLK2_CLK_Pll_LOCK_TIMER_BASE_IDX                                                             0
#define mmCLK2_CLK_Pll_ACK_TIMER                                                                       0x1233
#define mmCLK2_CLK_Pll_ACK_TIMER_BASE_IDX                                                              0
#define mmCLK2_CLK_Pll_SD_ACK_TIMER                                                                    0x1234
#define mmCLK2_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                           0
#define mmCLK2_CLK_Pll_RESET_STOP_TIMER                                                                0x1235
#define mmCLK2_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                       0
#define mmCLK2_CLK_Pll_CNTL_TIMER                                                                      0x1236
#define mmCLK2_CLK_Pll_CNTL_TIMER_BASE_IDX                                                             0
#define mmCLK2_CLK_DS_DEGL                                                                             0x1237
#define mmCLK2_CLK_DS_DEGL_BASE_IDX                                                                    0
#define mmCLK2_CLK_DFS_PCC_CNTL_1                                                                      0x1238
#define mmCLK2_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                             0
#define mmCLK2_CLK_DFS_PCC_CNTL_2                                                                      0x1239
#define mmCLK2_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                             0
#define mmCLK2_CLK_DFS_PCC_CNTL_3                                                                      0x123a
#define mmCLK2_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                             0
#define mmCLK2_CLK_DFS_REQ_DET_TIMER                                                                   0x123b
#define mmCLK2_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                          0
#define mmCLK2_CLK_DID_CONTROL                                                                         0x123c
#define mmCLK2_CLK_DID_CONTROL_BASE_IDX                                                                0
#define mmCLK2_POST_DFS_BYPASS_CONTROL                                                                 0x123d
#define mmCLK2_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                        0
#define mmCLK2_CLK0_DFS_CNTL                                                                           0x123e
#define mmCLK2_CLK0_DFS_CNTL_BASE_IDX                                                                  0
#define mmCLK2_CLK0_DS_CNTL                                                                            0x123f
#define mmCLK2_CLK0_DS_CNTL_BASE_IDX                                                                   0
#define mmCLK2_CLK0_ALLOW_DS                                                                           0x1240
#define mmCLK2_CLK0_ALLOW_DS_BASE_IDX                                                                  0
#define mmCLK2_CLK0_DS_HYSTERESIS_ENTRY                                                                0x1241
#define mmCLK2_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                       0
#define mmCLK2_CLK0_DS_HYSTERESIS_EXIT                                                                 0x1242
#define mmCLK2_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                        0
#define mmCLK2_CLK0_POSTDFS_DIV_CNTL                                                                   0x1243
#define mmCLK2_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                          0
#define mmCLK2_CLK0_POSTDFS_EN                                                                         0x1244
#define mmCLK2_CLK0_POSTDFS_EN_BASE_IDX                                                                0
#define mmCLK2_CLK0_SLICE_CNTL                                                                         0x1245
#define mmCLK2_CLK0_SLICE_CNTL_BASE_IDX                                                                0
#define mmCLK2_CLK0_BYPASS_CNTL                                                                        0x1246
#define mmCLK2_CLK0_BYPASS_CNTL_BASE_IDX                                                               0
#define mmCLK2_CLK0_STATUS                                                                             0x1247
#define mmCLK2_CLK0_STATUS_BASE_IDX                                                                    0
#define mmCLK2_DFS_GlobalClkEnDID_CTR                                                                  0x1248
#define mmCLK2_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                         0
#define mmCLK2_CLK_PLL_PWR_REQ                                                                         0x1249
#define mmCLK2_CLK_PLL_PWR_REQ_BASE_IDX                                                                0
#define mmCLK2_CLK_PWR_MGMT_CONTROL                                                                    0x124a
#define mmCLK2_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                           0
#define mmCLK2_CLK_DFSBYPASS_CONTROL                                                                   0x124b
#define mmCLK2_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                          0
#define mmCLK2_CLK_FSM_CONTROL                                                                         0x124c
#define mmCLK2_CLK_FSM_CONTROL_BASE_IDX                                                                0
#define mmCLK2_CLK_FSM_MODE                                                                            0x124d
#define mmCLK2_CLK_FSM_MODE_BASE_IDX                                                                   0
#define mmCLK2_CLK_FSM_STATUS                                                                          0x124e
#define mmCLK2_CLK_FSM_STATUS_BASE_IDX                                                                 0
#define mmCLK2_CLK_DID_FSM_STATUS_IDLE                                                                 0x124f
#define mmCLK2_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                        0
#define mmCLK2_CLK_FSM_STATUS_IDLE                                                                     0x1250
#define mmCLK2_CLK_FSM_STATUS_IDLE_BASE_IDX                                                            0
#define mmCLK2_CLK_MILESTONE                                                                           0x1251
#define mmCLK2_CLK_MILESTONE_BASE_IDX                                                                  0
#define mmCLK2_CLK_MILESTONE_upper                                                                     0x1252
#define mmCLK2_CLK_MILESTONE_upper_BASE_IDX                                                            0
#define mmCLK2_CLK_WARM_RESET_CNTL                                                                     0x1253
#define mmCLK2_CLK_WARM_RESET_CNTL_BASE_IDX                                                            0
#define mmCLK2_CLK_RESET                                                                               0x1254
#define mmCLK2_CLK_RESET_BASE_IDX                                                                      0
#define mmCLK2_CLK_MILESTONE_STPCLK                                                                    0x1255
#define mmCLK2_CLK_MILESTONE_STPCLK_BASE_IDX                                                           0
#define mmCLK2_CLK_MILESTONE_STPCLK_SP                                                                 0x1256
#define mmCLK2_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                        0
#define mmCLK2_CLK_MILESTONE_STPCLK_SP_UPR                                                             0x1257
#define mmCLK2_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                                    0
#define mmCLK2_CLK_MILESTONE_STPCLK_STATUS                                                             0x1258
#define mmCLK2_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                                    0
#define mmCLK2_CLK_PLL_DividerReset                                                                    0x1259
#define mmCLK2_CLK_PLL_DividerReset_BASE_IDX                                                           0
#define mmCLK2_CLK_MILESTONE_WARM_RESET                                                                0x125a
#define mmCLK2_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                       0
#define mmCLK2_CLK_MILESTONE_WARM_RESET_STATUS                                                         0x125b
#define mmCLK2_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                                0
#define mmCLK2_CLK_MILESTONE_PLLTST                                                                    0x125c
#define mmCLK2_CLK_MILESTONE_PLLTST_BASE_IDX                                                           0
#define mmCLK2_CLK_MILESTONE_PLLTST_VALID                                                              0x125d
#define mmCLK2_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                                     0
#define mmCLK2_CLK_OBSERVE_MUX                                                                         0x125e
#define mmCLK2_CLK_OBSERVE_MUX_BASE_IDX                                                                0
#define mmCLK2_FCState_config                                                                          0x125f
#define mmCLK2_FCState_config_BASE_IDX                                                                 0
#define mmCLK2_FCState_config_2                                                                        0x1260
#define mmCLK2_FCState_config_2_BASE_IDX                                                               0
#define mmCLK2_FCState_config_3                                                                        0x1261
#define mmCLK2_FCState_config_3_BASE_IDX                                                               0
#define mmCLK2_FCState_config_4                                                                        0x1262
#define mmCLK2_FCState_config_4_BASE_IDX                                                               0
#define mmCLK2_CLK_OBSERVE_MUX_CHZRZ_CNT                                                               0x1263
#define mmCLK2_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                                      0
#define mmCLK2_CLK_OBSERVE_MUX_REFCLK_CNT                                                              0x1264
#define mmCLK2_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                                     0
#define mmCLK2_CLK_SPARE_0                                                                             0x1265
#define mmCLK2_CLK_SPARE_0_BASE_IDX                                                                    0
#define mmCLK2_CLK_SPARE_1                                                                             0x1266
#define mmCLK2_CLK_SPARE_1_BASE_IDX                                                                    0
#define mmCLK2_CLK_TICK_CNT_CONFIG_REG                                                                 0x1267
#define mmCLK2_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_STATUS                                                                     0x1268
#define mmCLK2_CLK_TICK_CNT_STATUS_BASE_IDX                                                            0
#define mmCLK2_CLK0_CURRENT_CNT                                                                        0x1269
#define mmCLK2_CLK0_CURRENT_CNT_BASE_IDX                                                               0
#define mmCLK2_CLK1_CURRENT_CNT                                                                        0x126a
#define mmCLK2_CLK1_CURRENT_CNT_BASE_IDX                                                               0
#define mmCLK2_CLK2_CURRENT_CNT                                                                        0x126b
#define mmCLK2_CLK2_CURRENT_CNT_BASE_IDX                                                               0
#define mmCLK2_CLK_TICK_CNT_HISTORY_0                                                                  0x126c
#define mmCLK2_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_1                                                                  0x126d
#define mmCLK2_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_2                                                                  0x126e
#define mmCLK2_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_3                                                                  0x126f
#define mmCLK2_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_4                                                                  0x1270
#define mmCLK2_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_5                                                                  0x1271
#define mmCLK2_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_6                                                                  0x1272
#define mmCLK2_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_7                                                                  0x1273
#define mmCLK2_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_8                                                                  0x1274
#define mmCLK2_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_9                                                                  0x1275
#define mmCLK2_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                         0
#define mmCLK2_CLK_TICK_CNT_HISTORY_10                                                                 0x1276
#define mmCLK2_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_11                                                                 0x1277
#define mmCLK2_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_12                                                                 0x1278
#define mmCLK2_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_13                                                                 0x1279
#define mmCLK2_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_14                                                                 0x127a
#define mmCLK2_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_15                                                                 0x127b
#define mmCLK2_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_16                                                                 0x127c
#define mmCLK2_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_17                                                                 0x127d
#define mmCLK2_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_18                                                                 0x127e
#define mmCLK2_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_19                                                                 0x127f
#define mmCLK2_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_20                                                                 0x1280
#define mmCLK2_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_21                                                                 0x1281
#define mmCLK2_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_22                                                                 0x1282
#define mmCLK2_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_23                                                                 0x1283
#define mmCLK2_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_24                                                                 0x1284
#define mmCLK2_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_25                                                                 0x1285
#define mmCLK2_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_26                                                                 0x1286
#define mmCLK2_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_27                                                                 0x1287
#define mmCLK2_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_28                                                                 0x1288
#define mmCLK2_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_29                                                                 0x1289
#define mmCLK2_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_30                                                                 0x128a
#define mmCLK2_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                        0
#define mmCLK2_CLK_TICK_CNT_HISTORY_31                                                                 0x128b
#define mmCLK2_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                        0
#define mmCLK2_CLK_DS_OVERRIDE                                                                         0x128c
#define mmCLK2_CLK_DS_OVERRIDE_BASE_IDX                                                                0
#define mmCLK2_CLK_DBUS_BP_ASYNC_SEL_1                                                                 0x128d
#define mmCLK2_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                        0
#define mmCLK2_CLK_DBUS_BP_ASYNC_SEL_2                                                                 0x128e
#define mmCLK2_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                        0
#define mmCLK2_CLK_SCRATCH                                                                             0x128f
#define mmCLK2_CLK_SCRATCH_BASE_IDX                                                                    0
#define mmCLK2_GFXMUX_SMU                                                                              0x1290
#define mmCLK2_GFXMUX_SMU_BASE_IDX                                                                     0


// addressBlock: clk_clk3_0_SmuClkDec
// base address: 0x6c000
#define mmCLK3_0_CLK3_CLK_PLL_FUSES                                                                    0x4400
#define mmCLK3_0_CLK3_CLK_PLL_FUSES_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_CLK_PLL_FUSES_2                                                                  0x4401
#define mmCLK3_0_CLK3_CLK_PLL_FUSES_2_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK_MISC_FUSES                                                                   0x4402
#define mmCLK3_0_CLK3_CLK_MISC_FUSES_BASE_IDX                                                          0
#define mmCLK3_0_CLK3_CLK_FUSE_LOCK                                                                    0x4403
#define mmCLK3_0_CLK3_CLK_FUSE_LOCK_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_CLK_FUSES_0                                                                      0x4404
#define mmCLK3_0_CLK3_CLK_FUSES_0_BASE_IDX                                                             0
#define mmCLK3_0_CLK3_CLK_FUSE_CONTROL                                                                 0x4405
#define mmCLK3_0_CLK3_CLK_FUSE_CONTROL_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_SLICE_NUM                                                                        0x4406
#define mmCLK3_0_CLK3_SLICE_NUM_BASE_IDX                                                               0
#define mmCLK3_0_CLK3_ROOTREFCLK_MUX_1                                                                 0x4407
#define mmCLK3_0_CLK3_ROOTREFCLK_MUX_1_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_CLK_PLL_REFCLK_RATE_Startup                                                      0x4409
#define mmCLK3_0_CLK3_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                             0
#define mmCLK3_0_CLK3_CLK_REFCG_REFCLK_CTRL                                                            0x440a
#define mmCLK3_0_CLK3_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                   0
#define mmCLK3_0_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK                                                       0x440b
#define mmCLK3_0_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                              0
#define mmCLK3_0_CLK3_CLK_PLL_REQ                                                                      0x440c
#define mmCLK3_0_CLK3_CLK_PLL_REQ_BASE_IDX                                                             0
#define mmCLK3_0_CLK3_CLK_PLL_SEQ_REQ                                                                  0x440d
#define mmCLK3_0_CLK3_CLK_PLL_SEQ_REQ_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK_PLL_DIRECT_CNTL                                                              0x440e
#define mmCLK3_0_CLK3_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                     0
#define mmCLK3_0_CLK3_CLK_PLL_STATUS                                                                   0x440f
#define mmCLK3_0_CLK3_CLK_PLL_STATUS_BASE_IDX                                                          0
#define mmCLK3_0_CLK3_CLK_PLL_CONTROL                                                                  0x4410
#define mmCLK3_0_CLK3_CLK_PLL_CONTROL_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK_PLL_TEST                                                                     0x4411
#define mmCLK3_0_CLK3_CLK_PLL_TEST_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_CLK_PLL_BYPASS                                                                   0x4412
#define mmCLK3_0_CLK3_CLK_PLL_BYPASS_BASE_IDX                                                          0
#define mmCLK3_0_CLK3_spll_fuse1_bin1                                                                  0x4413
#define mmCLK3_0_CLK3_spll_fuse1_bin1_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_fuse_2_bin1                                                                 0x4414
#define mmCLK3_0_CLK3_spll_fuse_2_bin1_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_spll_fuse1_bin2                                                                  0x4415
#define mmCLK3_0_CLK3_spll_fuse1_bin2_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_fuse_2_bin2                                                                 0x4416
#define mmCLK3_0_CLK3_spll_fuse_2_bin2_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_spll_fuse1_bin3                                                                  0x4417
#define mmCLK3_0_CLK3_spll_fuse1_bin3_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_fuse_2_bin3                                                                 0x4418
#define mmCLK3_0_CLK3_spll_fuse_2_bin3_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_spll_fuse1_bin4                                                                  0x4419
#define mmCLK3_0_CLK3_spll_fuse1_bin4_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_fuse_2_bin4                                                                 0x441a
#define mmCLK3_0_CLK3_spll_fuse_2_bin4_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_spll_fsm_cntl_1                                                                  0x441b
#define mmCLK3_0_CLK3_spll_fsm_cntl_1_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_fsm_cntl_2                                                                  0x441c
#define mmCLK3_0_CLK3_spll_fsm_cntl_2_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_fsm_cntl_3                                                                  0x441d
#define mmCLK3_0_CLK3_spll_fsm_cntl_3_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_fsm_cntl_4                                                                  0x441e
#define mmCLK3_0_CLK3_spll_fsm_cntl_4_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_spll_field_1                                                                     0x441f
#define mmCLK3_0_CLK3_spll_field_1_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_2                                                                     0x4420
#define mmCLK3_0_CLK3_spll_field_2_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_3                                                                     0x4421
#define mmCLK3_0_CLK3_spll_field_3_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_4                                                                     0x4422
#define mmCLK3_0_CLK3_spll_field_4_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_5                                                                     0x4423
#define mmCLK3_0_CLK3_spll_field_5_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_6                                                                     0x4424
#define mmCLK3_0_CLK3_spll_field_6_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_7                                                                     0x4425
#define mmCLK3_0_CLK3_spll_field_7_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_8                                                                     0x4426
#define mmCLK3_0_CLK3_spll_field_8_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_9                                                                     0x4427
#define mmCLK3_0_CLK3_spll_field_9_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_spll_field_10                                                                    0x4428
#define mmCLK3_0_CLK3_spll_field_10_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_spll_field_11                                                                    0x4429
#define mmCLK3_0_CLK3_spll_field_11_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_spll_field_12                                                                    0x442a
#define mmCLK3_0_CLK3_spll_field_12_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_spll_field_13                                                                    0x442b
#define mmCLK3_0_CLK3_spll_field_13_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_spll_field_14                                                                    0x442c
#define mmCLK3_0_CLK3_spll_field_14_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_spll_field_15                                                                    0x442d
#define mmCLK3_0_CLK3_spll_field_15_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_spll_fll_ro                                                                      0x442e
#define mmCLK3_0_CLK3_spll_fll_ro_BASE_IDX                                                             0
#define mmCLK3_0_CLK3_spll_override                                                                    0x442f
#define mmCLK3_0_CLK3_spll_override_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_CLK_PLL_DIV_CNTL                                                                 0x4430
#define mmCLK3_0_CLK3_CLK_PLL_DIV_CNTL_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_CLK_PWRON_RESET_TIMER                                                            0x4431
#define mmCLK3_0_CLK3_CLK_PWRON_RESET_TIMER_BASE_IDX                                                   0
#define mmCLK3_0_CLK3_CLK_Pll_LOCK_TIMER                                                               0x4432
#define mmCLK3_0_CLK3_CLK_Pll_LOCK_TIMER_BASE_IDX                                                      0
#define mmCLK3_0_CLK3_CLK_Pll_ACK_TIMER                                                                0x4433
#define mmCLK3_0_CLK3_CLK_Pll_ACK_TIMER_BASE_IDX                                                       0
#define mmCLK3_0_CLK3_CLK_Pll_SD_ACK_TIMER                                                             0x4434
#define mmCLK3_0_CLK3_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                    0
#define mmCLK3_0_CLK3_CLK_Pll_RESET_STOP_TIMER                                                         0x4435
#define mmCLK3_0_CLK3_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                0
#define mmCLK3_0_CLK3_CLK_Pll_CNTL_TIMER                                                               0x4436
#define mmCLK3_0_CLK3_CLK_Pll_CNTL_TIMER_BASE_IDX                                                      0
#define mmCLK3_0_CLK3_CLK_DS_DEGL                                                                      0x4437
#define mmCLK3_0_CLK3_CLK_DS_DEGL_BASE_IDX                                                             0
#define mmCLK3_0_CLK3_CLK_DFS_PCC_CNTL_1                                                               0x4438
#define mmCLK3_0_CLK3_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                      0
#define mmCLK3_0_CLK3_CLK_DFS_PCC_CNTL_2                                                               0x4439
#define mmCLK3_0_CLK3_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                      0
#define mmCLK3_0_CLK3_CLK_DFS_PCC_CNTL_3                                                               0x443a
#define mmCLK3_0_CLK3_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                      0
#define mmCLK3_0_CLK3_CLK_DFS_REQ_DET_TIMER                                                            0x443b
#define mmCLK3_0_CLK3_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                   0
#define mmCLK3_0_CLK3_CLK_DID_CONTROL                                                                  0x443c
#define mmCLK3_0_CLK3_CLK_DID_CONTROL_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_POST_DFS_BYPASS_CONTROL                                                          0x443d
#define mmCLK3_0_CLK3_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK0_DFS_CNTL                                                                    0x443e
#define mmCLK3_0_CLK3_CLK0_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_CLK0_DS_CNTL                                                                     0x443f
#define mmCLK3_0_CLK3_CLK0_DS_CNTL_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_CLK0_ALLOW_DS                                                                    0x4440
#define mmCLK3_0_CLK3_CLK0_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_CLK0_DS_HYSTERESIS_ENTRY                                                         0x4441
#define mmCLK3_0_CLK3_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK3_0_CLK3_CLK0_DS_HYSTERESIS_EXIT                                                          0x4442
#define mmCLK3_0_CLK3_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL                                                            0x4443
#define mmCLK3_0_CLK3_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK3_0_CLK3_CLK0_POSTDFS_EN                                                                  0x4444
#define mmCLK3_0_CLK3_CLK0_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK0_SLICE_CNTL                                                                  0x4445
#define mmCLK3_0_CLK3_CLK0_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK0_BYPASS_CNTL                                                                 0x4446
#define mmCLK3_0_CLK3_CLK0_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_CLK0_STATUS                                                                      0x4447
#define mmCLK3_0_CLK3_CLK0_STATUS_BASE_IDX                                                             0
#define mmCLK3_0_CLK3_DFS_GlobalClkEnDID_CTR                                                           0x4448
#define mmCLK3_0_CLK3_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_PLL_PWR_REQ                                                                  0x4449
#define mmCLK3_0_CLK3_CLK_PLL_PWR_REQ_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK_PWR_MGMT_CONTROL                                                             0x444a
#define mmCLK3_0_CLK3_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                    0
#define mmCLK3_0_CLK3_CLK_DFSBYPASS_CONTROL                                                            0x444b
#define mmCLK3_0_CLK3_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                   0
#define mmCLK3_0_CLK3_CLK_FSM_CONTROL                                                                  0x444c
#define mmCLK3_0_CLK3_CLK_FSM_CONTROL_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK_FSM_MODE                                                                     0x444d
#define mmCLK3_0_CLK3_CLK_FSM_MODE_BASE_IDX                                                            0
#define mmCLK3_0_CLK3_CLK_FSM_STATUS                                                                   0x444e
#define mmCLK3_0_CLK3_CLK_FSM_STATUS_BASE_IDX                                                          0
#define mmCLK3_0_CLK3_CLK_DID_FSM_STATUS_IDLE                                                          0x444f
#define mmCLK3_0_CLK3_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_FSM_STATUS_IDLE                                                              0x4450
#define mmCLK3_0_CLK3_CLK_FSM_STATUS_IDLE_BASE_IDX                                                     0
#define mmCLK3_0_CLK3_CLK_MILESTONE                                                                    0x4451
#define mmCLK3_0_CLK3_CLK_MILESTONE_BASE_IDX                                                           0
#define mmCLK3_0_CLK3_CLK_MILESTONE_upper                                                              0x4452
#define mmCLK3_0_CLK3_CLK_MILESTONE_upper_BASE_IDX                                                     0
#define mmCLK3_0_CLK3_CLK_WARM_RESET_CNTL                                                              0x4453
#define mmCLK3_0_CLK3_CLK_WARM_RESET_CNTL_BASE_IDX                                                     0
#define mmCLK3_0_CLK3_CLK_RESET                                                                        0x4454
#define mmCLK3_0_CLK3_CLK_RESET_BASE_IDX                                                               0
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK                                                             0x4455
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK_BASE_IDX                                                    0
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP                                                          0x4456
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP_UPR                                                      0x4457
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                             0
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK_STATUS                                                      0x4458
#define mmCLK3_0_CLK3_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                             0
#define mmCLK3_0_CLK3_CLK_PLL_DividerReset                                                             0x4459
#define mmCLK3_0_CLK3_CLK_PLL_DividerReset_BASE_IDX                                                    0
#define mmCLK3_0_CLK3_CLK_MILESTONE_WARM_RESET                                                         0x445a
#define mmCLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                0
#define mmCLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_STATUS                                                  0x445b
#define mmCLK3_0_CLK3_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                         0
#define mmCLK3_0_CLK3_CLK_MILESTONE_PLLTST                                                             0x445c
#define mmCLK3_0_CLK3_CLK_MILESTONE_PLLTST_BASE_IDX                                                    0
#define mmCLK3_0_CLK3_CLK_MILESTONE_PLLTST_VALID                                                       0x445d
#define mmCLK3_0_CLK3_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                              0
#define mmCLK3_0_CLK3_CLK_OBSERVE_MUX                                                                  0x445e
#define mmCLK3_0_CLK3_CLK_OBSERVE_MUX_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_FCState_config                                                                   0x445f
#define mmCLK3_0_CLK3_FCState_config_BASE_IDX                                                          0
#define mmCLK3_0_CLK3_FCState_config_2                                                                 0x4460
#define mmCLK3_0_CLK3_FCState_config_2_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_FCState_config_3                                                                 0x4461
#define mmCLK3_0_CLK3_FCState_config_3_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_FCState_config_4                                                                 0x4462
#define mmCLK3_0_CLK3_FCState_config_4_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT                                                        0x4463
#define mmCLK3_0_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                               0
#define mmCLK3_0_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT                                                       0x4464
#define mmCLK3_0_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                              0
#define mmCLK3_0_CLK3_CLK_SPARE_0                                                                      0x4465
#define mmCLK3_0_CLK3_CLK_SPARE_0_BASE_IDX                                                             0
#define mmCLK3_0_CLK3_CLK_SPARE_1                                                                      0x4466
#define mmCLK3_0_CLK3_CLK_SPARE_1_BASE_IDX                                                             0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG                                                          0x4467
#define mmCLK3_0_CLK3_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_STATUS                                                              0x4468
#define mmCLK3_0_CLK3_CLK_TICK_CNT_STATUS_BASE_IDX                                                     0
#define mmCLK3_0_CLK3_CLK0_CURRENT_CNT                                                                 0x4469
#define mmCLK3_0_CLK3_CLK0_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_CLK1_CURRENT_CNT                                                                 0x446a
#define mmCLK3_0_CLK3_CLK1_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_CLK2_CURRENT_CNT                                                                 0x446b
#define mmCLK3_0_CLK3_CLK2_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_0                                                           0x446c
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_1                                                           0x446d
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_2                                                           0x446e
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_3                                                           0x446f
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_4                                                           0x4470
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_5                                                           0x4471
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_6                                                           0x4472
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_7                                                           0x4473
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_8                                                           0x4474
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_9                                                           0x4475
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                  0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_10                                                          0x4476
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_11                                                          0x4477
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_12                                                          0x4478
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_13                                                          0x4479
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_14                                                          0x447a
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_15                                                          0x447b
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_16                                                          0x447c
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_17                                                          0x447d
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_18                                                          0x447e
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_19                                                          0x447f
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_20                                                          0x4480
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_21                                                          0x4481
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_22                                                          0x4482
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_23                                                          0x4483
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_24                                                          0x4484
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_25                                                          0x4485
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_26                                                          0x4486
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_27                                                          0x4487
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_28                                                          0x4488
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_29                                                          0x4489
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_30                                                          0x448a
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_31                                                          0x448b
#define mmCLK3_0_CLK3_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_DS_OVERRIDE                                                                  0x448c
#define mmCLK3_0_CLK3_CLK_DS_OVERRIDE_BASE_IDX                                                         0
#define mmCLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_1                                                          0x448d
#define mmCLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_2                                                          0x448e
#define mmCLK3_0_CLK3_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                 0
#define mmCLK3_0_CLK3_CLK_SCRATCH                                                                      0x448f
#define mmCLK3_0_CLK3_CLK_SCRATCH_BASE_IDX                                                             0


// addressBlock: clk_clk3_1_SmuClkDec
// base address: 0x6c800
#define mmCLK3_1_CLK3_CLK_PLL_FUSES                                                                    0x4600
#define mmCLK3_1_CLK3_CLK_PLL_FUSES_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_CLK_PLL_FUSES_2                                                                  0x4601
#define mmCLK3_1_CLK3_CLK_PLL_FUSES_2_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK_MISC_FUSES                                                                   0x4602
#define mmCLK3_1_CLK3_CLK_MISC_FUSES_BASE_IDX                                                          0
#define mmCLK3_1_CLK3_CLK_FUSE_LOCK                                                                    0x4603
#define mmCLK3_1_CLK3_CLK_FUSE_LOCK_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_CLK_FUSES_0                                                                      0x4604
#define mmCLK3_1_CLK3_CLK_FUSES_0_BASE_IDX                                                             0
#define mmCLK3_1_CLK3_CLK_FUSE_CONTROL                                                                 0x4605
#define mmCLK3_1_CLK3_CLK_FUSE_CONTROL_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_SLICE_NUM                                                                        0x4606
#define mmCLK3_1_CLK3_SLICE_NUM_BASE_IDX                                                               0
#define mmCLK3_1_CLK3_ROOTREFCLK_MUX_1                                                                 0x4607
#define mmCLK3_1_CLK3_ROOTREFCLK_MUX_1_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_CLK_PLL_REFCLK_RATE_Startup                                                      0x4609
#define mmCLK3_1_CLK3_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                             0
#define mmCLK3_1_CLK3_CLK_REFCG_REFCLK_CTRL                                                            0x460a
#define mmCLK3_1_CLK3_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                   0
#define mmCLK3_1_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK                                                       0x460b
#define mmCLK3_1_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                              0
#define mmCLK3_1_CLK3_CLK_PLL_REQ                                                                      0x460c
#define mmCLK3_1_CLK3_CLK_PLL_REQ_BASE_IDX                                                             0
#define mmCLK3_1_CLK3_CLK_PLL_SEQ_REQ                                                                  0x460d
#define mmCLK3_1_CLK3_CLK_PLL_SEQ_REQ_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK_PLL_DIRECT_CNTL                                                              0x460e
#define mmCLK3_1_CLK3_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                     0
#define mmCLK3_1_CLK3_CLK_PLL_STATUS                                                                   0x460f
#define mmCLK3_1_CLK3_CLK_PLL_STATUS_BASE_IDX                                                          0
#define mmCLK3_1_CLK3_CLK_PLL_CONTROL                                                                  0x4610
#define mmCLK3_1_CLK3_CLK_PLL_CONTROL_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK_PLL_TEST                                                                     0x4611
#define mmCLK3_1_CLK3_CLK_PLL_TEST_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_CLK_PLL_BYPASS                                                                   0x4612
#define mmCLK3_1_CLK3_CLK_PLL_BYPASS_BASE_IDX                                                          0
#define mmCLK3_1_CLK3_spll_fuse1_bin1                                                                  0x4613
#define mmCLK3_1_CLK3_spll_fuse1_bin1_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_fuse_2_bin1                                                                 0x4614
#define mmCLK3_1_CLK3_spll_fuse_2_bin1_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_spll_fuse1_bin2                                                                  0x4615
#define mmCLK3_1_CLK3_spll_fuse1_bin2_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_fuse_2_bin2                                                                 0x4616
#define mmCLK3_1_CLK3_spll_fuse_2_bin2_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_spll_fuse1_bin3                                                                  0x4617
#define mmCLK3_1_CLK3_spll_fuse1_bin3_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_fuse_2_bin3                                                                 0x4618
#define mmCLK3_1_CLK3_spll_fuse_2_bin3_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_spll_fuse1_bin4                                                                  0x4619
#define mmCLK3_1_CLK3_spll_fuse1_bin4_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_fuse_2_bin4                                                                 0x461a
#define mmCLK3_1_CLK3_spll_fuse_2_bin4_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_spll_fsm_cntl_1                                                                  0x461b
#define mmCLK3_1_CLK3_spll_fsm_cntl_1_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_fsm_cntl_2                                                                  0x461c
#define mmCLK3_1_CLK3_spll_fsm_cntl_2_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_fsm_cntl_3                                                                  0x461d
#define mmCLK3_1_CLK3_spll_fsm_cntl_3_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_fsm_cntl_4                                                                  0x461e
#define mmCLK3_1_CLK3_spll_fsm_cntl_4_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_spll_field_1                                                                     0x461f
#define mmCLK3_1_CLK3_spll_field_1_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_2                                                                     0x4620
#define mmCLK3_1_CLK3_spll_field_2_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_3                                                                     0x4621
#define mmCLK3_1_CLK3_spll_field_3_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_4                                                                     0x4622
#define mmCLK3_1_CLK3_spll_field_4_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_5                                                                     0x4623
#define mmCLK3_1_CLK3_spll_field_5_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_6                                                                     0x4624
#define mmCLK3_1_CLK3_spll_field_6_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_7                                                                     0x4625
#define mmCLK3_1_CLK3_spll_field_7_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_8                                                                     0x4626
#define mmCLK3_1_CLK3_spll_field_8_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_9                                                                     0x4627
#define mmCLK3_1_CLK3_spll_field_9_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_spll_field_10                                                                    0x4628
#define mmCLK3_1_CLK3_spll_field_10_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_spll_field_11                                                                    0x4629
#define mmCLK3_1_CLK3_spll_field_11_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_spll_field_12                                                                    0x462a
#define mmCLK3_1_CLK3_spll_field_12_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_spll_field_13                                                                    0x462b
#define mmCLK3_1_CLK3_spll_field_13_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_spll_field_14                                                                    0x462c
#define mmCLK3_1_CLK3_spll_field_14_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_spll_field_15                                                                    0x462d
#define mmCLK3_1_CLK3_spll_field_15_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_spll_fll_ro                                                                      0x462e
#define mmCLK3_1_CLK3_spll_fll_ro_BASE_IDX                                                             0
#define mmCLK3_1_CLK3_spll_override                                                                    0x462f
#define mmCLK3_1_CLK3_spll_override_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_CLK_PLL_DIV_CNTL                                                                 0x4630
#define mmCLK3_1_CLK3_CLK_PLL_DIV_CNTL_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_CLK_PWRON_RESET_TIMER                                                            0x4631
#define mmCLK3_1_CLK3_CLK_PWRON_RESET_TIMER_BASE_IDX                                                   0
#define mmCLK3_1_CLK3_CLK_Pll_LOCK_TIMER                                                               0x4632
#define mmCLK3_1_CLK3_CLK_Pll_LOCK_TIMER_BASE_IDX                                                      0
#define mmCLK3_1_CLK3_CLK_Pll_ACK_TIMER                                                                0x4633
#define mmCLK3_1_CLK3_CLK_Pll_ACK_TIMER_BASE_IDX                                                       0
#define mmCLK3_1_CLK3_CLK_Pll_SD_ACK_TIMER                                                             0x4634
#define mmCLK3_1_CLK3_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                    0
#define mmCLK3_1_CLK3_CLK_Pll_RESET_STOP_TIMER                                                         0x4635
#define mmCLK3_1_CLK3_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                0
#define mmCLK3_1_CLK3_CLK_Pll_CNTL_TIMER                                                               0x4636
#define mmCLK3_1_CLK3_CLK_Pll_CNTL_TIMER_BASE_IDX                                                      0
#define mmCLK3_1_CLK3_CLK_DS_DEGL                                                                      0x4637
#define mmCLK3_1_CLK3_CLK_DS_DEGL_BASE_IDX                                                             0
#define mmCLK3_1_CLK3_CLK_DFS_PCC_CNTL_1                                                               0x4638
#define mmCLK3_1_CLK3_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                      0
#define mmCLK3_1_CLK3_CLK_DFS_PCC_CNTL_2                                                               0x4639
#define mmCLK3_1_CLK3_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                      0
#define mmCLK3_1_CLK3_CLK_DFS_PCC_CNTL_3                                                               0x463a
#define mmCLK3_1_CLK3_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                      0
#define mmCLK3_1_CLK3_CLK_DFS_REQ_DET_TIMER                                                            0x463b
#define mmCLK3_1_CLK3_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                   0
#define mmCLK3_1_CLK3_CLK_DID_CONTROL                                                                  0x463c
#define mmCLK3_1_CLK3_CLK_DID_CONTROL_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_POST_DFS_BYPASS_CONTROL                                                          0x463d
#define mmCLK3_1_CLK3_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK0_DFS_CNTL                                                                    0x463e
#define mmCLK3_1_CLK3_CLK0_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_CLK0_DS_CNTL                                                                     0x463f
#define mmCLK3_1_CLK3_CLK0_DS_CNTL_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_CLK0_ALLOW_DS                                                                    0x4640
#define mmCLK3_1_CLK3_CLK0_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_CLK0_DS_HYSTERESIS_ENTRY                                                         0x4641
#define mmCLK3_1_CLK3_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK3_1_CLK3_CLK0_DS_HYSTERESIS_EXIT                                                          0x4642
#define mmCLK3_1_CLK3_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL                                                            0x4643
#define mmCLK3_1_CLK3_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK3_1_CLK3_CLK0_POSTDFS_EN                                                                  0x4644
#define mmCLK3_1_CLK3_CLK0_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK0_SLICE_CNTL                                                                  0x4645
#define mmCLK3_1_CLK3_CLK0_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK0_BYPASS_CNTL                                                                 0x4646
#define mmCLK3_1_CLK3_CLK0_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_CLK0_STATUS                                                                      0x4647
#define mmCLK3_1_CLK3_CLK0_STATUS_BASE_IDX                                                             0
#define mmCLK3_1_CLK3_DFS_GlobalClkEnDID_CTR                                                           0x4648
#define mmCLK3_1_CLK3_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_PLL_PWR_REQ                                                                  0x4649
#define mmCLK3_1_CLK3_CLK_PLL_PWR_REQ_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK_PWR_MGMT_CONTROL                                                             0x464a
#define mmCLK3_1_CLK3_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                    0
#define mmCLK3_1_CLK3_CLK_DFSBYPASS_CONTROL                                                            0x464b
#define mmCLK3_1_CLK3_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                   0
#define mmCLK3_1_CLK3_CLK_FSM_CONTROL                                                                  0x464c
#define mmCLK3_1_CLK3_CLK_FSM_CONTROL_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK_FSM_MODE                                                                     0x464d
#define mmCLK3_1_CLK3_CLK_FSM_MODE_BASE_IDX                                                            0
#define mmCLK3_1_CLK3_CLK_FSM_STATUS                                                                   0x464e
#define mmCLK3_1_CLK3_CLK_FSM_STATUS_BASE_IDX                                                          0
#define mmCLK3_1_CLK3_CLK_DID_FSM_STATUS_IDLE                                                          0x464f
#define mmCLK3_1_CLK3_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_FSM_STATUS_IDLE                                                              0x4650
#define mmCLK3_1_CLK3_CLK_FSM_STATUS_IDLE_BASE_IDX                                                     0
#define mmCLK3_1_CLK3_CLK_MILESTONE                                                                    0x4651
#define mmCLK3_1_CLK3_CLK_MILESTONE_BASE_IDX                                                           0
#define mmCLK3_1_CLK3_CLK_MILESTONE_upper                                                              0x4652
#define mmCLK3_1_CLK3_CLK_MILESTONE_upper_BASE_IDX                                                     0
#define mmCLK3_1_CLK3_CLK_WARM_RESET_CNTL                                                              0x4653
#define mmCLK3_1_CLK3_CLK_WARM_RESET_CNTL_BASE_IDX                                                     0
#define mmCLK3_1_CLK3_CLK_RESET                                                                        0x4654
#define mmCLK3_1_CLK3_CLK_RESET_BASE_IDX                                                               0
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK                                                             0x4655
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK_BASE_IDX                                                    0
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP                                                          0x4656
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP_UPR                                                      0x4657
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                             0
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK_STATUS                                                      0x4658
#define mmCLK3_1_CLK3_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                             0
#define mmCLK3_1_CLK3_CLK_PLL_DividerReset                                                             0x4659
#define mmCLK3_1_CLK3_CLK_PLL_DividerReset_BASE_IDX                                                    0
#define mmCLK3_1_CLK3_CLK_MILESTONE_WARM_RESET                                                         0x465a
#define mmCLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                0
#define mmCLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_STATUS                                                  0x465b
#define mmCLK3_1_CLK3_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                         0
#define mmCLK3_1_CLK3_CLK_MILESTONE_PLLTST                                                             0x465c
#define mmCLK3_1_CLK3_CLK_MILESTONE_PLLTST_BASE_IDX                                                    0
#define mmCLK3_1_CLK3_CLK_MILESTONE_PLLTST_VALID                                                       0x465d
#define mmCLK3_1_CLK3_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                              0
#define mmCLK3_1_CLK3_CLK_OBSERVE_MUX                                                                  0x465e
#define mmCLK3_1_CLK3_CLK_OBSERVE_MUX_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_FCState_config                                                                   0x465f
#define mmCLK3_1_CLK3_FCState_config_BASE_IDX                                                          0
#define mmCLK3_1_CLK3_FCState_config_2                                                                 0x4660
#define mmCLK3_1_CLK3_FCState_config_2_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_FCState_config_3                                                                 0x4661
#define mmCLK3_1_CLK3_FCState_config_3_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_FCState_config_4                                                                 0x4662
#define mmCLK3_1_CLK3_FCState_config_4_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT                                                        0x4663
#define mmCLK3_1_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                               0
#define mmCLK3_1_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT                                                       0x4664
#define mmCLK3_1_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                              0
#define mmCLK3_1_CLK3_CLK_SPARE_0                                                                      0x4665
#define mmCLK3_1_CLK3_CLK_SPARE_0_BASE_IDX                                                             0
#define mmCLK3_1_CLK3_CLK_SPARE_1                                                                      0x4666
#define mmCLK3_1_CLK3_CLK_SPARE_1_BASE_IDX                                                             0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG                                                          0x4667
#define mmCLK3_1_CLK3_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_STATUS                                                              0x4668
#define mmCLK3_1_CLK3_CLK_TICK_CNT_STATUS_BASE_IDX                                                     0
#define mmCLK3_1_CLK3_CLK0_CURRENT_CNT                                                                 0x4669
#define mmCLK3_1_CLK3_CLK0_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_CLK1_CURRENT_CNT                                                                 0x466a
#define mmCLK3_1_CLK3_CLK1_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_CLK2_CURRENT_CNT                                                                 0x466b
#define mmCLK3_1_CLK3_CLK2_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_0                                                           0x466c
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_1                                                           0x466d
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_2                                                           0x466e
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_3                                                           0x466f
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_4                                                           0x4670
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_5                                                           0x4671
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_6                                                           0x4672
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_7                                                           0x4673
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_8                                                           0x4674
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_9                                                           0x4675
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                  0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_10                                                          0x4676
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_11                                                          0x4677
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_12                                                          0x4678
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_13                                                          0x4679
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_14                                                          0x467a
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_15                                                          0x467b
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_16                                                          0x467c
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_17                                                          0x467d
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_18                                                          0x467e
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_19                                                          0x467f
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_20                                                          0x4680
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_21                                                          0x4681
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_22                                                          0x4682
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_23                                                          0x4683
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_24                                                          0x4684
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_25                                                          0x4685
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_26                                                          0x4686
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_27                                                          0x4687
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_28                                                          0x4688
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_29                                                          0x4689
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_30                                                          0x468a
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_31                                                          0x468b
#define mmCLK3_1_CLK3_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_DS_OVERRIDE                                                                  0x468c
#define mmCLK3_1_CLK3_CLK_DS_OVERRIDE_BASE_IDX                                                         0
#define mmCLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_1                                                          0x468d
#define mmCLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_2                                                          0x468e
#define mmCLK3_1_CLK3_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                 0
#define mmCLK3_1_CLK3_CLK_SCRATCH                                                                      0x468f
#define mmCLK3_1_CLK3_CLK_SCRATCH_BASE_IDX                                                             0


// addressBlock: clk_clk3_2_SmuClkDec
// base address: 0x6d000
#define mmCLK3_2_CLK3_CLK_PLL_FUSES                                                                    0x4800
#define mmCLK3_2_CLK3_CLK_PLL_FUSES_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_CLK_PLL_FUSES_2                                                                  0x4801
#define mmCLK3_2_CLK3_CLK_PLL_FUSES_2_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK_MISC_FUSES                                                                   0x4802
#define mmCLK3_2_CLK3_CLK_MISC_FUSES_BASE_IDX                                                          0
#define mmCLK3_2_CLK3_CLK_FUSE_LOCK                                                                    0x4803
#define mmCLK3_2_CLK3_CLK_FUSE_LOCK_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_CLK_FUSES_0                                                                      0x4804
#define mmCLK3_2_CLK3_CLK_FUSES_0_BASE_IDX                                                             0
#define mmCLK3_2_CLK3_CLK_FUSE_CONTROL                                                                 0x4805
#define mmCLK3_2_CLK3_CLK_FUSE_CONTROL_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_SLICE_NUM                                                                        0x4806
#define mmCLK3_2_CLK3_SLICE_NUM_BASE_IDX                                                               0
#define mmCLK3_2_CLK3_ROOTREFCLK_MUX_1                                                                 0x4807
#define mmCLK3_2_CLK3_ROOTREFCLK_MUX_1_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_CLK_PLL_REFCLK_RATE_Startup                                                      0x4809
#define mmCLK3_2_CLK3_CLK_PLL_REFCLK_RATE_Startup_BASE_IDX                                             0
#define mmCLK3_2_CLK3_CLK_REFCG_REFCLK_CTRL                                                            0x480a
#define mmCLK3_2_CLK3_CLK_REFCG_REFCLK_CTRL_BASE_IDX                                                   0
#define mmCLK3_2_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK                                                       0x480b
#define mmCLK3_2_CLK3_ROOTREFCLK_MUX_PCIE_REFCLK_BASE_IDX                                              0
#define mmCLK3_2_CLK3_CLK_PLL_REQ                                                                      0x480c
#define mmCLK3_2_CLK3_CLK_PLL_REQ_BASE_IDX                                                             0
#define mmCLK3_2_CLK3_CLK_PLL_SEQ_REQ                                                                  0x480d
#define mmCLK3_2_CLK3_CLK_PLL_SEQ_REQ_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK_PLL_DIRECT_CNTL                                                              0x480e
#define mmCLK3_2_CLK3_CLK_PLL_DIRECT_CNTL_BASE_IDX                                                     0
#define mmCLK3_2_CLK3_CLK_PLL_STATUS                                                                   0x480f
#define mmCLK3_2_CLK3_CLK_PLL_STATUS_BASE_IDX                                                          0
#define mmCLK3_2_CLK3_CLK_PLL_CONTROL                                                                  0x4810
#define mmCLK3_2_CLK3_CLK_PLL_CONTROL_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK_PLL_TEST                                                                     0x4811
#define mmCLK3_2_CLK3_CLK_PLL_TEST_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_CLK_PLL_BYPASS                                                                   0x4812
#define mmCLK3_2_CLK3_CLK_PLL_BYPASS_BASE_IDX                                                          0
#define mmCLK3_2_CLK3_spll_fuse1_bin1                                                                  0x4813
#define mmCLK3_2_CLK3_spll_fuse1_bin1_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_fuse_2_bin1                                                                 0x4814
#define mmCLK3_2_CLK3_spll_fuse_2_bin1_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_spll_fuse1_bin2                                                                  0x4815
#define mmCLK3_2_CLK3_spll_fuse1_bin2_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_fuse_2_bin2                                                                 0x4816
#define mmCLK3_2_CLK3_spll_fuse_2_bin2_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_spll_fuse1_bin3                                                                  0x4817
#define mmCLK3_2_CLK3_spll_fuse1_bin3_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_fuse_2_bin3                                                                 0x4818
#define mmCLK3_2_CLK3_spll_fuse_2_bin3_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_spll_fuse1_bin4                                                                  0x4819
#define mmCLK3_2_CLK3_spll_fuse1_bin4_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_fuse_2_bin4                                                                 0x481a
#define mmCLK3_2_CLK3_spll_fuse_2_bin4_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_spll_fsm_cntl_1                                                                  0x481b
#define mmCLK3_2_CLK3_spll_fsm_cntl_1_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_fsm_cntl_2                                                                  0x481c
#define mmCLK3_2_CLK3_spll_fsm_cntl_2_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_fsm_cntl_3                                                                  0x481d
#define mmCLK3_2_CLK3_spll_fsm_cntl_3_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_fsm_cntl_4                                                                  0x481e
#define mmCLK3_2_CLK3_spll_fsm_cntl_4_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_spll_field_1                                                                     0x481f
#define mmCLK3_2_CLK3_spll_field_1_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_2                                                                     0x4820
#define mmCLK3_2_CLK3_spll_field_2_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_3                                                                     0x4821
#define mmCLK3_2_CLK3_spll_field_3_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_4                                                                     0x4822
#define mmCLK3_2_CLK3_spll_field_4_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_5                                                                     0x4823
#define mmCLK3_2_CLK3_spll_field_5_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_6                                                                     0x4824
#define mmCLK3_2_CLK3_spll_field_6_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_7                                                                     0x4825
#define mmCLK3_2_CLK3_spll_field_7_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_8                                                                     0x4826
#define mmCLK3_2_CLK3_spll_field_8_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_9                                                                     0x4827
#define mmCLK3_2_CLK3_spll_field_9_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_spll_field_10                                                                    0x4828
#define mmCLK3_2_CLK3_spll_field_10_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_spll_field_11                                                                    0x4829
#define mmCLK3_2_CLK3_spll_field_11_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_spll_field_12                                                                    0x482a
#define mmCLK3_2_CLK3_spll_field_12_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_spll_field_13                                                                    0x482b
#define mmCLK3_2_CLK3_spll_field_13_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_spll_field_14                                                                    0x482c
#define mmCLK3_2_CLK3_spll_field_14_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_spll_field_15                                                                    0x482d
#define mmCLK3_2_CLK3_spll_field_15_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_spll_fll_ro                                                                      0x482e
#define mmCLK3_2_CLK3_spll_fll_ro_BASE_IDX                                                             0
#define mmCLK3_2_CLK3_spll_override                                                                    0x482f
#define mmCLK3_2_CLK3_spll_override_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_CLK_PLL_DIV_CNTL                                                                 0x4830
#define mmCLK3_2_CLK3_CLK_PLL_DIV_CNTL_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_CLK_PWRON_RESET_TIMER                                                            0x4831
#define mmCLK3_2_CLK3_CLK_PWRON_RESET_TIMER_BASE_IDX                                                   0
#define mmCLK3_2_CLK3_CLK_Pll_LOCK_TIMER                                                               0x4832
#define mmCLK3_2_CLK3_CLK_Pll_LOCK_TIMER_BASE_IDX                                                      0
#define mmCLK3_2_CLK3_CLK_Pll_ACK_TIMER                                                                0x4833
#define mmCLK3_2_CLK3_CLK_Pll_ACK_TIMER_BASE_IDX                                                       0
#define mmCLK3_2_CLK3_CLK_Pll_SD_ACK_TIMER                                                             0x4834
#define mmCLK3_2_CLK3_CLK_Pll_SD_ACK_TIMER_BASE_IDX                                                    0
#define mmCLK3_2_CLK3_CLK_Pll_RESET_STOP_TIMER                                                         0x4835
#define mmCLK3_2_CLK3_CLK_Pll_RESET_STOP_TIMER_BASE_IDX                                                0
#define mmCLK3_2_CLK3_CLK_Pll_CNTL_TIMER                                                               0x4836
#define mmCLK3_2_CLK3_CLK_Pll_CNTL_TIMER_BASE_IDX                                                      0
#define mmCLK3_2_CLK3_CLK_DS_DEGL                                                                      0x4837
#define mmCLK3_2_CLK3_CLK_DS_DEGL_BASE_IDX                                                             0
#define mmCLK3_2_CLK3_CLK_DFS_PCC_CNTL_1                                                               0x4838
#define mmCLK3_2_CLK3_CLK_DFS_PCC_CNTL_1_BASE_IDX                                                      0
#define mmCLK3_2_CLK3_CLK_DFS_PCC_CNTL_2                                                               0x4839
#define mmCLK3_2_CLK3_CLK_DFS_PCC_CNTL_2_BASE_IDX                                                      0
#define mmCLK3_2_CLK3_CLK_DFS_PCC_CNTL_3                                                               0x483a
#define mmCLK3_2_CLK3_CLK_DFS_PCC_CNTL_3_BASE_IDX                                                      0
#define mmCLK3_2_CLK3_CLK_DFS_REQ_DET_TIMER                                                            0x483b
#define mmCLK3_2_CLK3_CLK_DFS_REQ_DET_TIMER_BASE_IDX                                                   0
#define mmCLK3_2_CLK3_CLK_DID_CONTROL                                                                  0x483c
#define mmCLK3_2_CLK3_CLK_DID_CONTROL_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_POST_DFS_BYPASS_CONTROL                                                          0x483d
#define mmCLK3_2_CLK3_POST_DFS_BYPASS_CONTROL_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK0_DFS_CNTL                                                                    0x483e
#define mmCLK3_2_CLK3_CLK0_DFS_CNTL_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_CLK0_DS_CNTL                                                                     0x483f
#define mmCLK3_2_CLK3_CLK0_DS_CNTL_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_CLK0_ALLOW_DS                                                                    0x4840
#define mmCLK3_2_CLK3_CLK0_ALLOW_DS_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_CLK0_DS_HYSTERESIS_ENTRY                                                         0x4841
#define mmCLK3_2_CLK3_CLK0_DS_HYSTERESIS_ENTRY_BASE_IDX                                                0
#define mmCLK3_2_CLK3_CLK0_DS_HYSTERESIS_EXIT                                                          0x4842
#define mmCLK3_2_CLK3_CLK0_DS_HYSTERESIS_EXIT_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL                                                            0x4843
#define mmCLK3_2_CLK3_CLK0_POSTDFS_DIV_CNTL_BASE_IDX                                                   0
#define mmCLK3_2_CLK3_CLK0_POSTDFS_EN                                                                  0x4844
#define mmCLK3_2_CLK3_CLK0_POSTDFS_EN_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK0_SLICE_CNTL                                                                  0x4845
#define mmCLK3_2_CLK3_CLK0_SLICE_CNTL_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK0_BYPASS_CNTL                                                                 0x4846
#define mmCLK3_2_CLK3_CLK0_BYPASS_CNTL_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_CLK0_STATUS                                                                      0x4847
#define mmCLK3_2_CLK3_CLK0_STATUS_BASE_IDX                                                             0
#define mmCLK3_2_CLK3_DFS_GlobalClkEnDID_CTR                                                           0x4848
#define mmCLK3_2_CLK3_DFS_GlobalClkEnDID_CTR_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_PLL_PWR_REQ                                                                  0x4849
#define mmCLK3_2_CLK3_CLK_PLL_PWR_REQ_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK_PWR_MGMT_CONTROL                                                             0x484a
#define mmCLK3_2_CLK3_CLK_PWR_MGMT_CONTROL_BASE_IDX                                                    0
#define mmCLK3_2_CLK3_CLK_DFSBYPASS_CONTROL                                                            0x484b
#define mmCLK3_2_CLK3_CLK_DFSBYPASS_CONTROL_BASE_IDX                                                   0
#define mmCLK3_2_CLK3_CLK_FSM_CONTROL                                                                  0x484c
#define mmCLK3_2_CLK3_CLK_FSM_CONTROL_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK_FSM_MODE                                                                     0x484d
#define mmCLK3_2_CLK3_CLK_FSM_MODE_BASE_IDX                                                            0
#define mmCLK3_2_CLK3_CLK_FSM_STATUS                                                                   0x484e
#define mmCLK3_2_CLK3_CLK_FSM_STATUS_BASE_IDX                                                          0
#define mmCLK3_2_CLK3_CLK_DID_FSM_STATUS_IDLE                                                          0x484f
#define mmCLK3_2_CLK3_CLK_DID_FSM_STATUS_IDLE_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_FSM_STATUS_IDLE                                                              0x4850
#define mmCLK3_2_CLK3_CLK_FSM_STATUS_IDLE_BASE_IDX                                                     0
#define mmCLK3_2_CLK3_CLK_MILESTONE                                                                    0x4851
#define mmCLK3_2_CLK3_CLK_MILESTONE_BASE_IDX                                                           0
#define mmCLK3_2_CLK3_CLK_MILESTONE_upper                                                              0x4852
#define mmCLK3_2_CLK3_CLK_MILESTONE_upper_BASE_IDX                                                     0
#define mmCLK3_2_CLK3_CLK_WARM_RESET_CNTL                                                              0x4853
#define mmCLK3_2_CLK3_CLK_WARM_RESET_CNTL_BASE_IDX                                                     0
#define mmCLK3_2_CLK3_CLK_RESET                                                                        0x4854
#define mmCLK3_2_CLK3_CLK_RESET_BASE_IDX                                                               0
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK                                                             0x4855
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK_BASE_IDX                                                    0
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP                                                          0x4856
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP_UPR                                                      0x4857
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK_SP_UPR_BASE_IDX                                             0
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK_STATUS                                                      0x4858
#define mmCLK3_2_CLK3_CLK_MILESTONE_STPCLK_STATUS_BASE_IDX                                             0
#define mmCLK3_2_CLK3_CLK_PLL_DividerReset                                                             0x4859
#define mmCLK3_2_CLK3_CLK_PLL_DividerReset_BASE_IDX                                                    0
#define mmCLK3_2_CLK3_CLK_MILESTONE_WARM_RESET                                                         0x485a
#define mmCLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_BASE_IDX                                                0
#define mmCLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_STATUS                                                  0x485b
#define mmCLK3_2_CLK3_CLK_MILESTONE_WARM_RESET_STATUS_BASE_IDX                                         0
#define mmCLK3_2_CLK3_CLK_MILESTONE_PLLTST                                                             0x485c
#define mmCLK3_2_CLK3_CLK_MILESTONE_PLLTST_BASE_IDX                                                    0
#define mmCLK3_2_CLK3_CLK_MILESTONE_PLLTST_VALID                                                       0x485d
#define mmCLK3_2_CLK3_CLK_MILESTONE_PLLTST_VALID_BASE_IDX                                              0
#define mmCLK3_2_CLK3_CLK_OBSERVE_MUX                                                                  0x485e
#define mmCLK3_2_CLK3_CLK_OBSERVE_MUX_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_FCState_config                                                                   0x485f
#define mmCLK3_2_CLK3_FCState_config_BASE_IDX                                                          0
#define mmCLK3_2_CLK3_FCState_config_2                                                                 0x4860
#define mmCLK3_2_CLK3_FCState_config_2_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_FCState_config_3                                                                 0x4861
#define mmCLK3_2_CLK3_FCState_config_3_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_FCState_config_4                                                                 0x4862
#define mmCLK3_2_CLK3_FCState_config_4_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT                                                        0x4863
#define mmCLK3_2_CLK3_CLK_OBSERVE_MUX_CHZRZ_CNT_BASE_IDX                                               0
#define mmCLK3_2_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT                                                       0x4864
#define mmCLK3_2_CLK3_CLK_OBSERVE_MUX_REFCLK_CNT_BASE_IDX                                              0
#define mmCLK3_2_CLK3_CLK_SPARE_0                                                                      0x4865
#define mmCLK3_2_CLK3_CLK_SPARE_0_BASE_IDX                                                             0
#define mmCLK3_2_CLK3_CLK_SPARE_1                                                                      0x4866
#define mmCLK3_2_CLK3_CLK_SPARE_1_BASE_IDX                                                             0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG                                                          0x4867
#define mmCLK3_2_CLK3_CLK_TICK_CNT_CONFIG_REG_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_STATUS                                                              0x4868
#define mmCLK3_2_CLK3_CLK_TICK_CNT_STATUS_BASE_IDX                                                     0
#define mmCLK3_2_CLK3_CLK0_CURRENT_CNT                                                                 0x4869
#define mmCLK3_2_CLK3_CLK0_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_CLK1_CURRENT_CNT                                                                 0x486a
#define mmCLK3_2_CLK3_CLK1_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_CLK2_CURRENT_CNT                                                                 0x486b
#define mmCLK3_2_CLK3_CLK2_CURRENT_CNT_BASE_IDX                                                        0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_0                                                           0x486c
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_0_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_1                                                           0x486d
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_1_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_2                                                           0x486e
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_2_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_3                                                           0x486f
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_3_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_4                                                           0x4870
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_4_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_5                                                           0x4871
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_5_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_6                                                           0x4872
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_6_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_7                                                           0x4873
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_7_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_8                                                           0x4874
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_8_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_9                                                           0x4875
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_9_BASE_IDX                                                  0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_10                                                          0x4876
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_10_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_11                                                          0x4877
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_11_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_12                                                          0x4878
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_12_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_13                                                          0x4879
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_13_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_14                                                          0x487a
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_14_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_15                                                          0x487b
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_15_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_16                                                          0x487c
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_16_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_17                                                          0x487d
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_17_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_18                                                          0x487e
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_18_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_19                                                          0x487f
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_19_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_20                                                          0x4880
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_20_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_21                                                          0x4881
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_21_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_22                                                          0x4882
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_22_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_23                                                          0x4883
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_23_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_24                                                          0x4884
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_24_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_25                                                          0x4885
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_25_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_26                                                          0x4886
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_26_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_27                                                          0x4887
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_27_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_28                                                          0x4888
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_28_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_29                                                          0x4889
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_29_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_30                                                          0x488a
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_30_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_31                                                          0x488b
#define mmCLK3_2_CLK3_CLK_TICK_CNT_HISTORY_31_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_DS_OVERRIDE                                                                  0x488c
#define mmCLK3_2_CLK3_CLK_DS_OVERRIDE_BASE_IDX                                                         0
#define mmCLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_1                                                          0x488d
#define mmCLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_1_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_2                                                          0x488e
#define mmCLK3_2_CLK3_CLK_DBUS_BP_ASYNC_SEL_2_BASE_IDX                                                 0
#define mmCLK3_2_CLK3_CLK_SCRATCH                                                                      0x488f
#define mmCLK3_2_CLK3_CLK_SCRATCH_BASE_IDX                                                             0


// addressBlock: clk_rsmu_clka_rsmu_clka0_RsmuMmiopubClkaDec
// base address: 0x9006000
#define mmRSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA                                                          0x0006
#define mmRSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA                                                           0x000d
#define mmRSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA0_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA                                                   0x008a
#define mmRSMU_CLKA0_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA0_RSMU_VF_ENABLE_CLKA                                                               0x008b
#define mmRSMU_CLKA0_RSMU_VF_ENABLE_CLKA_BASE_IDX                                                      1
#define mmRSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA                                                            0x008c
#define mmRSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA_BASE_IDX                                                   1
#define mmRSMU_CLKA0_RSMU_SEC_AXI_MASTER_ENABLE_CLKA                                                   0x008d
#define mmRSMU_CLKA0_RSMU_SEC_AXI_MASTER_ENABLE_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA                                                     0x008e
#define mmRSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA                                                    0x008f
#define mmRSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA0_RSMU_SLAVE_TIMEOUT_VALUE_CLKA                                                     0x0090
#define mmRSMU_CLKA0_RSMU_SLAVE_TIMEOUT_VALUE_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA                                                   0x0091
#define mmRSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA0_RSMU_SLAVE_ERROR_COUNTER_CLKA                                                     0x0092
#define mmRSMU_CLKA0_RSMU_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA                                                         0x0093
#define mmRSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA                                                  0x0094
#define mmRSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CLKA                                                       0x0095
#define mmRSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CLKA_BASE_IDX                                              1
#define mmRSMU_CLKA0_RSMU_RESIDENCY_REF_COUNTER_CLKA                                                   0x0096
#define mmRSMU_CLKA0_RSMU_RESIDENCY_REF_COUNTER_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA0_RSMU_MSMU_FETCH_FUSE_CLKA                                                         0x00be
#define mmRSMU_CLKA0_RSMU_MSMU_FETCH_FUSE_CLKA_BASE_IDX                                                1


// addressBlock: clk_rsmu_clka_rsmu_clka0_RsmuMmioextClkaDec
// base address: 0x9006780
#define mmRSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA                                                   0x01ee
#define mmRSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA                                                        0x01ef
#define mmRSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA                                                   0x01f0
#define mmRSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA                                                   0x01f1
#define mmRSMU_CLKA0_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA_BASE_IDX                                          1


// addressBlock: clk_rsmu_clka_rsmu_clka0_RsmuMmiosecClkaDec
// base address: 0x9006800
#define mmRSMU_CLKA0_RSMU_AEB_LOCK_0_CLKA                                                              0x0200
#define mmRSMU_CLKA0_RSMU_AEB_LOCK_0_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA0_RSMU_AEB_LOCK_1_CLKA                                                              0x0201
#define mmRSMU_CLKA0_RSMU_AEB_LOCK_1_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA0_RSMU_AEB_OVERRIDE_0_CLKA                                                          0x0202
#define mmRSMU_CLKA0_RSMU_AEB_OVERRIDE_0_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA0_RSMU_AEB_OVERRIDE_1_CLKA                                                          0x0203
#define mmRSMU_CLKA0_RSMU_AEB_OVERRIDE_1_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_ENABLE_CLKA                                                         0x0204
#define mmRSMU_CLKA0_RSMU_SEC_INTR_ENABLE_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_TARGET_ADDR_CLKA                                                    0x0205
#define mmRSMU_CLKA0_RSMU_SEC_INTR_TARGET_ADDR_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_CONFIG_CLKA                                                         0x0206
#define mmRSMU_CLKA0_RSMU_SEC_INTR_CONFIG_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_STATUS_CLKA                                                         0x0207
#define mmRSMU_CLKA0_RSMU_SEC_INTR_STATUS_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_PENDING_CLKA                                                        0x0208
#define mmRSMU_CLKA0_RSMU_SEC_INTR_PENDING_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_TYPE_CLKA                                                           0x0209
#define mmRSMU_CLKA0_RSMU_SEC_INTR_TYPE_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA                                                      0x020a
#define mmRSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA_BASE_IDX                                             1
#define mmRSMU_CLKA0_RSMU_SEC_INTR_CLEAR_CLKA                                                          0x020b
#define mmRSMU_CLKA0_RSMU_SEC_INTR_CLEAR_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA                                                0x020c
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA_BASE_IDX                                       1
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA                                             0x0244
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA_BASE_IDX                                    1
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA                                                 0x0245
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0246
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0247
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA                                        0x0248
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x0249
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x024a
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA                                        0x024b
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA                                        0x024c
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_0_CLKA                                                  0x024d
#define mmRSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_0_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_0_CLKA                                                    0x024e
#define mmRSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_0_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA                                            0x024f
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA                                            0x0250
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA                                              0x0251
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA                                            0x0252
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA                                            0x0253
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA                                              0x0254
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA                                              0x0255
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_1_CLKA                                                  0x0256
#define mmRSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_1_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_1_CLKA                                                    0x0257
#define mmRSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_1_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA                                            0x0258
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA                                            0x0259
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA                                              0x025a
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA                                            0x025b
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA                                            0x025c
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA                                              0x025d
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA                                              0x025e
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA                                               0x036d
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA_BASE_IDX                                      1
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA                                                  0x036e
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA                                                 0x036f
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA                                            0x0370
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA                                                 0x0371
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA0_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA                                                   0x0372
#define mmRSMU_CLKA0_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA0_RSMU_AEB_VALUE_0_CLKA                                                             0x0373
#define mmRSMU_CLKA0_RSMU_AEB_VALUE_0_CLKA_BASE_IDX                                                    1
#define mmRSMU_CLKA0_RSMU_AEB_VALUE_1_CLKA                                                             0x0374
#define mmRSMU_CLKA0_RSMU_AEB_VALUE_1_CLKA_BASE_IDX                                                    1


// addressBlock: clk_rsmu_clka_rsmu_clka1_RsmuMmiopubClkaDec
// base address: 0x9007000
#define mmRSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA                                                          0x0406
#define mmRSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA                                                           0x040d
#define mmRSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA1_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA                                                   0x048a
#define mmRSMU_CLKA1_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA1_RSMU_VF_ENABLE_CLKA                                                               0x048b
#define mmRSMU_CLKA1_RSMU_VF_ENABLE_CLKA_BASE_IDX                                                      1
#define mmRSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA                                                            0x048c
#define mmRSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA_BASE_IDX                                                   1
#define mmRSMU_CLKA1_RSMU_SEC_AXI_MASTER_ENABLE_CLKA                                                   0x048d
#define mmRSMU_CLKA1_RSMU_SEC_AXI_MASTER_ENABLE_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA                                                     0x048e
#define mmRSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA                                                    0x048f
#define mmRSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA1_RSMU_SLAVE_TIMEOUT_VALUE_CLKA                                                     0x0490
#define mmRSMU_CLKA1_RSMU_SLAVE_TIMEOUT_VALUE_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA                                                   0x0491
#define mmRSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA1_RSMU_SLAVE_ERROR_COUNTER_CLKA                                                     0x0492
#define mmRSMU_CLKA1_RSMU_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA                                                         0x0493
#define mmRSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA                                                  0x0494
#define mmRSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CLKA                                                       0x0495
#define mmRSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CLKA_BASE_IDX                                              1
#define mmRSMU_CLKA1_RSMU_RESIDENCY_REF_COUNTER_CLKA                                                   0x0496
#define mmRSMU_CLKA1_RSMU_RESIDENCY_REF_COUNTER_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA1_RSMU_MSMU_FETCH_FUSE_CLKA                                                         0x04be
#define mmRSMU_CLKA1_RSMU_MSMU_FETCH_FUSE_CLKA_BASE_IDX                                                1


// addressBlock: clk_rsmu_clka_rsmu_clka1_RsmuMmioextClkaDec
// base address: 0x9007780
#define mmRSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA                                                   0x05ee
#define mmRSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA                                                        0x05ef
#define mmRSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA                                                   0x05f0
#define mmRSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA                                                   0x05f1
#define mmRSMU_CLKA1_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA_BASE_IDX                                          1


// addressBlock: clk_rsmu_clka_rsmu_clka1_RsmuMmiosecClkaDec
// base address: 0x9007800
#define mmRSMU_CLKA1_RSMU_AEB_LOCK_0_CLKA                                                              0x0600
#define mmRSMU_CLKA1_RSMU_AEB_LOCK_0_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA1_RSMU_AEB_LOCK_1_CLKA                                                              0x0601
#define mmRSMU_CLKA1_RSMU_AEB_LOCK_1_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA1_RSMU_AEB_OVERRIDE_0_CLKA                                                          0x0602
#define mmRSMU_CLKA1_RSMU_AEB_OVERRIDE_0_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA1_RSMU_AEB_OVERRIDE_1_CLKA                                                          0x0603
#define mmRSMU_CLKA1_RSMU_AEB_OVERRIDE_1_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_ENABLE_CLKA                                                         0x0604
#define mmRSMU_CLKA1_RSMU_SEC_INTR_ENABLE_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_TARGET_ADDR_CLKA                                                    0x0605
#define mmRSMU_CLKA1_RSMU_SEC_INTR_TARGET_ADDR_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_CONFIG_CLKA                                                         0x0606
#define mmRSMU_CLKA1_RSMU_SEC_INTR_CONFIG_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_STATUS_CLKA                                                         0x0607
#define mmRSMU_CLKA1_RSMU_SEC_INTR_STATUS_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_PENDING_CLKA                                                        0x0608
#define mmRSMU_CLKA1_RSMU_SEC_INTR_PENDING_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_TYPE_CLKA                                                           0x0609
#define mmRSMU_CLKA1_RSMU_SEC_INTR_TYPE_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA                                                      0x060a
#define mmRSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA_BASE_IDX                                             1
#define mmRSMU_CLKA1_RSMU_SEC_INTR_CLEAR_CLKA                                                          0x060b
#define mmRSMU_CLKA1_RSMU_SEC_INTR_CLEAR_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA                                                0x060c
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA_BASE_IDX                                       1
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA                                             0x0644
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA_BASE_IDX                                    1
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA                                                 0x0645
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0646
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0647
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA                                        0x0648
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x0649
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x064a
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA                                        0x064b
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA                                        0x064c
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_0_CLKA                                                  0x064d
#define mmRSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_0_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_0_CLKA                                                    0x064e
#define mmRSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_0_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA                                            0x064f
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA                                            0x0650
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA                                              0x0651
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA                                            0x0652
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA                                            0x0653
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA                                              0x0654
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA                                              0x0655
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_1_CLKA                                                  0x0656
#define mmRSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_1_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_1_CLKA                                                    0x0657
#define mmRSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_1_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA                                            0x0658
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA                                            0x0659
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA                                              0x065a
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA                                            0x065b
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA                                            0x065c
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA                                              0x065d
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA                                              0x065e
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA                                               0x076d
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA_BASE_IDX                                      1
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA                                                  0x076e
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA                                                 0x076f
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA                                            0x0770
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA                                                 0x0771
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA1_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA                                                   0x0772
#define mmRSMU_CLKA1_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA1_RSMU_AEB_VALUE_0_CLKA                                                             0x0773
#define mmRSMU_CLKA1_RSMU_AEB_VALUE_0_CLKA_BASE_IDX                                                    1
#define mmRSMU_CLKA1_RSMU_AEB_VALUE_1_CLKA                                                             0x0774
#define mmRSMU_CLKA1_RSMU_AEB_VALUE_1_CLKA_BASE_IDX                                                    1


// addressBlock: clk_rsmu_clka_rsmu_clka2_RsmuMmiopubClkaDec
// base address: 0x9008000
#define mmRSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA                                                          0x0806
#define mmRSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA                                                           0x080d
#define mmRSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA2_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA                                                   0x088a
#define mmRSMU_CLKA2_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA2_RSMU_VF_ENABLE_CLKA                                                               0x088b
#define mmRSMU_CLKA2_RSMU_VF_ENABLE_CLKA_BASE_IDX                                                      1
#define mmRSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA                                                            0x088c
#define mmRSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA_BASE_IDX                                                   1
#define mmRSMU_CLKA2_RSMU_SEC_AXI_MASTER_ENABLE_CLKA                                                   0x088d
#define mmRSMU_CLKA2_RSMU_SEC_AXI_MASTER_ENABLE_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA                                                     0x088e
#define mmRSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA                                                    0x088f
#define mmRSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA2_RSMU_SLAVE_TIMEOUT_VALUE_CLKA                                                     0x0890
#define mmRSMU_CLKA2_RSMU_SLAVE_TIMEOUT_VALUE_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA                                                   0x0891
#define mmRSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA2_RSMU_SLAVE_ERROR_COUNTER_CLKA                                                     0x0892
#define mmRSMU_CLKA2_RSMU_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA                                                         0x0893
#define mmRSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA                                                  0x0894
#define mmRSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CLKA                                                       0x0895
#define mmRSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CLKA_BASE_IDX                                              1
#define mmRSMU_CLKA2_RSMU_RESIDENCY_REF_COUNTER_CLKA                                                   0x0896
#define mmRSMU_CLKA2_RSMU_RESIDENCY_REF_COUNTER_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA2_RSMU_MSMU_FETCH_FUSE_CLKA                                                         0x08be
#define mmRSMU_CLKA2_RSMU_MSMU_FETCH_FUSE_CLKA_BASE_IDX                                                1


// addressBlock: clk_rsmu_clka_rsmu_clka2_RsmuMmioextClkaDec
// base address: 0x9008780
#define mmRSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA                                                   0x09ee
#define mmRSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA                                                        0x09ef
#define mmRSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA                                                   0x09f0
#define mmRSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA                                                   0x09f1
#define mmRSMU_CLKA2_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA_BASE_IDX                                          1


// addressBlock: clk_rsmu_clka_rsmu_clka2_RsmuMmiosecClkaDec
// base address: 0x9008800
#define mmRSMU_CLKA2_RSMU_AEB_LOCK_0_CLKA                                                              0x0a00
#define mmRSMU_CLKA2_RSMU_AEB_LOCK_0_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA2_RSMU_AEB_LOCK_1_CLKA                                                              0x0a01
#define mmRSMU_CLKA2_RSMU_AEB_LOCK_1_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA2_RSMU_AEB_OVERRIDE_0_CLKA                                                          0x0a02
#define mmRSMU_CLKA2_RSMU_AEB_OVERRIDE_0_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA2_RSMU_AEB_OVERRIDE_1_CLKA                                                          0x0a03
#define mmRSMU_CLKA2_RSMU_AEB_OVERRIDE_1_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_ENABLE_CLKA                                                         0x0a04
#define mmRSMU_CLKA2_RSMU_SEC_INTR_ENABLE_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_TARGET_ADDR_CLKA                                                    0x0a05
#define mmRSMU_CLKA2_RSMU_SEC_INTR_TARGET_ADDR_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_CONFIG_CLKA                                                         0x0a06
#define mmRSMU_CLKA2_RSMU_SEC_INTR_CONFIG_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_STATUS_CLKA                                                         0x0a07
#define mmRSMU_CLKA2_RSMU_SEC_INTR_STATUS_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_PENDING_CLKA                                                        0x0a08
#define mmRSMU_CLKA2_RSMU_SEC_INTR_PENDING_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_TYPE_CLKA                                                           0x0a09
#define mmRSMU_CLKA2_RSMU_SEC_INTR_TYPE_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA                                                      0x0a0a
#define mmRSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA_BASE_IDX                                             1
#define mmRSMU_CLKA2_RSMU_SEC_INTR_CLEAR_CLKA                                                          0x0a0b
#define mmRSMU_CLKA2_RSMU_SEC_INTR_CLEAR_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA                                                0x0a0c
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA_BASE_IDX                                       1
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA                                             0x0a44
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA_BASE_IDX                                    1
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA                                                 0x0a45
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0a46
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0a47
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA                                        0x0a48
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x0a49
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x0a4a
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA                                        0x0a4b
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA                                        0x0a4c
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_0_CLKA                                                  0x0a4d
#define mmRSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_0_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_0_CLKA                                                    0x0a4e
#define mmRSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_0_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA                                            0x0a4f
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA                                            0x0a50
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA                                              0x0a51
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA                                            0x0a52
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA                                            0x0a53
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA                                              0x0a54
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA                                              0x0a55
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_1_CLKA                                                  0x0a56
#define mmRSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_1_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_1_CLKA                                                    0x0a57
#define mmRSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_1_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA                                            0x0a58
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA                                            0x0a59
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA                                              0x0a5a
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA                                            0x0a5b
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA                                            0x0a5c
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA                                              0x0a5d
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA                                              0x0a5e
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA                                               0x0b6d
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA_BASE_IDX                                      1
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA                                                  0x0b6e
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA                                                 0x0b6f
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA                                            0x0b70
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA                                                 0x0b71
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA2_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA                                                   0x0b72
#define mmRSMU_CLKA2_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA2_RSMU_AEB_VALUE_0_CLKA                                                             0x0b73
#define mmRSMU_CLKA2_RSMU_AEB_VALUE_0_CLKA_BASE_IDX                                                    1
#define mmRSMU_CLKA2_RSMU_AEB_VALUE_1_CLKA                                                             0x0b74
#define mmRSMU_CLKA2_RSMU_AEB_VALUE_1_CLKA_BASE_IDX                                                    1


// addressBlock: clk_rsmu_clka_rsmu_clka3_RsmuMmiopubClkaDec
// base address: 0x9009000
#define mmRSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA                                                          0x0c06
#define mmRSMU_CLKA3_RSMU_MEM_POWER_CTRL_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA                                                           0x0c0d
#define mmRSMU_CLKA3_RSMU_STRAP_CONTROL_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA3_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA                                                   0x0c8a
#define mmRSMU_CLKA3_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA3_RSMU_VF_ENABLE_CLKA                                                               0x0c8b
#define mmRSMU_CLKA3_RSMU_VF_ENABLE_CLKA_BASE_IDX                                                      1
#define mmRSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA                                                            0x0c8c
#define mmRSMU_CLKA3_RSMU_MGCG_CONTROL_CLKA_BASE_IDX                                                   1
#define mmRSMU_CLKA3_RSMU_SEC_AXI_MASTER_ENABLE_CLKA                                                   0x0c8d
#define mmRSMU_CLKA3_RSMU_SEC_AXI_MASTER_ENABLE_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA                                                     0x0c8e
#define mmRSMU_CLKA3_RSMU_AXI_MASTER_QOS_CNTL_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA                                                    0x0c8f
#define mmRSMU_CLKA3_RSMU_MASTER_ERROR_COUNTER_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA3_RSMU_SLAVE_TIMEOUT_VALUE_CLKA                                                     0x0c90
#define mmRSMU_CLKA3_RSMU_SLAVE_TIMEOUT_VALUE_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA3_RSMU_RESET_TIMEOUT_CONTROL_CLKA                                                   0x0c91
#define mmRSMU_CLKA3_RSMU_RESET_TIMEOUT_CONTROL_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA3_RSMU_SLAVE_ERROR_COUNTER_CLKA                                                     0x0c92
#define mmRSMU_CLKA3_RSMU_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA3_RSMU_DBG_MUX_CONTROL_CLKA                                                         0x0c93
#define mmRSMU_CLKA3_RSMU_DBG_MUX_CONTROL_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA                                                  0x0c94
#define mmRSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CNTL_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CLKA                                                       0x0c95
#define mmRSMU_CLKA3_RSMU_RESIDENCY_COUNTER_CLKA_BASE_IDX                                              1
#define mmRSMU_CLKA3_RSMU_RESIDENCY_REF_COUNTER_CLKA                                                   0x0c96
#define mmRSMU_CLKA3_RSMU_RESIDENCY_REF_COUNTER_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA3_RSMU_MSMU_FETCH_FUSE_CLKA                                                         0x0cbe
#define mmRSMU_CLKA3_RSMU_MSMU_FETCH_FUSE_CLKA_BASE_IDX                                                1


// addressBlock: clk_rsmu_clka_rsmu_clka3_RsmuMmioextClkaDec
// base address: 0x9009780
#define mmRSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA                                                   0x0dee
#define mmRSMU_CLKA3_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA3_RSMU_IP_MASTER_STATUS_CLKA                                                        0x0def
#define mmRSMU_CLKA3_RSMU_IP_MASTER_STATUS_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA                                                   0x0df0
#define mmRSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA                                                   0x0df1
#define mmRSMU_CLKA3_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA_BASE_IDX                                          1


// addressBlock: clk_rsmu_clka_rsmu_clka3_RsmuMmiosecClkaDec
// base address: 0x9009800
#define mmRSMU_CLKA3_RSMU_AEB_LOCK_0_CLKA                                                              0x0e00
#define mmRSMU_CLKA3_RSMU_AEB_LOCK_0_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA3_RSMU_AEB_LOCK_1_CLKA                                                              0x0e01
#define mmRSMU_CLKA3_RSMU_AEB_LOCK_1_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA3_RSMU_AEB_OVERRIDE_0_CLKA                                                          0x0e02
#define mmRSMU_CLKA3_RSMU_AEB_OVERRIDE_0_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA3_RSMU_AEB_OVERRIDE_1_CLKA                                                          0x0e03
#define mmRSMU_CLKA3_RSMU_AEB_OVERRIDE_1_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_ENABLE_CLKA                                                         0x0e04
#define mmRSMU_CLKA3_RSMU_SEC_INTR_ENABLE_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_TARGET_ADDR_CLKA                                                    0x0e05
#define mmRSMU_CLKA3_RSMU_SEC_INTR_TARGET_ADDR_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_CONFIG_CLKA                                                         0x0e06
#define mmRSMU_CLKA3_RSMU_SEC_INTR_CONFIG_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_STATUS_CLKA                                                         0x0e07
#define mmRSMU_CLKA3_RSMU_SEC_INTR_STATUS_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_PENDING_CLKA                                                        0x0e08
#define mmRSMU_CLKA3_RSMU_SEC_INTR_PENDING_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_TYPE_CLKA                                                           0x0e09
#define mmRSMU_CLKA3_RSMU_SEC_INTR_TYPE_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_INTERCEPT_CLKA                                                      0x0e0a
#define mmRSMU_CLKA3_RSMU_SEC_INTR_INTERCEPT_CLKA_BASE_IDX                                             1
#define mmRSMU_CLKA3_RSMU_SEC_INTR_CLEAR_CLKA                                                          0x0e0b
#define mmRSMU_CLKA3_RSMU_SEC_INTR_CLEAR_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA                                                0x0e0c
#define mmRSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA_BASE_IDX                                       1
#define mmRSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA                                             0x0e44
#define mmRSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA_BASE_IDX                                    1
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA                                                 0x0e45
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0e46
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x0e47
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA                                        0x0e48
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x0e49
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x0e4a
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA                                        0x0e4b
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA                                        0x0e4c
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_0_CLKA                                                  0x0e4d
#define mmRSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_0_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_0_CLKA                                                    0x0e4e
#define mmRSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_0_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA                                            0x0e4f
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA                                            0x0e50
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA                                              0x0e51
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA                                            0x0e52
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA                                            0x0e53
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA                                              0x0e54
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA                                              0x0e55
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_1_CLKA                                                  0x0e56
#define mmRSMU_CLKA3_RSMU_SEC_START_ADDR_GROUP_1_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_1_CLKA                                                    0x0e57
#define mmRSMU_CLKA3_RSMU_SEC_END_ADDR_GROUP_1_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA                                            0x0e58
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA                                            0x0e59
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA                                              0x0e5a
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA                                            0x0e5b
#define mmRSMU_CLKA3_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA                                            0x0e5c
#define mmRSMU_CLKA3_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA                                              0x0e5d
#define mmRSMU_CLKA3_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA                                              0x0e5e
#define mmRSMU_CLKA3_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA                                               0x0f6d
#define mmRSMU_CLKA3_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA_BASE_IDX                                      1
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA                                                  0x0f6e
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA                                                 0x0f6f
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA                                            0x0f70
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA                                                 0x0f71
#define mmRSMU_CLKA3_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA3_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA                                                   0x0f72
#define mmRSMU_CLKA3_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA3_RSMU_AEB_VALUE_0_CLKA                                                             0x0f73
#define mmRSMU_CLKA3_RSMU_AEB_VALUE_0_CLKA_BASE_IDX                                                    1
#define mmRSMU_CLKA3_RSMU_AEB_VALUE_1_CLKA                                                             0x0f74
#define mmRSMU_CLKA3_RSMU_AEB_VALUE_1_CLKA_BASE_IDX                                                    1


// addressBlock: clk_rsmu_clkb_rsmu_clkb0_RsmuMmiopubClkbDec
// base address: 0x902f000
#define mmRSMU_MEM_POWER_CTRL_CLKB                                                                     0xa406
#define mmRSMU_MEM_POWER_CTRL_CLKB_BASE_IDX                                                            1
#define mmRSMU_STRAP_CONTROL_CLKB                                                                      0xa40d
#define mmRSMU_STRAP_CONTROL_CLKB_BASE_IDX                                                             1
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_CLKB                                                              0xa48a
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_CLKB_BASE_IDX                                                     1
#define mmRSMU_VF_ENABLE_CLKB                                                                          0xa48b
#define mmRSMU_VF_ENABLE_CLKB_BASE_IDX                                                                 1
#define mmRSMU_MGCG_CONTROL_CLKB                                                                       0xa48c
#define mmRSMU_MGCG_CONTROL_CLKB_BASE_IDX                                                              1
#define mmRSMU_SEC_AXI_MASTER_ENABLE_CLKB                                                              0xa48d
#define mmRSMU_SEC_AXI_MASTER_ENABLE_CLKB_BASE_IDX                                                     1
#define mmRSMU_AXI_MASTER_QOS_CNTL_CLKB                                                                0xa48e
#define mmRSMU_AXI_MASTER_QOS_CNTL_CLKB_BASE_IDX                                                       1
#define mmRSMU_MASTER_ERROR_COUNTER_CLKB                                                               0xa48f
#define mmRSMU_MASTER_ERROR_COUNTER_CLKB_BASE_IDX                                                      1
#define mmRSMU_SLAVE_TIMEOUT_VALUE_CLKB                                                                0xa490
#define mmRSMU_SLAVE_TIMEOUT_VALUE_CLKB_BASE_IDX                                                       1
#define mmRSMU_RESET_TIMEOUT_CONTROL_CLKB                                                              0xa491
#define mmRSMU_RESET_TIMEOUT_CONTROL_CLKB_BASE_IDX                                                     1
#define mmRSMU_SLAVE_ERROR_COUNTER_CLKB                                                                0xa492
#define mmRSMU_SLAVE_ERROR_COUNTER_CLKB_BASE_IDX                                                       1
#define mmRSMU_DBG_MUX_CONTROL_CLKB                                                                    0xa493
#define mmRSMU_DBG_MUX_CONTROL_CLKB_BASE_IDX                                                           1
#define mmRSMU_RESIDENCY_COUNTER_CNTL_CLKB                                                             0xa494
#define mmRSMU_RESIDENCY_COUNTER_CNTL_CLKB_BASE_IDX                                                    1
#define mmRSMU_RESIDENCY_COUNTER_CLKB                                                                  0xa495
#define mmRSMU_RESIDENCY_COUNTER_CLKB_BASE_IDX                                                         1
#define mmRSMU_RESIDENCY_REF_COUNTER_CLKB                                                              0xa496
#define mmRSMU_RESIDENCY_REF_COUNTER_CLKB_BASE_IDX                                                     1
#define mmRSMU_MSMU_FETCH_FUSE_CLKB                                                                    0xa4be
#define mmRSMU_MSMU_FETCH_FUSE_CLKB_BASE_IDX                                                           1


// addressBlock: clk_rsmu_clkb_rsmu_clkb0_RsmuMmioextClkbDec
// base address: 0x902f780
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_CLKB                                                              0xa5ee
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_CLKB_BASE_IDX                                                     1
#define mmRSMU_IP_MASTER_STATUS_CLKB                                                                   0xa5ef
#define mmRSMU_IP_MASTER_STATUS_CLKB_BASE_IDX                                                          1
#define mmRSMU_MMIOEXT_SCRATCH_REG_0_CLKB                                                              0xa5f0
#define mmRSMU_MMIOEXT_SCRATCH_REG_0_CLKB_BASE_IDX                                                     1
#define mmRSMU_MMIOEXT_SCRATCH_REG_1_CLKB                                                              0xa5f1
#define mmRSMU_MMIOEXT_SCRATCH_REG_1_CLKB_BASE_IDX                                                     1


// addressBlock: clk_rsmu_clkb_rsmu_clkb0_RsmuMmiosecClkbDec
// base address: 0x902f800
#define mmRSMU_AEB_LOCK_0_CLKB                                                                         0xa600
#define mmRSMU_AEB_LOCK_0_CLKB_BASE_IDX                                                                1
#define mmRSMU_AEB_LOCK_1_CLKB                                                                         0xa601
#define mmRSMU_AEB_LOCK_1_CLKB_BASE_IDX                                                                1
#define mmRSMU_AEB_OVERRIDE_0_CLKB                                                                     0xa602
#define mmRSMU_AEB_OVERRIDE_0_CLKB_BASE_IDX                                                            1
#define mmRSMU_AEB_OVERRIDE_1_CLKB                                                                     0xa603
#define mmRSMU_AEB_OVERRIDE_1_CLKB_BASE_IDX                                                            1
#define mmRSMU_SEC_INTR_ENABLE_CLKB                                                                    0xa604
#define mmRSMU_SEC_INTR_ENABLE_CLKB_BASE_IDX                                                           1
#define mmRSMU_SEC_INTR_TARGET_ADDR_CLKB                                                               0xa605
#define mmRSMU_SEC_INTR_TARGET_ADDR_CLKB_BASE_IDX                                                      1
#define mmRSMU_SEC_INTR_CONFIG_CLKB                                                                    0xa606
#define mmRSMU_SEC_INTR_CONFIG_CLKB_BASE_IDX                                                           1
#define mmRSMU_SEC_INTR_STATUS_CLKB                                                                    0xa607
#define mmRSMU_SEC_INTR_STATUS_CLKB_BASE_IDX                                                           1
#define mmRSMU_SEC_INTR_PENDING_CLKB                                                                   0xa608
#define mmRSMU_SEC_INTR_PENDING_CLKB_BASE_IDX                                                          1
#define mmRSMU_SEC_INTR_TYPE_CLKB                                                                      0xa609
#define mmRSMU_SEC_INTR_TYPE_CLKB_BASE_IDX                                                             1
#define mmRSMU_SEC_INTR_INTERCEPT_CLKB                                                                 0xa60a
#define mmRSMU_SEC_INTR_INTERCEPT_CLKB_BASE_IDX                                                        1
#define mmRSMU_SEC_INTR_CLEAR_CLKB                                                                     0xa60b
#define mmRSMU_SEC_INTR_CLEAR_CLKB_BASE_IDX                                                            1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB                                                           0xa60c
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB_BASE_IDX                                                  1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB                                                        0xa644
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB_BASE_IDX                                               1
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_CLKB                                                            0xa645
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_CLKB_BASE_IDX                                                   1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB                                                 0xa646
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB_BASE_IDX                                        1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB                                                 0xa647
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB_BASE_IDX                                        1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB                                                   0xa648
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB_BASE_IDX                                          1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB                                                 0xa649
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB_BASE_IDX                                        1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB                                                 0xa64a
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB_BASE_IDX                                        1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB                                                   0xa64b
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB_BASE_IDX                                          1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB                                                   0xa64c
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB_BASE_IDX                                          1
#define mmRSMU_SEC_START_ADDR_GROUP_0_CLKB                                                             0xa64d
#define mmRSMU_SEC_START_ADDR_GROUP_0_CLKB_BASE_IDX                                                    1
#define mmRSMU_SEC_END_ADDR_GROUP_0_CLKB                                                               0xa64e
#define mmRSMU_SEC_END_ADDR_GROUP_0_CLKB_BASE_IDX                                                      1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB                                                       0xa64f
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB                                                       0xa650
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB                                                         0xa651
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB_BASE_IDX                                                1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB                                                       0xa652
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB                                                       0xa653
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB                                                         0xa654
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB_BASE_IDX                                                1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB                                                         0xa655
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB_BASE_IDX                                                1
#define mmRSMU_SEC_START_ADDR_GROUP_1_CLKB                                                             0xa656
#define mmRSMU_SEC_START_ADDR_GROUP_1_CLKB_BASE_IDX                                                    1
#define mmRSMU_SEC_END_ADDR_GROUP_1_CLKB                                                               0xa657
#define mmRSMU_SEC_END_ADDR_GROUP_1_CLKB_BASE_IDX                                                      1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKB                                                       0xa658
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKB                                                       0xa659
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB                                                         0xa65a
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKB_BASE_IDX                                                1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKB                                                       0xa65b
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKB                                                       0xa65c
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB                                                         0xa65d
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKB_BASE_IDX                                                1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB                                                         0xa65e
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKB_BASE_IDX                                                1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKB                                                          0xa76d
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKB_BASE_IDX                                                 1
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_CLKB                                                             0xa76e
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_CLKB_BASE_IDX                                                    1
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_CLKB                                                            0xa76f
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_CLKB_BASE_IDX                                                   1
#define mmRSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKB                                                       0xa770
#define mmRSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKB_BASE_IDX                                              1
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB                                                            0xa771
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB_BASE_IDX                                                   1
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_CLKB                                                              0xa772
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_CLKB_BASE_IDX                                                     1
#define mmRSMU_AEB_VALUE_0_CLKB                                                                        0xa773
#define mmRSMU_AEB_VALUE_0_CLKB_BASE_IDX                                                               1
#define mmRSMU_AEB_VALUE_1_CLKB                                                                        0xa774
#define mmRSMU_AEB_VALUE_1_CLKB_BASE_IDX                                                               1


// addressBlock: clk_rsmu_clka_rsmu_clka4_RsmuMmiopubClkaDec
// base address: 0x90b6000
#define mmRSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA                                                          0x2c006
#define mmRSMU_CLKA4_RSMU_MEM_POWER_CTRL_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA                                                           0x2c00d
#define mmRSMU_CLKA4_RSMU_STRAP_CONTROL_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA4_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA                                                   0x2c08a
#define mmRSMU_CLKA4_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA4_RSMU_VF_ENABLE_CLKA                                                               0x2c08b
#define mmRSMU_CLKA4_RSMU_VF_ENABLE_CLKA_BASE_IDX                                                      1
#define mmRSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA                                                            0x2c08c
#define mmRSMU_CLKA4_RSMU_MGCG_CONTROL_CLKA_BASE_IDX                                                   1
#define mmRSMU_CLKA4_RSMU_SEC_AXI_MASTER_ENABLE_CLKA                                                   0x2c08d
#define mmRSMU_CLKA4_RSMU_SEC_AXI_MASTER_ENABLE_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA                                                     0x2c08e
#define mmRSMU_CLKA4_RSMU_AXI_MASTER_QOS_CNTL_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA                                                    0x2c08f
#define mmRSMU_CLKA4_RSMU_MASTER_ERROR_COUNTER_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA4_RSMU_SLAVE_TIMEOUT_VALUE_CLKA                                                     0x2c090
#define mmRSMU_CLKA4_RSMU_SLAVE_TIMEOUT_VALUE_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA4_RSMU_RESET_TIMEOUT_CONTROL_CLKA                                                   0x2c091
#define mmRSMU_CLKA4_RSMU_RESET_TIMEOUT_CONTROL_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA4_RSMU_SLAVE_ERROR_COUNTER_CLKA                                                     0x2c092
#define mmRSMU_CLKA4_RSMU_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA4_RSMU_DBG_MUX_CONTROL_CLKA                                                         0x2c093
#define mmRSMU_CLKA4_RSMU_DBG_MUX_CONTROL_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA                                                  0x2c094
#define mmRSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CNTL_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CLKA                                                       0x2c095
#define mmRSMU_CLKA4_RSMU_RESIDENCY_COUNTER_CLKA_BASE_IDX                                              1
#define mmRSMU_CLKA4_RSMU_RESIDENCY_REF_COUNTER_CLKA                                                   0x2c096
#define mmRSMU_CLKA4_RSMU_RESIDENCY_REF_COUNTER_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA4_RSMU_MSMU_FETCH_FUSE_CLKA                                                         0x2c0be
#define mmRSMU_CLKA4_RSMU_MSMU_FETCH_FUSE_CLKA_BASE_IDX                                                1


// addressBlock: clk_rsmu_clka_rsmu_clka4_RsmuMmioextClkaDec
// base address: 0x90b6780
#define mmRSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA                                                   0x2c1ee
#define mmRSMU_CLKA4_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA4_RSMU_IP_MASTER_STATUS_CLKA                                                        0x2c1ef
#define mmRSMU_CLKA4_RSMU_IP_MASTER_STATUS_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA                                                   0x2c1f0
#define mmRSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA                                                   0x2c1f1
#define mmRSMU_CLKA4_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA_BASE_IDX                                          1


// addressBlock: clk_rsmu_clka_rsmu_clka4_RsmuMmiosecClkaDec
// base address: 0x90b6800
#define mmRSMU_CLKA4_RSMU_AEB_LOCK_0_CLKA                                                              0x2c200
#define mmRSMU_CLKA4_RSMU_AEB_LOCK_0_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA4_RSMU_AEB_LOCK_1_CLKA                                                              0x2c201
#define mmRSMU_CLKA4_RSMU_AEB_LOCK_1_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA4_RSMU_AEB_OVERRIDE_0_CLKA                                                          0x2c202
#define mmRSMU_CLKA4_RSMU_AEB_OVERRIDE_0_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA4_RSMU_AEB_OVERRIDE_1_CLKA                                                          0x2c203
#define mmRSMU_CLKA4_RSMU_AEB_OVERRIDE_1_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_ENABLE_CLKA                                                         0x2c204
#define mmRSMU_CLKA4_RSMU_SEC_INTR_ENABLE_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_TARGET_ADDR_CLKA                                                    0x2c205
#define mmRSMU_CLKA4_RSMU_SEC_INTR_TARGET_ADDR_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_CONFIG_CLKA                                                         0x2c206
#define mmRSMU_CLKA4_RSMU_SEC_INTR_CONFIG_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_STATUS_CLKA                                                         0x2c207
#define mmRSMU_CLKA4_RSMU_SEC_INTR_STATUS_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_PENDING_CLKA                                                        0x2c208
#define mmRSMU_CLKA4_RSMU_SEC_INTR_PENDING_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_TYPE_CLKA                                                           0x2c209
#define mmRSMU_CLKA4_RSMU_SEC_INTR_TYPE_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_INTERCEPT_CLKA                                                      0x2c20a
#define mmRSMU_CLKA4_RSMU_SEC_INTR_INTERCEPT_CLKA_BASE_IDX                                             1
#define mmRSMU_CLKA4_RSMU_SEC_INTR_CLEAR_CLKA                                                          0x2c20b
#define mmRSMU_CLKA4_RSMU_SEC_INTR_CLEAR_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA                                                0x2c20c
#define mmRSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA_BASE_IDX                                       1
#define mmRSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA                                             0x2c244
#define mmRSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA_BASE_IDX                                    1
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA                                                 0x2c245
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x2c246
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x2c247
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA                                        0x2c248
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x2c249
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x2c24a
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA                                        0x2c24b
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA                                        0x2c24c
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_0_CLKA                                                  0x2c24d
#define mmRSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_0_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_0_CLKA                                                    0x2c24e
#define mmRSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_0_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA                                            0x2c24f
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA                                            0x2c250
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA                                              0x2c251
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA                                            0x2c252
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA                                            0x2c253
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA                                              0x2c254
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA                                              0x2c255
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_1_CLKA                                                  0x2c256
#define mmRSMU_CLKA4_RSMU_SEC_START_ADDR_GROUP_1_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_1_CLKA                                                    0x2c257
#define mmRSMU_CLKA4_RSMU_SEC_END_ADDR_GROUP_1_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA                                            0x2c258
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA                                            0x2c259
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA                                              0x2c25a
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA                                            0x2c25b
#define mmRSMU_CLKA4_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA                                            0x2c25c
#define mmRSMU_CLKA4_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA                                              0x2c25d
#define mmRSMU_CLKA4_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA                                              0x2c25e
#define mmRSMU_CLKA4_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA                                               0x2c36d
#define mmRSMU_CLKA4_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA_BASE_IDX                                      1
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA                                                  0x2c36e
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA                                                 0x2c36f
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA                                            0x2c370
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA                                                 0x2c371
#define mmRSMU_CLKA4_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA4_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA                                                   0x2c372
#define mmRSMU_CLKA4_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA4_RSMU_AEB_VALUE_0_CLKA                                                             0x2c373
#define mmRSMU_CLKA4_RSMU_AEB_VALUE_0_CLKA_BASE_IDX                                                    1
#define mmRSMU_CLKA4_RSMU_AEB_VALUE_1_CLKA                                                             0x2c374
#define mmRSMU_CLKA4_RSMU_AEB_VALUE_1_CLKA_BASE_IDX                                                    1


// addressBlock: clk_rsmu_clka_rsmu_clka5_RsmuMmiopubClkaDec
// base address: 0x90b7000
#define mmRSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA                                                          0x2c406
#define mmRSMU_CLKA5_RSMU_MEM_POWER_CTRL_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA                                                           0x2c40d
#define mmRSMU_CLKA5_RSMU_STRAP_CONTROL_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA5_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA                                                   0x2c48a
#define mmRSMU_CLKA5_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA5_RSMU_VF_ENABLE_CLKA                                                               0x2c48b
#define mmRSMU_CLKA5_RSMU_VF_ENABLE_CLKA_BASE_IDX                                                      1
#define mmRSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA                                                            0x2c48c
#define mmRSMU_CLKA5_RSMU_MGCG_CONTROL_CLKA_BASE_IDX                                                   1
#define mmRSMU_CLKA5_RSMU_SEC_AXI_MASTER_ENABLE_CLKA                                                   0x2c48d
#define mmRSMU_CLKA5_RSMU_SEC_AXI_MASTER_ENABLE_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA                                                     0x2c48e
#define mmRSMU_CLKA5_RSMU_AXI_MASTER_QOS_CNTL_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA                                                    0x2c48f
#define mmRSMU_CLKA5_RSMU_MASTER_ERROR_COUNTER_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA5_RSMU_SLAVE_TIMEOUT_VALUE_CLKA                                                     0x2c490
#define mmRSMU_CLKA5_RSMU_SLAVE_TIMEOUT_VALUE_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA5_RSMU_RESET_TIMEOUT_CONTROL_CLKA                                                   0x2c491
#define mmRSMU_CLKA5_RSMU_RESET_TIMEOUT_CONTROL_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA5_RSMU_SLAVE_ERROR_COUNTER_CLKA                                                     0x2c492
#define mmRSMU_CLKA5_RSMU_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA5_RSMU_DBG_MUX_CONTROL_CLKA                                                         0x2c493
#define mmRSMU_CLKA5_RSMU_DBG_MUX_CONTROL_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA                                                  0x2c494
#define mmRSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CNTL_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CLKA                                                       0x2c495
#define mmRSMU_CLKA5_RSMU_RESIDENCY_COUNTER_CLKA_BASE_IDX                                              1
#define mmRSMU_CLKA5_RSMU_RESIDENCY_REF_COUNTER_CLKA                                                   0x2c496
#define mmRSMU_CLKA5_RSMU_RESIDENCY_REF_COUNTER_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA5_RSMU_MSMU_FETCH_FUSE_CLKA                                                         0x2c4be
#define mmRSMU_CLKA5_RSMU_MSMU_FETCH_FUSE_CLKA_BASE_IDX                                                1


// addressBlock: clk_rsmu_clka_rsmu_clka5_RsmuMmioextClkaDec
// base address: 0x90b7780
#define mmRSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA                                                   0x2c5ee
#define mmRSMU_CLKA5_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA5_RSMU_IP_MASTER_STATUS_CLKA                                                        0x2c5ef
#define mmRSMU_CLKA5_RSMU_IP_MASTER_STATUS_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA                                                   0x2c5f0
#define mmRSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA                                                   0x2c5f1
#define mmRSMU_CLKA5_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA_BASE_IDX                                          1


// addressBlock: clk_rsmu_clka_rsmu_clka5_RsmuMmiosecClkaDec
// base address: 0x90b7800
#define mmRSMU_CLKA5_RSMU_AEB_LOCK_0_CLKA                                                              0x2c600
#define mmRSMU_CLKA5_RSMU_AEB_LOCK_0_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA5_RSMU_AEB_LOCK_1_CLKA                                                              0x2c601
#define mmRSMU_CLKA5_RSMU_AEB_LOCK_1_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA5_RSMU_AEB_OVERRIDE_0_CLKA                                                          0x2c602
#define mmRSMU_CLKA5_RSMU_AEB_OVERRIDE_0_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA5_RSMU_AEB_OVERRIDE_1_CLKA                                                          0x2c603
#define mmRSMU_CLKA5_RSMU_AEB_OVERRIDE_1_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_ENABLE_CLKA                                                         0x2c604
#define mmRSMU_CLKA5_RSMU_SEC_INTR_ENABLE_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_TARGET_ADDR_CLKA                                                    0x2c605
#define mmRSMU_CLKA5_RSMU_SEC_INTR_TARGET_ADDR_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_CONFIG_CLKA                                                         0x2c606
#define mmRSMU_CLKA5_RSMU_SEC_INTR_CONFIG_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_STATUS_CLKA                                                         0x2c607
#define mmRSMU_CLKA5_RSMU_SEC_INTR_STATUS_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_PENDING_CLKA                                                        0x2c608
#define mmRSMU_CLKA5_RSMU_SEC_INTR_PENDING_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_TYPE_CLKA                                                           0x2c609
#define mmRSMU_CLKA5_RSMU_SEC_INTR_TYPE_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_INTERCEPT_CLKA                                                      0x2c60a
#define mmRSMU_CLKA5_RSMU_SEC_INTR_INTERCEPT_CLKA_BASE_IDX                                             1
#define mmRSMU_CLKA5_RSMU_SEC_INTR_CLEAR_CLKA                                                          0x2c60b
#define mmRSMU_CLKA5_RSMU_SEC_INTR_CLEAR_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA                                                0x2c60c
#define mmRSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA_BASE_IDX                                       1
#define mmRSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA                                             0x2c644
#define mmRSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA_BASE_IDX                                    1
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA                                                 0x2c645
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x2c646
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x2c647
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA                                        0x2c648
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x2c649
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x2c64a
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA                                        0x2c64b
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA                                        0x2c64c
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_0_CLKA                                                  0x2c64d
#define mmRSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_0_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_0_CLKA                                                    0x2c64e
#define mmRSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_0_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA                                            0x2c64f
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA                                            0x2c650
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA                                              0x2c651
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA                                            0x2c652
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA                                            0x2c653
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA                                              0x2c654
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA                                              0x2c655
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_1_CLKA                                                  0x2c656
#define mmRSMU_CLKA5_RSMU_SEC_START_ADDR_GROUP_1_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_1_CLKA                                                    0x2c657
#define mmRSMU_CLKA5_RSMU_SEC_END_ADDR_GROUP_1_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA                                            0x2c658
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA                                            0x2c659
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA                                              0x2c65a
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA                                            0x2c65b
#define mmRSMU_CLKA5_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA                                            0x2c65c
#define mmRSMU_CLKA5_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA                                              0x2c65d
#define mmRSMU_CLKA5_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA                                              0x2c65e
#define mmRSMU_CLKA5_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA                                               0x2c76d
#define mmRSMU_CLKA5_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA_BASE_IDX                                      1
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA                                                  0x2c76e
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA                                                 0x2c76f
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA                                            0x2c770
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA                                                 0x2c771
#define mmRSMU_CLKA5_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA5_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA                                                   0x2c772
#define mmRSMU_CLKA5_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA5_RSMU_AEB_VALUE_0_CLKA                                                             0x2c773
#define mmRSMU_CLKA5_RSMU_AEB_VALUE_0_CLKA_BASE_IDX                                                    1
#define mmRSMU_CLKA5_RSMU_AEB_VALUE_1_CLKA                                                             0x2c774
#define mmRSMU_CLKA5_RSMU_AEB_VALUE_1_CLKA_BASE_IDX                                                    1


// addressBlock: clk_rsmu_clka_rsmu_clka6_RsmuMmiopubClkaDec
// base address: 0x90b8000
#define mmRSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA                                                          0x2c806
#define mmRSMU_CLKA6_RSMU_MEM_POWER_CTRL_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA                                                           0x2c80d
#define mmRSMU_CLKA6_RSMU_STRAP_CONTROL_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA6_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA                                                   0x2c88a
#define mmRSMU_CLKA6_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA6_RSMU_VF_ENABLE_CLKA                                                               0x2c88b
#define mmRSMU_CLKA6_RSMU_VF_ENABLE_CLKA_BASE_IDX                                                      1
#define mmRSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA                                                            0x2c88c
#define mmRSMU_CLKA6_RSMU_MGCG_CONTROL_CLKA_BASE_IDX                                                   1
#define mmRSMU_CLKA6_RSMU_SEC_AXI_MASTER_ENABLE_CLKA                                                   0x2c88d
#define mmRSMU_CLKA6_RSMU_SEC_AXI_MASTER_ENABLE_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA                                                     0x2c88e
#define mmRSMU_CLKA6_RSMU_AXI_MASTER_QOS_CNTL_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA                                                    0x2c88f
#define mmRSMU_CLKA6_RSMU_MASTER_ERROR_COUNTER_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA6_RSMU_SLAVE_TIMEOUT_VALUE_CLKA                                                     0x2c890
#define mmRSMU_CLKA6_RSMU_SLAVE_TIMEOUT_VALUE_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA6_RSMU_RESET_TIMEOUT_CONTROL_CLKA                                                   0x2c891
#define mmRSMU_CLKA6_RSMU_RESET_TIMEOUT_CONTROL_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA6_RSMU_SLAVE_ERROR_COUNTER_CLKA                                                     0x2c892
#define mmRSMU_CLKA6_RSMU_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                            1
#define mmRSMU_CLKA6_RSMU_DBG_MUX_CONTROL_CLKA                                                         0x2c893
#define mmRSMU_CLKA6_RSMU_DBG_MUX_CONTROL_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA                                                  0x2c894
#define mmRSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CNTL_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CLKA                                                       0x2c895
#define mmRSMU_CLKA6_RSMU_RESIDENCY_COUNTER_CLKA_BASE_IDX                                              1
#define mmRSMU_CLKA6_RSMU_RESIDENCY_REF_COUNTER_CLKA                                                   0x2c896
#define mmRSMU_CLKA6_RSMU_RESIDENCY_REF_COUNTER_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA6_RSMU_MSMU_FETCH_FUSE_CLKA                                                         0x2c8be
#define mmRSMU_CLKA6_RSMU_MSMU_FETCH_FUSE_CLKA_BASE_IDX                                                1


// addressBlock: clk_rsmu_clka_rsmu_clka6_RsmuMmioextClkaDec
// base address: 0x90b8780
#define mmRSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA                                                   0x2c9ee
#define mmRSMU_CLKA6_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA6_RSMU_IP_MASTER_STATUS_CLKA                                                        0x2c9ef
#define mmRSMU_CLKA6_RSMU_IP_MASTER_STATUS_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA                                                   0x2c9f0
#define mmRSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA                                                   0x2c9f1
#define mmRSMU_CLKA6_RSMU_MMIOEXT_SCRATCH_REG_1_CLKA_BASE_IDX                                          1


// addressBlock: clk_rsmu_clka_rsmu_clka6_RsmuMmiosecClkaDec
// base address: 0x90b8800
#define mmRSMU_CLKA6_RSMU_AEB_LOCK_0_CLKA                                                              0x2ca00
#define mmRSMU_CLKA6_RSMU_AEB_LOCK_0_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA6_RSMU_AEB_LOCK_1_CLKA                                                              0x2ca01
#define mmRSMU_CLKA6_RSMU_AEB_LOCK_1_CLKA_BASE_IDX                                                     1
#define mmRSMU_CLKA6_RSMU_AEB_OVERRIDE_0_CLKA                                                          0x2ca02
#define mmRSMU_CLKA6_RSMU_AEB_OVERRIDE_0_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA6_RSMU_AEB_OVERRIDE_1_CLKA                                                          0x2ca03
#define mmRSMU_CLKA6_RSMU_AEB_OVERRIDE_1_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_ENABLE_CLKA                                                         0x2ca04
#define mmRSMU_CLKA6_RSMU_SEC_INTR_ENABLE_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_TARGET_ADDR_CLKA                                                    0x2ca05
#define mmRSMU_CLKA6_RSMU_SEC_INTR_TARGET_ADDR_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_CONFIG_CLKA                                                         0x2ca06
#define mmRSMU_CLKA6_RSMU_SEC_INTR_CONFIG_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_STATUS_CLKA                                                         0x2ca07
#define mmRSMU_CLKA6_RSMU_SEC_INTR_STATUS_CLKA_BASE_IDX                                                1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_PENDING_CLKA                                                        0x2ca08
#define mmRSMU_CLKA6_RSMU_SEC_INTR_PENDING_CLKA_BASE_IDX                                               1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_TYPE_CLKA                                                           0x2ca09
#define mmRSMU_CLKA6_RSMU_SEC_INTR_TYPE_CLKA_BASE_IDX                                                  1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_INTERCEPT_CLKA                                                      0x2ca0a
#define mmRSMU_CLKA6_RSMU_SEC_INTR_INTERCEPT_CLKA_BASE_IDX                                             1
#define mmRSMU_CLKA6_RSMU_SEC_INTR_CLEAR_CLKA                                                          0x2ca0b
#define mmRSMU_CLKA6_RSMU_SEC_INTR_CLEAR_CLKA_BASE_IDX                                                 1
#define mmRSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA                                                0x2ca0c
#define mmRSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA_BASE_IDX                                       1
#define mmRSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA                                             0x2ca44
#define mmRSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA_BASE_IDX                                    1
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA                                                 0x2ca45
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x2ca46
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA                                      0x2ca47
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA                                        0x2ca48
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x2ca49
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA                                      0x2ca4a
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                             1
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA                                        0x2ca4b
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA                                        0x2ca4c
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA_BASE_IDX                               1
#define mmRSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_0_CLKA                                                  0x2ca4d
#define mmRSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_0_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_0_CLKA                                                    0x2ca4e
#define mmRSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_0_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA                                            0x2ca4f
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA                                            0x2ca50
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA                                              0x2ca51
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA                                            0x2ca52
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA                                            0x2ca53
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA                                              0x2ca54
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA                                              0x2ca55
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_1_CLKA                                                  0x2ca56
#define mmRSMU_CLKA6_RSMU_SEC_START_ADDR_GROUP_1_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_1_CLKA                                                    0x2ca57
#define mmRSMU_CLKA6_RSMU_SEC_END_ADDR_GROUP_1_CLKA_BASE_IDX                                           1
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA                                            0x2ca58
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA                                            0x2ca59
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA                                              0x2ca5a
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET0_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA                                            0x2ca5b
#define mmRSMU_CLKA6_RSMU_SEC_INITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA                                            0x2ca5c
#define mmRSMU_CLKA6_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA                                              0x2ca5d
#define mmRSMU_CLKA6_RSMU_SEC_MISC_MASK_SET1_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA                                              0x2ca5e
#define mmRSMU_CLKA6_RSMU_SEC_ACCESS_CONTROL_GROUP_1_CLKA_BASE_IDX                                     1
#define mmRSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA                                               0x2cb6d
#define mmRSMU_CLKA6_RSMU_SEC_MASTER_TRUST_LEVEL_IP_CLKA_BASE_IDX                                      1
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA                                                  0x2cb6e
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA_BASE_IDX                                         1
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA                                                 0x2cb6f
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA                                            0x2cb70
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_CLKA_BASE_IDX                                   1
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA                                                 0x2cb71
#define mmRSMU_CLKA6_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA_BASE_IDX                                        1
#define mmRSMU_CLKA6_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA                                                   0x2cb72
#define mmRSMU_CLKA6_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA_BASE_IDX                                          1
#define mmRSMU_CLKA6_RSMU_AEB_VALUE_0_CLKA                                                             0x2cb73
#define mmRSMU_CLKA6_RSMU_AEB_VALUE_0_CLKA_BASE_IDX                                                    1
#define mmRSMU_CLKA6_RSMU_AEB_VALUE_1_CLKA                                                             0x2cb74
#define mmRSMU_CLKA6_RSMU_AEB_VALUE_1_CLKA_BASE_IDX                                                    1

#define mmCLK1_0_CLK1_CLK0_BYPASS_CNTL                                                                  0x044a
#define mmCLK1_0_CLK1_CLK0_BYPASS_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK1_BYPASS_CNTL                                                                  0x0454
#define mmCLK1_0_CLK1_CLK1_BYPASS_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK2_BYPASS_CNTL                                                                  0x045e
#define mmCLK1_0_CLK1_CLK2_BYPASS_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK3_DS_CNTL                                                                      0x0461
#define mmCLK1_0_CLK1_CLK3_DS_CNTL_BASE_IDX                                                             0
#define mmCLK1_0_CLK1_CLK3_ALLOW_DS                                                                     0x0462
#define mmCLK1_0_CLK1_CLK3_ALLOW_DS_BASE_IDX                                                            0
#define mmCLK1_0_CLK1_CLK3_BYPASS_CNTL                                                                  0x0468
#define mmCLK1_0_CLK1_CLK3_BYPASS_CNTL_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK0_CURRENT_CNT                                                                  0x04a7
#define mmCLK1_0_CLK1_CLK0_CURRENT_CNT_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK1_CURRENT_CNT                                                                  0x04a8
#define mmCLK1_0_CLK1_CLK1_CURRENT_CNT_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK2_CURRENT_CNT                                                                  0x04a9
#define mmCLK1_0_CLK1_CLK2_CURRENT_CNT_BASE_IDX                                                         0
#define mmCLK1_0_CLK1_CLK3_CURRENT_CNT                                                                  0x04aa
#define mmCLK1_0_CLK1_CLK3_CURRENT_CNT_BASE_IDX                                                         0

#endif
