// Seed: 1247977321
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2
    , id_30,
    input wand id_3,
    input wire id_4,
    output wire id_5
    , id_31,
    input tri0 id_6,
    input tri1 id_7
    , id_32,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    output tri0 id_12,
    output wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    input supply1 id_22,
    input tri0 id_23,
    input supply0 id_24,
    input supply1 id_25,
    output wor id_26,
    input tri1 id_27,
    output supply1 id_28
);
  assign id_12 = id_14;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output tri id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    output uwire id_6,
    output uwire id_7,
    input tri id_8,
    input uwire id_9,
    input supply1 id_10
);
  wire id_12;
  and primCall (id_6, id_4, id_9, id_10, id_8);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_8,
      id_9,
      id_5,
      id_4,
      id_9,
      id_1,
      id_8,
      id_9,
      id_10,
      id_5,
      id_7,
      id_10,
      id_3,
      id_3,
      id_8,
      id_8,
      id_10,
      id_10,
      id_9,
      id_4,
      id_10,
      id_8,
      id_10,
      id_1,
      id_9,
      id_6
  );
endmodule
