massiv parallel fault toler comput syntact pattern gener capabl reliabl comput linear cellular array investig term syntact pattern recognit consid defect process element defect commun link particular process element cell assum behav follow depend result selfdiagnosi store work state local becom visibl neighbor defect cell modifi inform abl transmit unchang unit speed cell link failur abl receiv inform via one link adjac cell moreov static dynam defect distinguishedit shown fault toler realtim recognit capabl twoway array static defect characteriz intact oneway array oneway array fault toler per se array dynam defect prove failur compens long number adjac defect cell boundedin case array link failur shown set pattern reliabl recogniz strictli set intact oneway intact twoway array b introduct nowaday becom possibl build massiv parallel comput system consist hundr thousand process element singl compon subject failur probabl misoper loss function whole system increas number element von neumann 19 rst state problem build reliabl system unreli compon biolog system may serv good exampl due necess function normal even case certain failur compon natur develop mechan invalid error word work sens fault toler error detect correct compon global whole system subject failur therefor fault toler design featur singl element model massiv parallel homogen structur comput cellular array devic interconnect parallel act nite state machin studi variou point view 4 5 reliabl array construct assumpt cell link time step fail constant probabl moreov failur incapacit cell perman violat rule oper step occur constraint cell link fail ie process inform still abl transmit unchang unit speed fault toler comput investig eg 6 14 encod establish allow correct socal ksepar misoper 9 10 17 20 famou ring squad synchron problem consid defect cellular array term interact automata nonuniform delay 7 11 synchron network main object either interest gener comput term pattern recognit gener capabl reliabl comput consid sinc cellular array intens investig languag theoret point view pattern recognit languag accept establish connect known result thu inher possibl compar fault toler capabl non fault toler one sequel distinguish three dierent type defect static defect main object section 3 assum cell selfdiagnosi circuit run actual comput result store local cell subsequ new defect may occur otherwis whole comput would becom invalid defect cell modifi inform abl transmit unit speed otherwis parallel comput would broken two non interact part therefor would becom imposs section 4 defect gener cellular array dynam defect may happen cell becom defect time formal correspond array includ also possibl repair cell dynam remain section concern anoth natur type defect cell caus misoper commun link assum defect cell abl receiv inform via one link adjac cell correspond model introduc section 5 detail section 6 shown realtim array link failur abl reliabl recogn wider rang set pattern intact oneway array order prove result auxiliari algorithm subroutin given section 7 conclud investig show devic link failur strictli weaker twoway array henc link failur compens gener hand decreas comput power one oneway array follow section dene basic notion recal underli intact cellular array mode pattern recognit preliminari denot integ z posit integ f1 2 g n set n f0g n 0 x 1 x denot cartesian product set use notion x altern use inclus inclus strict let set function denot ifold composit f f twoway resp oneway cellular array linear array ident nite state machin sometim call cell connect nearest neighbor resp nearest neighbor right array bound cell distinguish socal boundari state conveni identifi cell posit integ state transit depend current state cell current state neighbor transit function appli cell synchron discret time step formal denit 1 twoway cellular array ca system hs ai 1 nite nonempti set cell state 2 boundari state 3 set input symbol local transit function ow inform restrict oneway ie right left result devic oneway cellular array oca local transit function map fg 2 congur cellular array time 0 descript global state actual map c data cellular array oper pattern built input symbol sinc studi onedimension array input data nite string word set string length n built symbol set denot n set nite string denot empti string revers string w w r length write jwj set dene n fg sequel interest subset string recogniz cellular array order establish connect formal languag theori call subset formal languag moreov set l l 0 consid equal dier empti word ie l n prepar describ comput oca oper start socal initi congur c 0w time 0 symbol input string fed one cell c 0w comput oca step sequenc congur wherebi successor congur comput accord global transit function congur successor congur follow c t1 c t1 ca c t1 oca thu induc input string w recogn oca time cours comput leftmost cell enter nal state set nal state f denit oca f set nal state 1 input w 2 recogn time step congur c 2 recogn w time stepg set string languag recogn 3 map recogn w 2 lm within tjwj time step said time complex famili set recogniz ca oca time complex denot l ca l oca equal ident function recognit said realtim equal k id arbitrari ration number k 1 recognit carri lineartim correspondingli write l rt oca l lt oca sequel use correspond notat type recogn go explor gener recognit capabl ca contain defect cell defect sens static 17 assum cell selfdiagnosi circuit run actual comput result diagnosi store special regist cell intact cell detect defect neighbor moreov static part assum actual comput new defect may occur otherwis whole comput would becom invalid eect defect cell reason requir defect cell modifi inform hand must abl transmit inform order avoid parallel comput broken two interact line thu imposs speed inform transmiss one cell per time step anoth point view devic dene transmiss delay everi two adjac cell allow nonuniform delay 7 11 number defect cell two intact one determin correspond delay sinc selfdiagnosi run actual comput may assum defect cell fetch input symbol nevertheless realtim minim possibl time need nontrivi comput consequ dene number cell array order obtain comput result requir leftmost cell defect later omit assumpt formal denot ca static defect sdca correspond languag famili l sdca consid gener realtim recognit capabl sdca best case trivial occur cell intact capabl ca hand fault toler comput concern worst case respect assumpt model next two result show case capabl character intact oca follow bidirection inform ow get lost theorem 3 set fault toler realtim recogniz sdca realtim recogniz oca proof let sdca let k 2 n arbitrari posit integ set number cell 1 map f ng assum cell posit fi 1 k intact one cell defect cf figur 1 cell fi fi fi fi defect one realtim comput state cell fi time 2 uenc overal comput result state would reach leftmost 1 2 1 3 2 1 0 4 3 2 1 5 4 3 2 1 0 b 5 b 4 b 3 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 b 7 8 7 6 5 4 3 2 1 9 8 7 6 5 4 3 9 8 7 6 5 9 8 7 12 11 10 9 13 12 11 14 13 15 figur 1 oneway inform ow sdca cell anoth fi step give arriv time greater realtim convers cell fi comput state time independ state intact neighbor left nearest intact neighbor left cell fi1 2 1 defect cell shown inform ow oneway compar oca cell perform state chang remain show lead stronger capabl let intact cell long oper independ intact neighbor run state cycl provid adjac defect region long enough let cycl one alway enlarg length defect region correspond j therefor isol comput cell run complet cycl obvious behavior simul cell oca sinc cycl length bound number state 2 order obtain character realtim sdca realtim oca need convers theorem 3 theorem 4 set realtim recogniz oca fault toler realtim recogniz sdca proof idea simul depict figur 2 cell sdca simul given oca wait rst inform right intact neighbor wait period signal left intact neighbor signal label inform lead wait period left intact neighbor intact cell perform simul step receiv nonwait signal follow cell send exactli mani wait signal left defect cell locat right therefor leftmost cell need exactli one simul step intact cell one wait step defect cell thu comput result realtim 2 0 0 0 0 0 0 0 0 1 1 1 2 3 4 figur 2 oca simul sdca follow corollari formal character corollari 5 l rt previou result follow interest fact oca per se fault toler addit defect cell decreas recognit capabl corollari 6 l rt often use exampl string set recogniz certain devic exampl 7 neither set duplic string fww set string whose length power 2 fw fault toler realtim recogniz sdca shown 13 resp 15 belong famili previou result impli anoth natur question possibl regain recognit power twoway ca fault toler sdca comput increas comput time much addit time would necessari 3 18 shown oca simul realtim comput twice realtim input word revers open problem whether l rt ca close revers nevertheless piec good news one addit time step intact cell necessari order regain comput power fault toler manner theorem 8 set recogniz oca twice realtim thu revers ca realtim fault toler recogniz sdca realtimem denot number intact cell proof let l set recogniz oca twice realtim denot length input word n let us consid situat proof theorem 4 realtim correspond sdca simul n step correspond oca due previou delay delay intact cell necessari thu next n step oca simul n step sdca either sinc number intact cell exactli n part follow let l set recogniz sdca time realtimem follow idea proof theorem 3 distanc two intact cell enlarg number intact cell right left distanc cell enlarg least 2 1 1 order prevent addit ow inform 2 one assumpt model intact leftmost cell due corollari 5 omit requir overal comput result indic leftmost intact cell oneway array oper per se independ defect left neighbor follow cellular array dynam defect ddca introduc dynam defect seen gener static defect becom possibl cell fail time comput afterward behav case static defect order dene ddca formal help suppos state defect cell pair state intact one one compon repres inform transmit left one inform transmit right formal obtain type indic cell defect free defect cell alway state 2 intact one state possibl failur impli weak kind nondetermin local transit function denit 9 twoway cellular array dynam defect ddca system hs ai 1 nite nonempti set cell state satis 2 boundari state 3 set input symbol sg local transit function satis cell work ne local transit function map state otherwis map pair 2 indic cell defect denit includ possibl repair cell comput case would map pair state note nondetermin real comput determin sinc failur repair cell sens control outsid world assum initi cell intact static case leftmost cell remain intact sequel call adjac subarray defect cell defect region next result show dynam defect compens long length defect region bound theorem 10 set realtim recogniz ca realtim recogniz ddca length defect region bound k 2 n 0 proof assum moment length defect region exactli k ddca simul given ca hs ai state set gener idea proof depict figur 3 long cell detect defect neighbor store state neighbor state addit regist shown gure time state cell might follow center assum right neighbor cell becom defect due assumpt know must exist defect region length k right cell next k time step cell store receiv state comput miss state regist content shown figur 3 subsequ state might follow z center 0 1 0 0 c e c e t1 c c t1 e c e e t1 t1 t2 c t2 c t3 t3 e t2 t3 c t4 figur 3 compens cell receiv state intact cell time abl comput necessari intermedi state regist content crucial point length defect region xed k due assumpt cell know receiv valid state next intact neighbor ik1 k 1 relax assumpt requir length k cell follow extens simul cell equip modulo k counter sinc current valu counter part cell state also part transmit inform cell store receiv inform addit regist store also receiv counter valu decid whether receiv valid state next intact neighbor compar receiv counter valu latest store counter valu equal receiv inform defect cell otherwis valid cell use addit regist new failur subsequ time step detect method receiv counter valu equal latest store counter valu addit cell becom defect case cell use correspondingli addit regist order compens new defect remain explain happen two defect region joint failur singl connect intact cell use transmit content main regist actual whole state ie regist content transmit case question next intact cell left right joint defect region addit regist desir 2 corollari 11 set realtim recogniz oca realtim recogniz ddoca length defect region bound k 2 n 0 order provid evid gener fault toler ddca comput relax assumpt bound defect region length concern worst case hardest scenario follow initi cell intact thu fetch input symbol rst time step leftmost cell fail needless say leftmost cell becom also defect nobodi would expect reason comput result easi see case recognit capabl ddca singl cell nite state machin see figur 4 lemma 12 set fault toler recogniz ddca recogniz nite state machin thu regular corollari 13 set fault toler recogniz ddoca recogniz nite state machin thu regular 5 devic link failur section 3 shown ca defect cell case larg adjac defect region bidirect inform ow get lost mean fault toler comput capabl twoway array oneway array observ give rise investig cellular array defect link order explor correspond gener 1 5 g 0 6 7 8 figur 4 worst case ddca comput reliabl recognit capabl take closer look devic question assum cell selfdiagnosi circuit link run actual comput result diagnosi indic state cell intact cell detect defect neighbor eect defect link suppos two adjac cell interconnect two unidirect link one link inform transmit right left one left right link fail parallel comput would broken two interact line thu would imposs therefor reason requir least one link two cell fail suppos moment exist cell due link failur receiv inform right neighbor would impli overal comput result indic leftmost cell obtain regard input data right defect cell reliabl comput would trivial order avoid problem extend hardwar cell detect right left link failur abl revers direct intact link therebi alway concern defect link transmit inform left right anoth point view devic cell twoway array behav like cell oneway array sometim sequel call ocacel result selfdiagnosi indic state cell therefor partit state set denit 14 cellular array defect link moca system partit nite nonempti set cell state satisfi 2 boundari state 3 set input symbol 4 2 n 0 upper bound number link failur 5 local transit function intact cell local transit function defect cell reliabl recognit process comput correct result distribut defect link advanc cours known link fail therefor moca set admiss start congur follow input string congur c 0w admiss start congur moca exist set ng defect cell jdj c 0w ng n c 0w clear understand dene global transit function moca follow let c 0 congur moca defect cell successor congur follow c t1 c t1 c t1 c t1 c t1 c t1 due denit comput start set remain xed meet requir model follow go answer follow question link failur reduc recognit power intact ca possibl compens defect modic transit function shown ca defect cell moca recogn wider rang string set intact oca 6 moca better oca inclus l rt oca l rt moca l rt ca follow immedi denit aim prove inclus strict 61 subroutin order prove realtim moca power realtim oca need result concern ca oca later serv subroutin gener construct 611 time constructor strictli increas map f n n said time construct exist ca arbitrari initi congur leftmost cell enter nal state time step fj 1 j n correspond ca call time constructor f therefor abl distinguish time step fj follow lemma shown 1 lemma 15 map proof idea proof depict figur 5 initi time leftmost cell ca send signal speed 13 right next time step second signal establish run speed 1 bounc slow signal left border cell leftmost cell enter nal state everi time step receiv fast signal correct construct easili seen induct 2 figur 5 time constructor 2 n gener investig time construct function found eg 12 2 especi exist time constructor 2 n work area n cell actual need time constructor map 2 2 n fortun 12 closur function composit shown corollari 16 map exist correspond time constructor work area 2 n cell 612 binari ocacount need set adjac cell oca binari counter actual interest valu counter time step ow due inform ow rightmost cell counter contain least signic bit assum cell identifi order realiz simpl counter everi cell three regist cf figur 6 third one work modulo 2 second one signal carryov left neighbor rst one indic whether correspond cell gener carryov 0 one carryov 1 one carryov 2 whole counter test leftmov signal travel counter rst regist contain 0 addit carryov regist leftmost cell contain 1 recogn desir time step observ need second carryov regist order check counter produc ow rst time figur binari ocacount figur 7 binari cashiftright counter 613 binari cashiftright counter type counter need twoway inform ow set singl leftmost cell ca sinc requir least signic bit rightmost bit counter extend counter everi time produc ow principl depict figur 7 cell two regist one correspond digit one indic carryov due twoway inform ow leftmost cell identifi everi time gener carryov counter extend purpos leftmost cell simul addit cell left appropri fact signal right neighbor need extend counter one cell right neighbor react simul addit old process leftmost cell comput new signic bit arriv extens signal rightmost cell counter extens physic perform rst cell right count cell comput least signic bit obvious check leftmov signal whether counter repres power 2 62 proof strict inclus prepar prove main result section let set string l dene follow easi part show l belong l rt oca lemma proof 8 shown map f properti lim set string fb n fn j n 2 ng belong l rt oca appli result l obtain lim therefor remain show l realtim recogniz moca theorem proof follow realtim 1oca recogn l construct input data b n concern three possibl posit uniqu defect cell 1 posit within bcell 2 posit within leftmost 2 n acel 3 posit right hand side 2 n th acel begin comput start follow task parallel track uniqu defect cell establish time constructor 1 acel leftmost acel establish anoth time constructor addit binari shiftright counter c 1 count number rightmost bcell start binari ocacount c 2 nalli rightmost acel send stop signal speed 1 left accord three posit follow three process superimpos case 3 cf figur 8 shiftright counter increas 1 everi time step stop signal arriv ow caus increment 1 counter c 2 let time step stop signal arriv shiftright counter c 1 let l number digit c 1 next l time step signal travel counter test whether valu power 2 subsequ signal test anoth n time step whether valu binari counter c 2 exactli 2 n l 2 n follow test success input accept input string form b n l 2 l thu belong l oca b b overflow figur 8 exampl case 3 case 2 cf figur 9 case space bs defect cell small set appropri counter shown case 3 second binari counter c 3 within bcell use increas 1 everi time step receiv signal defect cell thu contain number cell bcell defect cell valu x conserv addit track moreov everi time step time constructor 1 mark defect cell nal signal sent bcell caus reset counter valu x copi conserv valu back counter track reset counter increas 1 everi time step reset signal also mark unmark bcell input accept exactli arriv stop signal leftmost oca b b overflow f f f f f f f overflow figur 9 exampl case 2 cell counter ow rst time bcell mark let last mark 1 happen time r 2 n correspond leftmov signal arriv time 2 2 r x bcell reset counter c 3 x stop signal arriv time 2 2 r n counter valu x sinc counter produc ow hold moreov sinc 1 sent exactli r mark signal bcell mark follow therefor stop signal arriv rightmost bcell time 2 2 r input belong l case 1 sinc binari counter 3 within bcell ocacount work ne even defect cell locat within bcell case 1 straightforward adapt case 2 2 use instead 1 2 corollari 19 l rt oca l rt 1oca result gener devic bound number defect cell follow theorem 20 let 2 n constant l 2 l rt moca proof defect cell locat within bcell within rst within last 2 2 n acel proof follow three case proof theorem 18 otherwis concern two case case 4 leftmost defect acel within rst 1 acel standard compress techniqu simul cell one construct case 3 proof theorem solv case case 5 leftmost defect acel within rst 1 acel order adapt case 2 previou proof due corollari 16 may assum time constructor 2 n work n cell standard compress techniqu obtain 1 cell accord assumpt defect cell within rst 2 n cell two defect cell distanc 1 cell allow us use compress time constructor area remain construct shown case 2 begin comput know area possibl area relat one order determin start time constructor defect cell abl choos correct track success comput set recogn one time constructor recogn input 2 corollari constant l rt oca l rt moca 7 ca better moca order complet comparison prove comput power realtim moca strictli weaker ca purpos adapt method develop 16 prove certain string set belong l rt oca basic idea 16 dene equival relat string set bound number distinguish equival class realtim oca comput oca xy two string w w dene mxi equival x 2 x 2 leftmost state congur jwj equal cf figur 10 oca figur 10 principl bound realtim equival class observ essenti point upper bound equival class due fact input sequenc x comput unrel therefor assum cell obtain rst symbol w resp w 0 input defect adapt result 16 1oca immedi corollari constant corollari final follow constant 2 n r relat massiv parallel array fault toler cellular automata synchron nonuniform network pushdown cellular automata minim time synchron restrict defect cellular automata synchron line signal one dimension cellular automata fault toler cellular space languag recognit synchron cellular au tomata languag recogniz real time oneway cellular automata faulttoler scheme optimumtim ring squad synchro nizat determinist oneway simul twoway realtim cellular automata relat problem probabilist logic synthesi reliabl organ unreli compon tr realtim cellular automata trelli automata reliabl comput cellular automata simpl threedimension realtim reliabl cellular array minim time synchron restrict defect cellular automata synchron nonuniform network finit automata languag recogniz real time oneway cellular automata relat massiv parallel array pushdown cellular automata signal onedimension cellular automata realtim languag recognit oneway twoway cellular automata