#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20a1780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20a1910 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20922d0 .functor NOT 1, L_0x2104ae0, C4<0>, C4<0>, C4<0>;
L_0x21048c0 .functor XOR 2, L_0x2104780, L_0x2104820, C4<00>, C4<00>;
L_0x21049d0 .functor XOR 2, L_0x21048c0, L_0x2104930, C4<00>, C4<00>;
v0x20fad30_0 .net *"_ivl_10", 1 0, L_0x2104930;  1 drivers
v0x20fae30_0 .net *"_ivl_12", 1 0, L_0x21049d0;  1 drivers
v0x20faf10_0 .net *"_ivl_2", 1 0, L_0x20febf0;  1 drivers
v0x20fafd0_0 .net *"_ivl_4", 1 0, L_0x2104780;  1 drivers
v0x20fb0b0_0 .net *"_ivl_6", 1 0, L_0x2104820;  1 drivers
v0x20fb1e0_0 .net *"_ivl_8", 1 0, L_0x21048c0;  1 drivers
v0x20fb2c0_0 .net "a", 0 0, v0x20f4b90_0;  1 drivers
v0x20fb360_0 .net "b", 0 0, v0x20f4c30_0;  1 drivers
v0x20fb400_0 .net "c", 0 0, v0x20f4cd0_0;  1 drivers
v0x20fb4a0_0 .var "clk", 0 0;
v0x20fb540_0 .net "d", 0 0, v0x20f4e10_0;  1 drivers
v0x20fb5e0_0 .net "out_pos_dut", 0 0, L_0x2104620;  1 drivers
v0x20fb680_0 .net "out_pos_ref", 0 0, L_0x20fcbb0;  1 drivers
v0x20fb720_0 .net "out_sop_dut", 0 0, L_0x20fe680;  1 drivers
v0x20fb7c0_0 .net "out_sop_ref", 0 0, L_0x20cf340;  1 drivers
v0x20fb860_0 .var/2u "stats1", 223 0;
v0x20fb900_0 .var/2u "strobe", 0 0;
v0x20fb9a0_0 .net "tb_match", 0 0, L_0x2104ae0;  1 drivers
v0x20fba70_0 .net "tb_mismatch", 0 0, L_0x20922d0;  1 drivers
v0x20fbb10_0 .net "wavedrom_enable", 0 0, v0x20f50e0_0;  1 drivers
v0x20fbbe0_0 .net "wavedrom_title", 511 0, v0x20f5180_0;  1 drivers
L_0x20febf0 .concat [ 1 1 0 0], L_0x20fcbb0, L_0x20cf340;
L_0x2104780 .concat [ 1 1 0 0], L_0x20fcbb0, L_0x20cf340;
L_0x2104820 .concat [ 1 1 0 0], L_0x2104620, L_0x20fe680;
L_0x2104930 .concat [ 1 1 0 0], L_0x20fcbb0, L_0x20cf340;
L_0x2104ae0 .cmp/eeq 2, L_0x20febf0, L_0x21049d0;
S_0x20a1aa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20a1910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20926b0 .functor AND 1, v0x20f4cd0_0, v0x20f4e10_0, C4<1>, C4<1>;
L_0x2092a90 .functor NOT 1, v0x20f4b90_0, C4<0>, C4<0>, C4<0>;
L_0x2092e70 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x20930f0 .functor AND 1, L_0x2092a90, L_0x2092e70, C4<1>, C4<1>;
L_0x20ac420 .functor AND 1, L_0x20930f0, v0x20f4cd0_0, C4<1>, C4<1>;
L_0x20cf340 .functor OR 1, L_0x20926b0, L_0x20ac420, C4<0>, C4<0>;
L_0x20fc030 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x20fc0a0 .functor OR 1, L_0x20fc030, v0x20f4e10_0, C4<0>, C4<0>;
L_0x20fc1b0 .functor AND 1, v0x20f4cd0_0, L_0x20fc0a0, C4<1>, C4<1>;
L_0x20fc270 .functor NOT 1, v0x20f4b90_0, C4<0>, C4<0>, C4<0>;
L_0x20fc340 .functor OR 1, L_0x20fc270, v0x20f4c30_0, C4<0>, C4<0>;
L_0x20fc3b0 .functor AND 1, L_0x20fc1b0, L_0x20fc340, C4<1>, C4<1>;
L_0x20fc530 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x20fc5a0 .functor OR 1, L_0x20fc530, v0x20f4e10_0, C4<0>, C4<0>;
L_0x20fc4c0 .functor AND 1, v0x20f4cd0_0, L_0x20fc5a0, C4<1>, C4<1>;
L_0x20fc730 .functor NOT 1, v0x20f4b90_0, C4<0>, C4<0>, C4<0>;
L_0x20fc830 .functor OR 1, L_0x20fc730, v0x20f4e10_0, C4<0>, C4<0>;
L_0x20fc8f0 .functor AND 1, L_0x20fc4c0, L_0x20fc830, C4<1>, C4<1>;
L_0x20fcaa0 .functor XNOR 1, L_0x20fc3b0, L_0x20fc8f0, C4<0>, C4<0>;
v0x2091c00_0 .net *"_ivl_0", 0 0, L_0x20926b0;  1 drivers
v0x2092000_0 .net *"_ivl_12", 0 0, L_0x20fc030;  1 drivers
v0x20923e0_0 .net *"_ivl_14", 0 0, L_0x20fc0a0;  1 drivers
v0x20927c0_0 .net *"_ivl_16", 0 0, L_0x20fc1b0;  1 drivers
v0x2092ba0_0 .net *"_ivl_18", 0 0, L_0x20fc270;  1 drivers
v0x2092f80_0 .net *"_ivl_2", 0 0, L_0x2092a90;  1 drivers
v0x2093200_0 .net *"_ivl_20", 0 0, L_0x20fc340;  1 drivers
v0x20f3100_0 .net *"_ivl_24", 0 0, L_0x20fc530;  1 drivers
v0x20f31e0_0 .net *"_ivl_26", 0 0, L_0x20fc5a0;  1 drivers
v0x20f32c0_0 .net *"_ivl_28", 0 0, L_0x20fc4c0;  1 drivers
v0x20f33a0_0 .net *"_ivl_30", 0 0, L_0x20fc730;  1 drivers
v0x20f3480_0 .net *"_ivl_32", 0 0, L_0x20fc830;  1 drivers
v0x20f3560_0 .net *"_ivl_36", 0 0, L_0x20fcaa0;  1 drivers
L_0x7fe23cf55018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20f3620_0 .net *"_ivl_38", 0 0, L_0x7fe23cf55018;  1 drivers
v0x20f3700_0 .net *"_ivl_4", 0 0, L_0x2092e70;  1 drivers
v0x20f37e0_0 .net *"_ivl_6", 0 0, L_0x20930f0;  1 drivers
v0x20f38c0_0 .net *"_ivl_8", 0 0, L_0x20ac420;  1 drivers
v0x20f39a0_0 .net "a", 0 0, v0x20f4b90_0;  alias, 1 drivers
v0x20f3a60_0 .net "b", 0 0, v0x20f4c30_0;  alias, 1 drivers
v0x20f3b20_0 .net "c", 0 0, v0x20f4cd0_0;  alias, 1 drivers
v0x20f3be0_0 .net "d", 0 0, v0x20f4e10_0;  alias, 1 drivers
v0x20f3ca0_0 .net "out_pos", 0 0, L_0x20fcbb0;  alias, 1 drivers
v0x20f3d60_0 .net "out_sop", 0 0, L_0x20cf340;  alias, 1 drivers
v0x20f3e20_0 .net "pos0", 0 0, L_0x20fc3b0;  1 drivers
v0x20f3ee0_0 .net "pos1", 0 0, L_0x20fc8f0;  1 drivers
L_0x20fcbb0 .functor MUXZ 1, L_0x7fe23cf55018, L_0x20fc3b0, L_0x20fcaa0, C4<>;
S_0x20f4060 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20a1910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20f4b90_0 .var "a", 0 0;
v0x20f4c30_0 .var "b", 0 0;
v0x20f4cd0_0 .var "c", 0 0;
v0x20f4d70_0 .net "clk", 0 0, v0x20fb4a0_0;  1 drivers
v0x20f4e10_0 .var "d", 0 0;
v0x20f4f00_0 .var/2u "fail", 0 0;
v0x20f4fa0_0 .var/2u "fail1", 0 0;
v0x20f5040_0 .net "tb_match", 0 0, L_0x2104ae0;  alias, 1 drivers
v0x20f50e0_0 .var "wavedrom_enable", 0 0;
v0x20f5180_0 .var "wavedrom_title", 511 0;
E_0x20a00f0/0 .event negedge, v0x20f4d70_0;
E_0x20a00f0/1 .event posedge, v0x20f4d70_0;
E_0x20a00f0 .event/or E_0x20a00f0/0, E_0x20a00f0/1;
S_0x20f4390 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20f4060;
 .timescale -12 -12;
v0x20f45d0_0 .var/2s "i", 31 0;
E_0x209ff90 .event posedge, v0x20f4d70_0;
S_0x20f46d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20f4060;
 .timescale -12 -12;
v0x20f48d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20f49b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20f4060;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20f5360 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20a1910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20fcf10 .functor AND 1, v0x20f4b90_0, L_0x20fcd60, C4<1>, C4<1>;
L_0x20fd1a0 .functor AND 1, L_0x20fcf10, L_0x20fcff0, C4<1>, C4<1>;
L_0x20fd460 .functor AND 1, L_0x20fd1a0, L_0x20fd2b0, C4<1>, C4<1>;
L_0x20fd7f0 .functor AND 1, L_0x20fd570, L_0x20fd750, C4<1>, C4<1>;
L_0x20fda10 .functor AND 1, L_0x20fd7f0, L_0x20fd930, C4<1>, C4<1>;
L_0x20fdb20 .functor AND 1, L_0x20fda10, v0x20f4e10_0, C4<1>, C4<1>;
L_0x20fdc20 .functor OR 1, L_0x20fd460, L_0x20fdb20, C4<0>, C4<0>;
L_0x20fdec0 .functor AND 1, L_0x20fdd30, L_0x20fddd0, C4<1>, C4<1>;
L_0x20fe0c0 .functor AND 1, L_0x20fdec0, L_0x20fe020, C4<1>, C4<1>;
L_0x20fe2d0 .functor AND 1, L_0x20fe0c0, L_0x20fe1d0, C4<1>, C4<1>;
L_0x20fe490 .functor AND 1, L_0x20fe3f0, v0x20f4e10_0, C4<1>, C4<1>;
L_0x20fe500 .functor AND 1, L_0x20fe2d0, L_0x20fe490, C4<1>, C4<1>;
L_0x20fe680 .functor OR 1, L_0x20fdc20, L_0x20fe500, C4<0>, C4<0>;
L_0x20fe7e0 .functor NOT 1, v0x20f4b90_0, C4<0>, C4<0>, C4<0>;
L_0x20fe610 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x20fe8d0 .functor AND 1, L_0x20fe7e0, L_0x20fe610, C4<1>, C4<1>;
L_0x20fea70 .functor NOT 1, v0x20f4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x20feae0 .functor AND 1, L_0x20fe8d0, L_0x20fea70, C4<1>, C4<1>;
L_0x20fec90 .functor NOT 1, v0x20f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x20fed00 .functor AND 1, L_0x20feae0, L_0x20fec90, C4<1>, C4<1>;
L_0x20feec0 .functor NOT 1, v0x20f4b90_0, C4<0>, C4<0>, C4<0>;
L_0x20fef30 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x20ff060 .functor AND 1, L_0x20feec0, L_0x20fef30, C4<1>, C4<1>;
L_0x20ff170 .functor NOT 1, v0x20f4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x20ff2b0 .functor AND 1, L_0x20ff060, L_0x20ff170, C4<1>, C4<1>;
L_0x20ff3c0 .functor AND 1, L_0x20ff2b0, v0x20f4e10_0, C4<1>, C4<1>;
L_0x20ff560 .functor OR 1, L_0x20fed00, L_0x20ff3c0, C4<0>, C4<0>;
L_0x20ff670 .functor NOT 1, v0x20f4b90_0, C4<0>, C4<0>, C4<0>;
L_0x20ff7d0 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x20ff840 .functor AND 1, L_0x20ff670, L_0x20ff7d0, C4<1>, C4<1>;
L_0x20ffa50 .functor AND 1, L_0x20ff840, v0x20f4cd0_0, C4<1>, C4<1>;
L_0x20ffb10 .functor NOT 1, v0x20f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x20ffc90 .functor AND 1, L_0x20ffa50, L_0x20ffb10, C4<1>, C4<1>;
L_0x20ffda0 .functor OR 1, L_0x20ff560, L_0x20ffc90, C4<0>, C4<0>;
L_0x20fffd0 .functor NOT 1, v0x20f4b90_0, C4<0>, C4<0>, C4<0>;
L_0x2100040 .functor AND 1, L_0x20fffd0, v0x20f4c30_0, C4<1>, C4<1>;
L_0x2100230 .functor NOT 1, v0x20f4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x21002a0 .functor AND 1, L_0x2100040, L_0x2100230, C4<1>, C4<1>;
L_0x2100100 .functor NOT 1, v0x20f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x2100170 .functor AND 1, L_0x21002a0, L_0x2100100, C4<1>, C4<1>;
L_0x2100690 .functor OR 1, L_0x20ffda0, L_0x2100170, C4<0>, C4<0>;
L_0x21007a0 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x2100970 .functor AND 1, v0x20f4b90_0, L_0x21007a0, C4<1>, C4<1>;
L_0x2100a30 .functor NOT 1, v0x20f4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x2100c10 .functor AND 1, L_0x2100970, L_0x2100a30, C4<1>, C4<1>;
L_0x2100d20 .functor NOT 1, v0x20f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x2101120 .functor AND 1, L_0x2100c10, L_0x2100d20, C4<1>, C4<1>;
L_0x2101230 .functor OR 1, L_0x2100690, L_0x2101120, C4<0>, C4<0>;
L_0x21014d0 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x2101540 .functor AND 1, v0x20f4b90_0, L_0x21014d0, C4<1>, C4<1>;
L_0x21017a0 .functor AND 1, L_0x2101540, v0x20f4cd0_0, C4<1>, C4<1>;
L_0x2101a70 .functor NOT 1, v0x20f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x2101c90 .functor AND 1, L_0x21017a0, L_0x2101a70, C4<1>, C4<1>;
L_0x2101da0 .functor OR 1, L_0x2101230, L_0x2101c90, C4<0>, C4<0>;
L_0x2102070 .functor NOT 1, v0x20f4c30_0, C4<0>, C4<0>, C4<0>;
L_0x21020e0 .functor AND 1, v0x20f4b90_0, L_0x2102070, C4<1>, C4<1>;
L_0x2102580 .functor AND 1, L_0x21020e0, v0x20f4cd0_0, C4<1>, C4<1>;
L_0x2102640 .functor AND 1, L_0x2102580, v0x20f4e10_0, C4<1>, C4<1>;
L_0x21028e0 .functor OR 1, L_0x2101da0, L_0x2102640, C4<0>, C4<0>;
L_0x21029f0 .functor AND 1, v0x20f4b90_0, v0x20f4c30_0, C4<1>, C4<1>;
L_0x2102c50 .functor NOT 1, v0x20f4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x2102cc0 .functor AND 1, L_0x21029f0, L_0x2102c50, C4<1>, C4<1>;
L_0x2102fd0 .functor NOT 1, v0x20f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x2103040 .functor AND 1, L_0x2102cc0, L_0x2102fd0, C4<1>, C4<1>;
L_0x2103360 .functor OR 1, L_0x21028e0, L_0x2103040, C4<0>, C4<0>;
L_0x2103470 .functor AND 1, v0x20f4b90_0, v0x20f4c30_0, C4<1>, C4<1>;
L_0x2103700 .functor NOT 1, v0x20f4cd0_0, C4<0>, C4<0>, C4<0>;
L_0x2103770 .functor AND 1, L_0x2103470, L_0x2103700, C4<1>, C4<1>;
L_0x2103ab0 .functor AND 1, L_0x2103770, v0x20f4e10_0, C4<1>, C4<1>;
L_0x2103b70 .functor OR 1, L_0x2103360, L_0x2103ab0, C4<0>, C4<0>;
L_0x2103ec0 .functor AND 1, v0x20f4b90_0, v0x20f4c30_0, C4<1>, C4<1>;
L_0x2103f30 .functor AND 1, L_0x2103ec0, v0x20f4cd0_0, C4<1>, C4<1>;
L_0x2104240 .functor NOT 1, v0x20f4e10_0, C4<0>, C4<0>, C4<0>;
L_0x21042b0 .functor AND 1, L_0x2103f30, L_0x2104240, C4<1>, C4<1>;
L_0x2104620 .functor OR 1, L_0x2103b70, L_0x21042b0, C4<0>, C4<0>;
v0x20f5520_0 .net *"_ivl_1", 0 0, L_0x20fcd60;  1 drivers
v0x20f55e0_0 .net *"_ivl_10", 0 0, L_0x20fd460;  1 drivers
v0x20f56c0_0 .net *"_ivl_100", 0 0, L_0x2100170;  1 drivers
v0x20f57b0_0 .net *"_ivl_102", 0 0, L_0x2100690;  1 drivers
v0x20f5890_0 .net *"_ivl_104", 0 0, L_0x21007a0;  1 drivers
v0x20f59c0_0 .net *"_ivl_106", 0 0, L_0x2100970;  1 drivers
v0x20f5aa0_0 .net *"_ivl_108", 0 0, L_0x2100a30;  1 drivers
v0x20f5b80_0 .net *"_ivl_110", 0 0, L_0x2100c10;  1 drivers
v0x20f5c60_0 .net *"_ivl_112", 0 0, L_0x2100d20;  1 drivers
v0x20f5dd0_0 .net *"_ivl_114", 0 0, L_0x2101120;  1 drivers
v0x20f5eb0_0 .net *"_ivl_116", 0 0, L_0x2101230;  1 drivers
v0x20f5f90_0 .net *"_ivl_118", 0 0, L_0x21014d0;  1 drivers
v0x20f6070_0 .net *"_ivl_120", 0 0, L_0x2101540;  1 drivers
v0x20f6150_0 .net *"_ivl_122", 0 0, L_0x21017a0;  1 drivers
v0x20f6230_0 .net *"_ivl_124", 0 0, L_0x2101a70;  1 drivers
v0x20f6310_0 .net *"_ivl_126", 0 0, L_0x2101c90;  1 drivers
v0x20f63f0_0 .net *"_ivl_128", 0 0, L_0x2101da0;  1 drivers
v0x20f65e0_0 .net *"_ivl_13", 0 0, L_0x20fd570;  1 drivers
v0x20f66a0_0 .net *"_ivl_130", 0 0, L_0x2102070;  1 drivers
v0x20f6780_0 .net *"_ivl_132", 0 0, L_0x21020e0;  1 drivers
v0x20f6860_0 .net *"_ivl_134", 0 0, L_0x2102580;  1 drivers
v0x20f6940_0 .net *"_ivl_136", 0 0, L_0x2102640;  1 drivers
v0x20f6a20_0 .net *"_ivl_138", 0 0, L_0x21028e0;  1 drivers
v0x20f6b00_0 .net *"_ivl_140", 0 0, L_0x21029f0;  1 drivers
v0x20f6be0_0 .net *"_ivl_142", 0 0, L_0x2102c50;  1 drivers
v0x20f6cc0_0 .net *"_ivl_144", 0 0, L_0x2102cc0;  1 drivers
v0x20f6da0_0 .net *"_ivl_146", 0 0, L_0x2102fd0;  1 drivers
v0x20f6e80_0 .net *"_ivl_148", 0 0, L_0x2103040;  1 drivers
v0x20f6f60_0 .net *"_ivl_15", 0 0, L_0x20fd750;  1 drivers
v0x20f7020_0 .net *"_ivl_150", 0 0, L_0x2103360;  1 drivers
v0x20f7100_0 .net *"_ivl_152", 0 0, L_0x2103470;  1 drivers
v0x20f71e0_0 .net *"_ivl_154", 0 0, L_0x2103700;  1 drivers
v0x20f72c0_0 .net *"_ivl_156", 0 0, L_0x2103770;  1 drivers
v0x20f75b0_0 .net *"_ivl_158", 0 0, L_0x2103ab0;  1 drivers
v0x20f7690_0 .net *"_ivl_16", 0 0, L_0x20fd7f0;  1 drivers
v0x20f7770_0 .net *"_ivl_160", 0 0, L_0x2103b70;  1 drivers
v0x20f7850_0 .net *"_ivl_162", 0 0, L_0x2103ec0;  1 drivers
v0x20f7930_0 .net *"_ivl_164", 0 0, L_0x2103f30;  1 drivers
v0x20f7a10_0 .net *"_ivl_166", 0 0, L_0x2104240;  1 drivers
v0x20f7af0_0 .net *"_ivl_168", 0 0, L_0x21042b0;  1 drivers
v0x20f7bd0_0 .net *"_ivl_19", 0 0, L_0x20fd930;  1 drivers
v0x20f7c90_0 .net *"_ivl_2", 0 0, L_0x20fcf10;  1 drivers
v0x20f7d70_0 .net *"_ivl_20", 0 0, L_0x20fda10;  1 drivers
v0x20f7e50_0 .net *"_ivl_22", 0 0, L_0x20fdb20;  1 drivers
v0x20f7f30_0 .net *"_ivl_24", 0 0, L_0x20fdc20;  1 drivers
v0x20f8010_0 .net *"_ivl_27", 0 0, L_0x20fdd30;  1 drivers
v0x20f80d0_0 .net *"_ivl_29", 0 0, L_0x20fddd0;  1 drivers
v0x20f8190_0 .net *"_ivl_30", 0 0, L_0x20fdec0;  1 drivers
v0x20f8270_0 .net *"_ivl_33", 0 0, L_0x20fe020;  1 drivers
v0x20f8330_0 .net *"_ivl_34", 0 0, L_0x20fe0c0;  1 drivers
v0x20f8410_0 .net *"_ivl_37", 0 0, L_0x20fe1d0;  1 drivers
v0x20f84d0_0 .net *"_ivl_38", 0 0, L_0x20fe2d0;  1 drivers
v0x20f85b0_0 .net *"_ivl_41", 0 0, L_0x20fe3f0;  1 drivers
v0x20f8670_0 .net *"_ivl_42", 0 0, L_0x20fe490;  1 drivers
v0x20f8750_0 .net *"_ivl_44", 0 0, L_0x20fe500;  1 drivers
v0x20f8830_0 .net *"_ivl_48", 0 0, L_0x20fe7e0;  1 drivers
v0x20f8910_0 .net *"_ivl_5", 0 0, L_0x20fcff0;  1 drivers
v0x20f89d0_0 .net *"_ivl_50", 0 0, L_0x20fe610;  1 drivers
v0x20f8ab0_0 .net *"_ivl_52", 0 0, L_0x20fe8d0;  1 drivers
v0x20f8b90_0 .net *"_ivl_54", 0 0, L_0x20fea70;  1 drivers
v0x20f8c70_0 .net *"_ivl_56", 0 0, L_0x20feae0;  1 drivers
v0x20f8d50_0 .net *"_ivl_58", 0 0, L_0x20fec90;  1 drivers
v0x20f8e30_0 .net *"_ivl_6", 0 0, L_0x20fd1a0;  1 drivers
v0x20f8f10_0 .net *"_ivl_60", 0 0, L_0x20fed00;  1 drivers
v0x20f8ff0_0 .net *"_ivl_62", 0 0, L_0x20feec0;  1 drivers
v0x20f94e0_0 .net *"_ivl_64", 0 0, L_0x20fef30;  1 drivers
v0x20f95c0_0 .net *"_ivl_66", 0 0, L_0x20ff060;  1 drivers
v0x20f96a0_0 .net *"_ivl_68", 0 0, L_0x20ff170;  1 drivers
v0x20f9780_0 .net *"_ivl_70", 0 0, L_0x20ff2b0;  1 drivers
v0x20f9860_0 .net *"_ivl_72", 0 0, L_0x20ff3c0;  1 drivers
v0x20f9940_0 .net *"_ivl_74", 0 0, L_0x20ff560;  1 drivers
v0x20f9a20_0 .net *"_ivl_76", 0 0, L_0x20ff670;  1 drivers
v0x20f9b00_0 .net *"_ivl_78", 0 0, L_0x20ff7d0;  1 drivers
v0x20f9be0_0 .net *"_ivl_80", 0 0, L_0x20ff840;  1 drivers
v0x20f9cc0_0 .net *"_ivl_82", 0 0, L_0x20ffa50;  1 drivers
v0x20f9da0_0 .net *"_ivl_84", 0 0, L_0x20ffb10;  1 drivers
v0x20f9e80_0 .net *"_ivl_86", 0 0, L_0x20ffc90;  1 drivers
v0x20f9f60_0 .net *"_ivl_88", 0 0, L_0x20ffda0;  1 drivers
v0x20fa040_0 .net *"_ivl_9", 0 0, L_0x20fd2b0;  1 drivers
v0x20fa100_0 .net *"_ivl_90", 0 0, L_0x20fffd0;  1 drivers
v0x20fa1e0_0 .net *"_ivl_92", 0 0, L_0x2100040;  1 drivers
v0x20fa2c0_0 .net *"_ivl_94", 0 0, L_0x2100230;  1 drivers
v0x20fa3a0_0 .net *"_ivl_96", 0 0, L_0x21002a0;  1 drivers
v0x20fa480_0 .net *"_ivl_98", 0 0, L_0x2100100;  1 drivers
v0x20fa560_0 .net "a", 0 0, v0x20f4b90_0;  alias, 1 drivers
v0x20fa600_0 .net "b", 0 0, v0x20f4c30_0;  alias, 1 drivers
v0x20fa6f0_0 .net "c", 0 0, v0x20f4cd0_0;  alias, 1 drivers
v0x20fa7e0_0 .net "d", 0 0, v0x20f4e10_0;  alias, 1 drivers
v0x20fa8d0_0 .net "out_pos", 0 0, L_0x2104620;  alias, 1 drivers
v0x20fa990_0 .net "out_sop", 0 0, L_0x20fe680;  alias, 1 drivers
L_0x20fcd60 .reduce/nor v0x20f4c30_0;
L_0x20fcff0 .reduce/nor v0x20f4cd0_0;
L_0x20fd2b0 .reduce/nor v0x20f4e10_0;
L_0x20fd570 .reduce/nor v0x20f4b90_0;
L_0x20fd750 .reduce/nor v0x20f4c30_0;
L_0x20fd930 .reduce/nor v0x20f4cd0_0;
L_0x20fdd30 .reduce/nor v0x20f4b90_0;
L_0x20fddd0 .reduce/nor v0x20f4c30_0;
L_0x20fe020 .reduce/nor v0x20f4cd0_0;
L_0x20fe1d0 .reduce/nor v0x20f4e10_0;
L_0x20fe3f0 .reduce/nor v0x20f4c30_0;
S_0x20fab10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20a1910;
 .timescale -12 -12;
E_0x20879f0 .event anyedge, v0x20fb900_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20fb900_0;
    %nor/r;
    %assign/vec4 v0x20fb900_0, 0;
    %wait E_0x20879f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20f4060;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f4f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f4fa0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20f4060;
T_4 ;
    %wait E_0x20a00f0;
    %load/vec4 v0x20f5040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f4f00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20f4060;
T_5 ;
    %wait E_0x209ff90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %wait E_0x209ff90;
    %load/vec4 v0x20f4f00_0;
    %store/vec4 v0x20f4fa0_0, 0, 1;
    %fork t_1, S_0x20f4390;
    %jmp t_0;
    .scope S_0x20f4390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20f45d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20f45d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x209ff90;
    %load/vec4 v0x20f45d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f45d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20f45d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20f4060;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20a00f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20f4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f4c30_0, 0;
    %assign/vec4 v0x20f4b90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20f4f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20f4fa0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20a1910;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fb4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fb900_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20a1910;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20fb4a0_0;
    %inv;
    %store/vec4 v0x20fb4a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20a1910;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20f4d70_0, v0x20fba70_0, v0x20fb2c0_0, v0x20fb360_0, v0x20fb400_0, v0x20fb540_0, v0x20fb7c0_0, v0x20fb720_0, v0x20fb680_0, v0x20fb5e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20a1910;
T_9 ;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20a1910;
T_10 ;
    %wait E_0x20a00f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20fb860_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fb860_0, 4, 32;
    %load/vec4 v0x20fb9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fb860_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20fb860_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fb860_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20fb7c0_0;
    %load/vec4 v0x20fb7c0_0;
    %load/vec4 v0x20fb720_0;
    %xor;
    %load/vec4 v0x20fb7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fb860_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fb860_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20fb680_0;
    %load/vec4 v0x20fb680_0;
    %load/vec4 v0x20fb5e0_0;
    %xor;
    %load/vec4 v0x20fb680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fb860_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20fb860_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fb860_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter3/response2/top_module.sv";
