Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 11 12:24:12 2022
| Host         : DESKTOP-3K9NM8F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PARTE_F_control_sets_placed.rpt
| Design       : PARTE_F
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              53 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              95 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+---------------------------------+------------------+----------------+
|      Clock Signal      | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------+---------------+---------------------------------+------------------+----------------+
|  c_bcd_reg[31]_i_3_n_0 |               |                                 |                1 |              1 |
|  clk_IBUF_BUFG         |               | reset/sys_rst_i[1]_i_1_n_0      |                1 |              2 |
|  clk_IBUF_BUFG         |               |                                 |                1 |              6 |
|  c_bcd_reg[31]_i_3_n_0 |               | reset/p_0_in                    |                2 |              8 |
|  c_bcd_reg[31]_i_3_n_0 | reset/c_down0 | s[0].sinc/sinc[0].if2.u/q_reg_0 |                9 |             31 |
|  c_bcd_reg[31]_i_3_n_0 | reset/c_bcd0  | counter/c_bcd[31]_i_1_n_0       |                9 |             32 |
|  c_bcd_reg[31]_i_3_n_0 | reset/c_up0   | counter/c_up[31]_i_1_n_0        |                9 |             32 |
|  clk_IBUF_BUFG         |               | reset/p_0_in                    |               15 |             43 |
+------------------------+---------------+---------------------------------+------------------+----------------+


