Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 12 03:25:56 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.439        0.000                      0                 1076        0.142        0.000                      0                 1076        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.439        0.000                      0                 1076        0.142        0.000                      0                 1076        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 background_unit/color_data[9]_INST_0_i_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 3.803ns (51.013%)  route 3.652ns (48.987%))
  Logic Levels:           3  (LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.593     5.114    background_unit/clk
    RAMB36_X2Y16         RAMB36E1                                     r  background_unit/color_data[9]_INST_0_i_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.986 r  background_unit/color_data[9]_INST_0_i_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.052    background_unit/color_data[9]_INST_0_i_3_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.477 r  background_unit/color_data[9]_INST_0_i_1/DOADO[0]
                         net (fo=1, routed)           2.526    11.002    background_unit/color_data[9]_INST_0_i_1_n_35
    SLICE_X52Y42         LUT3 (Prop_lut3_I1_O)        0.150    11.152 r  background_unit/color_data[9]_INST_0/O
                         net (fo=1, routed)           1.061    12.213    bg_rgb[9]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.356    12.569 r  rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    12.569    rgb_reg[9]_i_1_n_0
    SLICE_X45Y41         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X45Y41         FDRE (Setup_fdre_C_D)        0.075    15.008    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 background_unit/color_data[4]_INST_0_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 3.573ns (48.064%)  route 3.861ns (51.936%))
  Logic Levels:           3  (LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.591     5.112    background_unit/clk
    RAMB36_X0Y16         RAMB36E1                                     r  background_unit/color_data[4]_INST_0_i_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.984 r  background_unit/color_data[4]_INST_0_i_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.050    background_unit/color_data[4]_INST_0_i_4_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.475 r  background_unit/color_data[4]_INST_0_i_2/DOADO[0]
                         net (fo=1, routed)           2.647    11.122    background_unit/color_data[4]_INST_0_i_2_n_35
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124    11.246 r  background_unit/color_data[4]_INST_0/O
                         net (fo=1, routed)           1.149    12.394    bg_rgb[4]
    SLICE_X44Y40         LUT3 (Prop_lut3_I2_O)        0.152    12.546 r  rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.546    rgb_reg[4]_i_1_n_0
    SLICE_X44Y40         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.075    15.007    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 2.703ns (36.039%)  route 4.797ns (63.961%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.324    10.355 r  object_unit/object_out_on_INST_0_i_4/O
                         net (fo=3, routed)           0.327    10.682    object_unit/rgb_out1
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.332    11.014 r  object_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.656    11.669    object_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124    11.793 r  object_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.669    12.462    object_on
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.124    12.586 r  rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.586    rgb_reg[6]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y41         FDRE (Setup_fdre_C_D)        0.077    15.090    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/object_rom_unit/color_data[0]_INST_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.252ns (32.717%)  route 4.631ns (67.283%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.329    10.360 r  object_unit/object_rom_unit_i_15/O
                         net (fo=3, routed)           0.592    10.952    object_unit/p_36_in
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.076 r  object_unit/object_rom_unit_i_8/O
                         net (fo=1, routed)           0.894    11.970    object_unit/object_rom_unit/col[3]
    RAMB36_X1Y8          RAMB36E1                                     r  object_unit/object_rom_unit/color_data[0]_INST_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.494    14.835    object_unit/object_rom_unit/clk
    RAMB36_X1Y8          RAMB36E1                                     r  object_unit/object_rom_unit/color_data[0]_INST_0/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.493    object_unit/object_rom_unit/color_data[0]_INST_0
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.703ns (36.450%)  route 4.713ns (63.550%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.324    10.355 r  object_unit/object_out_on_INST_0_i_4/O
                         net (fo=3, routed)           0.327    10.682    object_unit/rgb_out1
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.332    11.014 r  object_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.656    11.669    object_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124    11.793 r  object_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.585    12.378    object_on
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.502 r  rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.502    rgb_reg[1]_i_1_n_0
    SLICE_X45Y40         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.031    15.043    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.695ns (35.971%)  route 4.797ns (64.029%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.324    10.355 r  object_unit/object_out_on_INST_0_i_4/O
                         net (fo=3, routed)           0.327    10.682    object_unit/rgb_out1
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.332    11.014 r  object_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.656    11.669    object_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124    11.793 r  object_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.669    12.462    object_on
    SLICE_X46Y41         LUT3 (Prop_lut3_I2_O)        0.116    12.578 r  rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.578    rgb_reg[8]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y41         FDRE (Setup_fdre_C_D)        0.118    15.131    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 2.703ns (36.456%)  route 4.711ns (63.544%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.324    10.355 r  object_unit/object_out_on_INST_0_i_4/O
                         net (fo=3, routed)           0.327    10.682    object_unit/rgb_out1
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.332    11.014 r  object_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.656    11.669    object_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124    11.793 r  object_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.583    12.377    object_on
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124    12.501 r  rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    12.501    rgb_reg[11]_i_2_n_0
    SLICE_X43Y40         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    15.056    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.703ns (36.464%)  route 4.710ns (63.536%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.324    10.355 r  object_unit/object_out_on_INST_0_i_4/O
                         net (fo=3, routed)           0.327    10.682    object_unit/rgb_out1
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.332    11.014 r  object_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.656    11.669    object_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124    11.793 r  object_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.582    12.375    object_on
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    12.499 r  rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.499    rgb_reg[0]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)        0.031    15.057    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 2.699ns (36.415%)  route 4.713ns (63.585%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.324    10.355 r  object_unit/object_out_on_INST_0_i_4/O
                         net (fo=3, routed)           0.327    10.682    object_unit/rgb_out1
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.332    11.014 r  object_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.656    11.669    object_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124    11.793 r  object_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.585    12.378    object_on
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.120    12.498 r  rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.498    rgb_reg[3]_i_1_n_0
    SLICE_X45Y40         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.075    15.087    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 object_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 2.698ns (36.413%)  route 4.711ns (63.587%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.565     5.086    object_unit/clk
    SLICE_X41Y42         FDCE                                         r  object_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  object_unit/s_y_reg_reg[0]/Q
                         net (fo=12, routed)          1.176     6.718    object_unit/s_y_reg_reg_n_0_[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.152     6.870 f  object_unit/y_state_reg[1]_i_4/O
                         net (fo=4, routed)           0.625     7.496    object_unit/y_state_reg[1]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I3_O)        0.352     7.848 f  object_unit/rgb_out[11]_INST_0_i_45/O
                         net (fo=4, routed)           0.554     8.402    object_unit/rgb_out[11]_INST_0_i_45_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.348     8.750 r  object_unit/rgb_out[11]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.750    object_unit/rgb_out[11]_INST_0_i_14_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.241 r  object_unit/rgb_out[11]_INST_0_i_3/CO[1]
                         net (fo=22, routed)          0.790    10.031    object_unit/object_on0
    SLICE_X45Y40         LUT5 (Prop_lut5_I2_O)        0.324    10.355 r  object_unit/object_out_on_INST_0_i_4/O
                         net (fo=3, routed)           0.327    10.682    object_unit/rgb_out1
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.332    11.014 r  object_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.656    11.669    object_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I1_O)        0.124    11.793 r  object_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.583    12.377    object_on
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.119    12.496 r  rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.496    rgb_reg[5]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.075    15.100    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                  2.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[2]_INST_0_i_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.164ns (25.655%)  route 0.475ns (74.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.562     1.445    vsync_unit/clk
    SLICE_X42Y41         FDCE                                         r  vsync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vsync_unit/h_count_reg_reg[4]/Q
                         net (fo=55, routed)          0.475     2.084    background_unit/col[4]
    RAMB36_X1Y10         RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.876     2.004    background_unit/clk
    RAMB36_X1Y10         RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.943    background_unit/color_data[2]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[2]_INST_0_i_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.164ns (23.907%)  route 0.522ns (76.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.562     1.445    vsync_unit/clk
    SLICE_X42Y41         FDCE                                         r  vsync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vsync_unit/h_count_reg_reg[1]/Q
                         net (fo=60, routed)          0.522     2.131    background_unit/col[1]
    RAMB36_X1Y10         RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.876     2.004    background_unit/clk
    RAMB36_X1Y10         RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.943    background_unit/color_data[2]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 up_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.388%)  route 0.426ns (69.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.561     1.444    up_fsm/clk
    SLICE_X33Y38         FDRE                                         r  up_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  up_fsm/temp_pressed_reg/Q
                         net (fo=15, routed)          0.426     2.011    object_unit/btnU
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.056 r  object_unit/y_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.056    object_unit/y_state_reg[1]_i_1_n_0
    SLICE_X42Y44         FDCE                                         r  object_unit/y_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.833     1.960    object_unit/clk
    SLICE_X42Y44         FDCE                                         r  object_unit/y_state_reg_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.121     1.832    object_unit/y_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 up_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/y_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.289%)  route 0.428ns (69.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.561     1.444    up_fsm/clk
    SLICE_X33Y38         FDRE                                         r  up_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  up_fsm/temp_pressed_reg/Q
                         net (fo=15, routed)          0.428     2.013    object_unit/btnU
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.058 r  object_unit/y_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.058    object_unit/y_state_reg[0]_i_1_n_0
    SLICE_X42Y44         FDCE                                         r  object_unit/y_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.833     1.960    object_unit/clk
    SLICE_X42Y44         FDCE                                         r  object_unit/y_state_reg_reg[0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.120     1.831    object_unit/y_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[6]_INST_0_i_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.164ns (22.006%)  route 0.581ns (77.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.562     1.445    vsync_unit/clk
    SLICE_X42Y41         FDCE                                         r  vsync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vsync_unit/h_count_reg_reg[4]/Q
                         net (fo=55, routed)          0.581     2.190    background_unit/col[4]
    RAMB36_X1Y11         RAMB36E1                                     r  background_unit/color_data[6]_INST_0_i_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.875     2.003    background_unit/clk
    RAMB36_X1Y11         RAMB36E1                                     r  background_unit/color_data[6]_INST_0_i_4/CLKARDCLK
                         clock pessimism             -0.244     1.759    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.942    background_unit/color_data[6]_INST_0_i_4
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.383%)  route 0.115ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.562     1.445    vsync_unit/clk
    SLICE_X41Y40         FDCE                                         r  vsync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=59, routed)          0.115     1.688    vsync_unit/y[7]
    SLICE_X41Y40         LUT6 (Prop_lut6_I3_O)        0.099     1.787 r  vsync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vsync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  vsync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.832     1.959    vsync_unit/clk
    SLICE_X41Y40         FDCE                                         r  vsync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y40         FDCE (Hold_fdce_C_D)         0.092     1.537    vsync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.563     1.446    vsync_unit/clk
    SLICE_X39Y43         FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=59, routed)          0.157     1.744    vsync_unit/x[5]
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  vsync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vsync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  vsync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.832     1.959    vsync_unit/clk
    SLICE_X39Y43         FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDCE (Hold_fdce_C_D)         0.091     1.537    vsync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 object_unit/x_start_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_unit/x_start_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.562     1.445    object_unit/clk
    SLICE_X33Y41         FDCE                                         r  object_unit/x_start_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  object_unit/x_start_reg_reg[9]/Q
                         net (fo=7, routed)           0.168     1.754    object_unit/x_start_reg[9]
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  object_unit/x_start_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.799    object_unit/x_start_reg[9]_i_1_n_0
    SLICE_X33Y41         FDCE                                         r  object_unit/x_start_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.831     1.958    object_unit/clk
    SLICE_X33Y41         FDCE                                         r  object_unit/x_start_reg_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDCE (Hold_fdce_C_D)         0.091     1.536    object_unit/x_start_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 up_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_fsm/temp_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.561     1.444    up_fsm/clk
    SLICE_X33Y38         FDRE                                         r  up_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  up_fsm/temp_pressed_reg/Q
                         net (fo=15, routed)          0.170     1.755    up_fsm/key_pressed
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  up_fsm/temp_pressed_i_1/O
                         net (fo=1, routed)           0.000     1.800    up_fsm/temp_pressed_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  up_fsm/temp_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.830     1.957    up_fsm/clk
    SLICE_X33Y38         FDRE                                         r  up_fsm/temp_pressed_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091     1.535    up_fsm/temp_pressed_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[2]_INST_0_i_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.524%)  route 0.620ns (81.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.563     1.446    vsync_unit/clk
    SLICE_X39Y43         FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=59, routed)          0.620     2.207    background_unit/col[5]
    RAMB36_X1Y10         RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.876     2.004    background_unit/clk
    RAMB36_X1Y10         RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.943    background_unit/color_data[2]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   background_unit/color_data[0]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   background_unit/color_data[10]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   background_unit/color_data[11]_INST_0_i_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   background_unit/color_data[1]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  background_unit/color_data[2]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   background_unit/color_data[3]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   background_unit/color_data[4]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   background_unit/color_data[5]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  background_unit/color_data[6]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  background_unit/color_data[7]_INST_0_i_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  CLK50MHZ_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y46  background_unit/background_unit/color_data[0]_INST_0_i_4_cooolgate_en_gate_26_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43  object_unit/s_x_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  object_unit/s_y_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y43  object_unit/s_y_reg_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X38Y43  object_unit/s_y_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y43  object_unit/s_y_reg_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X38Y43  object_unit/s_y_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44  object_unit/s_y_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y45  object_unit/x_start_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y34  background_unit/background_unit/color_data[0]_INST_0_i_3_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y34  background_unit/background_unit/color_data[0]_INST_0_i_3_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y35  w_fsm/temp_pressed_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36  keycodev_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  keycodev_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  keycodev_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  keycodev_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  keycodev_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  keycodev_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  keycodev_reg[8]/C



