/****************************************************************************
 * arch/arm64/src/common/arm64_initialize.c
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#include <debug.h>
#include <arch/limits.h>

#include <nuttx/arch.h>
#include <nuttx/board.h>
#include <nuttx/drivers/drivers.h>
#include <nuttx/fs/loop.h>
#include <nuttx/net/loopback.h>
#include <nuttx/net/tun.h>
#include <nuttx/net/telnet.h>
#include <nuttx/panic_notifier.h>
#include <nuttx/reboot_notifier.h>
#include <nuttx/power/pm.h>
#include <arch/chip/chip.h>

#include "arm64_arch.h"

#ifdef CONFIG_PERF_EVENTS
#include "arm64_pmuv3.h"
#endif

#ifdef CONFIG_ARCH_FPU
#include "arm64_fpu.h"
#endif
#include "arm64_internal.h"
#include "arm64_gic.h"
#include "chip.h"

/****************************************************************************
 * Private Data
 ****************************************************************************/

#ifdef CONFIG_ARCH_FPU
static struct notifier_block g_fpu_panic_block;
#endif

#ifdef CONFIG_ARCH_TRUSTZONE_SECURE
static DEFINE_PER_CPU_BSS(struct notifier_block, g_panic_switch_nsec_nb);
#define g_panic_switch_nsec_nb this_cpu_var(g_panic_switch_nsec_nb)
#endif

/****************************************************************************
 * Public Data
 ****************************************************************************/

INIT_STACK_ARRAY_DEFINE(g_cpu_idlestackalloc, CONFIG_NCPUS,
                        CONFIG_IDLETHREAD_STACKSIZE);

INIT_STACK_ARRAY_DEFINE(g_interrupt_stack, CONFIG_NCPUS,
                        INTSTACK_SIZE);

#if defined(CONFIG_ARCH_HIPRI_INTERRUPT) || defined(CONFIG_ARCH_TRUSTZONE_SECURE)
INIT_STACK_ARRAY_DEFINE(g_interrupt_fiq_stack, CONFIG_NCPUS,
                        INTSTACK_SIZE);
#endif

#undef g_interrupt_context
DEFINE_PER_CPU_BSS(volatile bool, g_interrupt_context);

/****************************************************************************
 * Private Functions
 ****************************************************************************/

/****************************************************************************
 * Name: arm64_panic_disable_fpu
 *
 * Description:
 *   This is called when panic to close fpu.
 *
 ****************************************************************************/

#ifdef CONFIG_ARCH_FPU
static int arm64_panic_disable_fpu(struct notifier_block *block,
                                   unsigned long action, void *data)
{
  arm64_fpu_disable();
  return 0;
}
#endif

/****************************************************************************
 * Name: arm64_panic_switch_nsec
 *
 * Description:
 *   Reboot notifier callback for TrustZone Secure world. On SYS_HALT
 *   (panic), issue an SMC to yield CPU back to the non-secure world so
 *   the REE can finish its coredump or recovery sequence.
 *
 ****************************************************************************/

#ifdef CONFIG_ARCH_TRUSTZONE_SECURE
static int arm64_panic_switch_nsec(struct notifier_block *block,
                                   unsigned long action, void *data)
{
  if (action == SYS_HALT)
    {
      struct arm_smccc_res res;

      /* Disable every secure interrupt (Group0 + Group1 Secure) so none of
       * them can mask the Group1 non-secure doorbell from the REE.
       */

      arm64_gic_disable_irqs(true);

      /* Yield CPU to non-secure world via EL3. This is the same SMC
       * used in idle; EL3 will switch context to the REE.
       */

      arm_smccc_smc(ARM_SMCCC_NUTTX_TEE_IDLE,
                    0, 0, 0, 0, 0, 0, 0, &res);
    }

  return 0;
}

/****************************************************************************
 * Name: arm64_panic_switch_nsec_register
 *
 * Description:
 *   Register a reboot notifier that switches to the non-secure world
 *   when the secure world panics, so the REE can finish its coredump
 *   or recovery sequence.
 *
 ****************************************************************************/

void arm64_panic_switch_nsec_register(void)
{
  g_panic_switch_nsec_nb.notifier_call = arm64_panic_switch_nsec;
  g_panic_switch_nsec_nb.priority = INT_MIN;
  register_reboot_notifier(&g_panic_switch_nsec_nb);
}
#endif

/****************************************************************************
 * Public Functions
 ****************************************************************************/

/****************************************************************************
 * Name: up_initialize
 *
 * Description:
 *   up_initialize will be called once during OS initialization after the
 *   basic OS services have been initialized.  The architecture specific
 *   details of initializing the OS will be handled here.  Such things as
 *   setting up interrupt service routines, starting the clock, and
 *   registering device drivers are some of the things that are different
 *   for each processor and hardware platform.
 *
 *   up_initialize is called after the OS initialized but before the user
 *   initialization logic has been started and before the libraries have
 *   been initialized.  OS services and driver services are available.
 *
 ****************************************************************************/

void up_initialize(void)
{
  /* Add any extra memory fragments to the memory manager */

  arm64_addregion();

#ifdef CONFIG_PM
  /* Initialize the power management subsystem.  This MCU-specific function
   * must be called *very* early in the initialization sequence *before* any
   * other device drivers are initialized (since they may attempt to register
   * with the power management subsystem).
   */

  arm64_pminitialize();
#endif

#ifdef CONFIG_ARCH_DMA

  arm64_dma_initialize();

#endif

#ifdef CONFIG_PERF_EVENTS
  arm64_pmu_initialize();
#endif

  /* Initialize the serial device driver */

#ifdef USE_SERIALDRIVER
  arm64_serialinit();
#endif

#ifndef CONFIG_NETDEV_LATEINIT
  /* Initialize the network */

  arm64_netinitialize();

#  ifdef CONFIG_NET_CAN
  arm64_caninitialize();
#  endif
#endif

#if defined(CONFIG_USBDEV) || defined(CONFIG_USBHOST)
  /* Initialize USB -- device and/or host */

  arm64_usbinitialize();
#endif

#ifdef CONFIG_ARCH_FPU
  g_fpu_panic_block.notifier_call = arm64_panic_disable_fpu;
  g_fpu_panic_block.priority = INT_MAX;
  panic_notifier_chain_register(&g_fpu_panic_block);

#ifdef CONFIG_FS_PROCFS_REGISTER
  arm64_fpu_procfs_register();
#endif

#ifdef CONFIG_ARCH_HAVE_DEBUG
  arm64_enable_dbgmonitor();
#endif

#endif

  /* Register the panic notifier that switches to the non-secure world on a
   * secure-world crash, so the REE can finish coredump / recovery.
   */

  arm64_panic_switch_nsec_register();
}
