setcolor 0
create redpitaya_axi_gpio_ctl
selectplatform standard.redpitaya
selectvhdlversion vhdl93
addinstance components.axi_gpio_ctl.axi_gpio_ctl gpio_ctl
setgeneric gpio_ctl.OUTPUT_SIZE 2
connectpin gpio_ctl.output.output_io.0 redpitaya.fpga.LED0
connectpin gpio_ctl.output.output_io.1 redpitaya.fpga.LED1

autoconnectbus

generateintercon redpitaya_axi_wrapper00.axim
generateintercon redpitaya_axi_wrapper00.candroutput

generatetop
synthesis.selecttoolchain vivado
synthesis.generateproject
synthesis.generatebitstream
report
exit
