#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Dec  8 13:06:48 2021
# Process ID: 2240
# Current directory: C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1780 C:\Users\ALCLO68\Desktop\FSM_HDMI_Encrypt\ZYBO_HDMI_MGA_2018_2\project_1\project_1.xpr
# Log file: C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/vivado.log
# Journal file: C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 930.406 ; gain = 189.551
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
CRITICAL WARNING: [BD 41-1348] Reset pin /pixel16_0/RESET (associated clock /pixel16_0/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /pixel16_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /pixel16_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
VHDL Output written to : C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pixel16_0 .
Exporting to file C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Wed Dec  8 13:08:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  8 13:08:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  8 13:14:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.855 ; gain = 2.574
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A787A5A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.582 ; gain = 670.664
set_property PROGRAM.FILE {C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ALCLO68/Desktop/FSM_HDMI_Encrypt/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 13:16:29 2021...
