<stg><name>top_kernel_Pipeline_VITIS_LOOP_44_6</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:1 %conv7_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i

]]></Node>
<StgValue><ssdm name="conv7_i_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln31_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:3 %conv7_i_cast = sext i24 %conv7_i_read

]]></Node>
<StgValue><ssdm name="conv7_i_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln44 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body53:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body53:1 %icmp_ln44 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body53:2 %add_ln44 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body53:3 %br_ln44 = br i1 %icmp_ln44, void %for.body53.split, void %for.inc67.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="9">
<![CDATA[
for.body53.split:0 %trunc_ln44 = trunc i9 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.body53.split:1 %add_ln46_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln44, i6 %zext_ln31_read

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="14">
<![CDATA[
for.body53.split:2 %zext_ln46_1 = zext i14 %add_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body53.split:3 %tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="14">
<![CDATA[
for.body53.split:8 %empty = load i14 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body53.split:43 %store_ln44 = store i9 %add_ln44, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="14">
<![CDATA[
for.body53.split:8 %empty = load i14 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="48" op_0_bw="24">
<![CDATA[
for.body53.split:9 %sext_ln46 = sext i24 %empty

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body53.split:10 %mul_ln46 = mul i48 %sext_ln46, i48 %conv7_i_cast

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:11 %tmp_1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 47

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body53.split:12 %trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln46, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:13 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:14 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 39

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="1">
<![CDATA[
for.body53.split:15 %zext_ln46 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body53.split:16 %add_ln46 = add i24 %trunc_ln2, i24 %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body53.split:17 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln46, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:18 %xor_ln46 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:19 %and_ln46 = and i1 %tmp_2, i1 %xor_ln46

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:20 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 40

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:21 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln46, i32 41

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body53.split:22 %icmp_ln46 = icmp_eq  i7 %tmp_s, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body53.split:23 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln46, i32 40

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body53.split:24 %icmp_ln46_1 = icmp_eq  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body53.split:25 %icmp_ln46_2 = icmp_eq  i8 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body53.split:26 %select_ln46 = select i1 %and_ln46, i1 %icmp_ln46_1, i1 %icmp_ln46_2

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:27 %xor_ln46_1 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:28 %and_ln46_1 = and i1 %icmp_ln46, i1 %xor_ln46_1

]]></Node>
<StgValue><ssdm name="and_ln46_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body53.split:29 %select_ln46_1 = select i1 %and_ln46, i1 %and_ln46_1, i1 %icmp_ln46_1

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:30 %and_ln46_2 = and i1 %and_ln46, i1 %icmp_ln46_1

]]></Node>
<StgValue><ssdm name="and_ln46_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:31 %xor_ln46_2 = xor i1 %select_ln46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:32 %or_ln46 = or i1 %tmp_3, i1 %xor_ln46_2

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:33 %xor_ln46_3 = xor i1 %tmp_1_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:34 %and_ln46_3 = and i1 %or_ln46, i1 %xor_ln46_3

]]></Node>
<StgValue><ssdm name="and_ln46_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:35 %and_ln46_4 = and i1 %tmp_3, i1 %select_ln46_1

]]></Node>
<StgValue><ssdm name="and_ln46_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:36 %or_ln46_2 = or i1 %and_ln46_2, i1 %and_ln46_4

]]></Node>
<StgValue><ssdm name="or_ln46_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:37 %xor_ln46_4 = xor i1 %or_ln46_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:38 %and_ln46_5 = and i1 %tmp_1_1, i1 %xor_ln46_4

]]></Node>
<StgValue><ssdm name="and_ln46_5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body53.split:39 %select_ln46_2 = select i1 %and_ln46_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body53.split:40 %or_ln46_1 = or i1 %and_ln46_3, i1 %and_ln46_5

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body53.split:41 %select_ln46_3 = select i1 %or_ln46_1, i24 %select_ln46_2, i24 %add_ln46

]]></Node>
<StgValue><ssdm name="select_ln46_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.inc67.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body53.split:4 %C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body53.split:5 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body53.split:6 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body53.split:7 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
for.body53.split:42 %store_ln46 = store i24 %select_ln46_3, i14 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.body53.split:44 %br_ln44 = br void %for.body53

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="zext_ln31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln31"/></StgValue>
</port>
<port id="76" name="C" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="conv7_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i"/></StgValue>
</port>
<port id="78" name="tmp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="i" fromId="79" toId="6">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i24" to="conv7_i_read" fromId="81" toId="7">
</dataflow>
<dataflow id="83" from="conv7_i" to="conv7_i_read" fromId="77" toId="7">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln31_read" fromId="84" toId="8">
</dataflow>
<dataflow id="86" from="zext_ln31" to="zext_ln31_read" fromId="75" toId="8">
</dataflow>
<dataflow id="87" from="conv7_i_read" to="conv7_i_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="C" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="92" from="empty" to="specinterface_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="110" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="10">
</dataflow>
<dataflow id="111" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln44" fromId="113" toId="11">
</dataflow>
<dataflow id="115" from="i" to="store_ln44" fromId="6" toId="11">
</dataflow>
<dataflow id="116" from="i" to="i_1" fromId="6" toId="13">
</dataflow>
<dataflow id="117" from="i_1" to="icmp_ln44" fromId="13" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln44" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="i_1" to="add_ln44" fromId="13" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_121" to="add_ln44" fromId="121" toId="15">
</dataflow>
<dataflow id="123" from="icmp_ln44" to="br_ln44" fromId="14" toId="16">
</dataflow>
<dataflow id="124" from="i_1" to="trunc_ln44" fromId="13" toId="17">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="add_ln46_1" fromId="125" toId="18">
</dataflow>
<dataflow id="127" from="trunc_ln44" to="add_ln46_1" fromId="17" toId="18">
</dataflow>
<dataflow id="128" from="zext_ln31_read" to="add_ln46_1" fromId="8" toId="18">
</dataflow>
<dataflow id="129" from="add_ln46_1" to="zext_ln46_1" fromId="18" toId="19">
</dataflow>
<dataflow id="130" from="tmp" to="tmp_addr" fromId="78" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="tmp_addr" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="zext_ln46_1" to="tmp_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="tmp_addr" to="empty" fromId="20" toId="21">
</dataflow>
<dataflow id="135" from="add_ln44" to="store_ln44" fromId="15" toId="22">
</dataflow>
<dataflow id="136" from="i" to="store_ln44" fromId="6" toId="22">
</dataflow>
<dataflow id="137" from="tmp_addr" to="empty" fromId="20" toId="23">
</dataflow>
<dataflow id="138" from="empty" to="sext_ln46" fromId="23" toId="24">
</dataflow>
<dataflow id="139" from="sext_ln46" to="mul_ln46" fromId="24" toId="25">
</dataflow>
<dataflow id="140" from="conv7_i_cast" to="mul_ln46" fromId="9" toId="25">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_1_1" fromId="141" toId="26">
</dataflow>
<dataflow id="143" from="mul_ln46" to="tmp_1_1" fromId="25" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="tmp_1_1" fromId="144" toId="26">
</dataflow>
<dataflow id="147" from="_ssdm_op_PartSelect.i24.i48.i32.i32" to="trunc_ln2" fromId="146" toId="27">
</dataflow>
<dataflow id="148" from="mul_ln46" to="trunc_ln2" fromId="25" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_149" to="trunc_ln2" fromId="149" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_151" to="trunc_ln2" fromId="151" toId="27">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_1" fromId="141" toId="28">
</dataflow>
<dataflow id="154" from="mul_ln46" to="tmp_1" fromId="25" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp_1" fromId="155" toId="28">
</dataflow>
<dataflow id="157" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_2" fromId="141" toId="29">
</dataflow>
<dataflow id="158" from="mul_ln46" to="tmp_2" fromId="25" toId="29">
</dataflow>
<dataflow id="159" from="StgValue_151" to="tmp_2" fromId="151" toId="29">
</dataflow>
<dataflow id="160" from="tmp_1" to="zext_ln46" fromId="28" toId="30">
</dataflow>
<dataflow id="161" from="trunc_ln2" to="add_ln46" fromId="27" toId="31">
</dataflow>
<dataflow id="162" from="zext_ln46" to="add_ln46" fromId="30" toId="31">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_3" fromId="163" toId="32">
</dataflow>
<dataflow id="165" from="add_ln46" to="tmp_3" fromId="31" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_166" to="tmp_3" fromId="166" toId="32">
</dataflow>
<dataflow id="168" from="tmp_3" to="xor_ln46" fromId="32" toId="33">
</dataflow>
<dataflow id="170" from="StgValue_169" to="xor_ln46" fromId="169" toId="33">
</dataflow>
<dataflow id="171" from="tmp_2" to="and_ln46" fromId="29" toId="34">
</dataflow>
<dataflow id="172" from="xor_ln46" to="and_ln46" fromId="33" toId="34">
</dataflow>
<dataflow id="173" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_4" fromId="141" toId="35">
</dataflow>
<dataflow id="174" from="mul_ln46" to="tmp_4" fromId="25" toId="35">
</dataflow>
<dataflow id="176" from="StgValue_175" to="tmp_4" fromId="175" toId="35">
</dataflow>
<dataflow id="178" from="_ssdm_op_PartSelect.i7.i48.i32" to="tmp_s" fromId="177" toId="36">
</dataflow>
<dataflow id="179" from="mul_ln46" to="tmp_s" fromId="25" toId="36">
</dataflow>
<dataflow id="181" from="StgValue_180" to="tmp_s" fromId="180" toId="36">
</dataflow>
<dataflow id="182" from="tmp_s" to="icmp_ln46" fromId="36" toId="37">
</dataflow>
<dataflow id="184" from="StgValue_183" to="icmp_ln46" fromId="183" toId="37">
</dataflow>
<dataflow id="186" from="_ssdm_op_PartSelect.i8.i48.i32" to="tmp_5" fromId="185" toId="38">
</dataflow>
<dataflow id="187" from="mul_ln46" to="tmp_5" fromId="25" toId="38">
</dataflow>
<dataflow id="188" from="StgValue_175" to="tmp_5" fromId="175" toId="38">
</dataflow>
<dataflow id="189" from="tmp_5" to="icmp_ln46_1" fromId="38" toId="39">
</dataflow>
<dataflow id="191" from="StgValue_190" to="icmp_ln46_1" fromId="190" toId="39">
</dataflow>
<dataflow id="192" from="tmp_5" to="icmp_ln46_2" fromId="38" toId="40">
</dataflow>
<dataflow id="194" from="StgValue_193" to="icmp_ln46_2" fromId="193" toId="40">
</dataflow>
<dataflow id="195" from="and_ln46" to="select_ln46" fromId="34" toId="41">
</dataflow>
<dataflow id="196" from="icmp_ln46_1" to="select_ln46" fromId="39" toId="41">
</dataflow>
<dataflow id="197" from="icmp_ln46_2" to="select_ln46" fromId="40" toId="41">
</dataflow>
<dataflow id="198" from="tmp_4" to="xor_ln46_1" fromId="35" toId="42">
</dataflow>
<dataflow id="199" from="StgValue_169" to="xor_ln46_1" fromId="169" toId="42">
</dataflow>
<dataflow id="200" from="icmp_ln46" to="and_ln46_1" fromId="37" toId="43">
</dataflow>
<dataflow id="201" from="xor_ln46_1" to="and_ln46_1" fromId="42" toId="43">
</dataflow>
<dataflow id="202" from="and_ln46" to="select_ln46_1" fromId="34" toId="44">
</dataflow>
<dataflow id="203" from="and_ln46_1" to="select_ln46_1" fromId="43" toId="44">
</dataflow>
<dataflow id="204" from="icmp_ln46_1" to="select_ln46_1" fromId="39" toId="44">
</dataflow>
<dataflow id="205" from="and_ln46" to="and_ln46_2" fromId="34" toId="45">
</dataflow>
<dataflow id="206" from="icmp_ln46_1" to="and_ln46_2" fromId="39" toId="45">
</dataflow>
<dataflow id="207" from="select_ln46" to="xor_ln46_2" fromId="41" toId="46">
</dataflow>
<dataflow id="208" from="StgValue_169" to="xor_ln46_2" fromId="169" toId="46">
</dataflow>
<dataflow id="209" from="tmp_3" to="or_ln46" fromId="32" toId="47">
</dataflow>
<dataflow id="210" from="xor_ln46_2" to="or_ln46" fromId="46" toId="47">
</dataflow>
<dataflow id="211" from="tmp_1_1" to="xor_ln46_3" fromId="26" toId="48">
</dataflow>
<dataflow id="212" from="StgValue_169" to="xor_ln46_3" fromId="169" toId="48">
</dataflow>
<dataflow id="213" from="or_ln46" to="and_ln46_3" fromId="47" toId="49">
</dataflow>
<dataflow id="214" from="xor_ln46_3" to="and_ln46_3" fromId="48" toId="49">
</dataflow>
<dataflow id="215" from="tmp_3" to="and_ln46_4" fromId="32" toId="50">
</dataflow>
<dataflow id="216" from="select_ln46_1" to="and_ln46_4" fromId="44" toId="50">
</dataflow>
<dataflow id="217" from="and_ln46_2" to="or_ln46_2" fromId="45" toId="51">
</dataflow>
<dataflow id="218" from="and_ln46_4" to="or_ln46_2" fromId="50" toId="51">
</dataflow>
<dataflow id="219" from="or_ln46_2" to="xor_ln46_4" fromId="51" toId="52">
</dataflow>
<dataflow id="220" from="StgValue_169" to="xor_ln46_4" fromId="169" toId="52">
</dataflow>
<dataflow id="221" from="tmp_1_1" to="and_ln46_5" fromId="26" toId="53">
</dataflow>
<dataflow id="222" from="xor_ln46_4" to="and_ln46_5" fromId="52" toId="53">
</dataflow>
<dataflow id="223" from="and_ln46_3" to="select_ln46_2" fromId="49" toId="54">
</dataflow>
<dataflow id="225" from="StgValue_224" to="select_ln46_2" fromId="224" toId="54">
</dataflow>
<dataflow id="227" from="StgValue_226" to="select_ln46_2" fromId="226" toId="54">
</dataflow>
<dataflow id="228" from="and_ln46_3" to="or_ln46_1" fromId="49" toId="55">
</dataflow>
<dataflow id="229" from="and_ln46_5" to="or_ln46_1" fromId="53" toId="55">
</dataflow>
<dataflow id="230" from="or_ln46_1" to="select_ln46_3" fromId="55" toId="56">
</dataflow>
<dataflow id="231" from="select_ln46_2" to="select_ln46_3" fromId="54" toId="56">
</dataflow>
<dataflow id="232" from="add_ln46" to="select_ln46_3" fromId="31" toId="56">
</dataflow>
<dataflow id="233" from="C" to="C_addr" fromId="76" toId="57">
</dataflow>
<dataflow id="234" from="StgValue_131" to="C_addr" fromId="131" toId="57">
</dataflow>
<dataflow id="235" from="zext_ln46_1" to="C_addr" fromId="19" toId="57">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecPipeline" to="specpipeline_ln45" fromId="236" toId="58">
</dataflow>
<dataflow id="238" from="StgValue_79" to="specpipeline_ln45" fromId="79" toId="58">
</dataflow>
<dataflow id="239" from="StgValue_93" to="specpipeline_ln45" fromId="93" toId="58">
</dataflow>
<dataflow id="240" from="StgValue_93" to="specpipeline_ln45" fromId="93" toId="58">
</dataflow>
<dataflow id="241" from="StgValue_93" to="specpipeline_ln45" fromId="93" toId="58">
</dataflow>
<dataflow id="242" from="empty_0" to="specpipeline_ln45" fromId="96" toId="58">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="243" toId="59">
</dataflow>
<dataflow id="246" from="StgValue_245" to="speclooptripcount_ln44" fromId="245" toId="59">
</dataflow>
<dataflow id="247" from="StgValue_245" to="speclooptripcount_ln44" fromId="245" toId="59">
</dataflow>
<dataflow id="248" from="StgValue_245" to="speclooptripcount_ln44" fromId="245" toId="59">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="249" toId="60">
</dataflow>
<dataflow id="252" from="empty_3" to="specloopname_ln44" fromId="251" toId="60">
</dataflow>
<dataflow id="253" from="select_ln46_3" to="store_ln46" fromId="56" toId="61">
</dataflow>
<dataflow id="254" from="C_addr" to="store_ln46" fromId="57" toId="61">
</dataflow>
<dataflow id="255" from="icmp_ln44" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="256" from="icmp_ln44" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
