---------- Begin Simulation Statistics ----------
simSeconds                                   0.002699                       # Number of seconds simulated (Second)
simTicks                                   2699019000                       # Number of ticks simulated (Tick)
finalTick                                4835272817500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.35                       # Real time elapsed on the host (Second)
hostTickRate                               7817972329                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1903668                       # Number of bytes of host memory used (Byte)
simInsts                                    277835205                       # Number of instructions simulated (Count)
simOps                                      703973976                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                804611384                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 2038675391                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           313                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data         1574                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total             1574                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data         1574                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total            1574                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data           42                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total             42                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data           42                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total            42                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data       378000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total       378000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data       378000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total       378000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data         1616                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total         1616                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data         1616                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total         1616                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.025990                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.025990                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.025990                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.025990                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data         9000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total         9000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data         9000                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total         9000                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total                5                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data           42                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data       336000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total       336000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data       336000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total       336000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.025990                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.025990                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.025990                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.025990                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                     7                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::switch_cpus0.data            5                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total            5                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::switch_cpus0.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::switch_cpus0.data        62500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total        62500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::switch_cpus0.data            9                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total            9                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::switch_cpus0.data     0.444444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.444444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus0.data        15625                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total        15625                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::switch_cpus0.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus0.data       126000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       126000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus0.data     0.444444                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.444444                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus0.data        31500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total        31500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::switch_cpus0.data            9                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total            9                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::switch_cpus0.data            9                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total            9                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data         1027                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           1027                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data           31                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data       124500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total       124500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data         1058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         1058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.029301                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.029301                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data  4016.129032                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total  4016.129032                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data           31                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total           31                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data        93500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total        93500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.029301                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.029301                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data  3016.129032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  3016.129032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data          547                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total           547                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data           11                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total           11                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data       253500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total       253500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data          558                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total          558                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.019713                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.019713                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 23045.454545                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 23045.454545                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data           11                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total           11                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data       242500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total       242500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.019713                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.019713                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 22045.454545                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 22045.454545                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse        15524.911946                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             5110428                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             15543                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            328.792897                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data 15506.271948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data    18.639998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.946428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.001138                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.947565                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024        15525                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         3282                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4        12243                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.947571                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses             13104                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses            13104                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::switch_cpus0.mmu.dtb.walker            7                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total            7                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::switch_cpus0.mmu.dtb.walker            7                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total            7                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::switch_cpus0.mmu.dtb.walker            9                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total            9                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::switch_cpus0.mmu.dtb.walker            9                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total            9                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandMissLatency::switch_cpus0.mmu.dtb.walker       376500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMissLatency::total       376500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::switch_cpus0.mmu.dtb.walker       376500                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::total       376500                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandAccesses::switch_cpus0.mmu.dtb.walker           16                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total           16                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::switch_cpus0.mmu.dtb.walker           16                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total           16                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.562500                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.562500                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.562500                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.562500                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 41833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMissLatency::total 41833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 41833.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::total 41833.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker            9                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker       367500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::total       367500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker       367500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::total       367500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.562500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMshrMissRate::total     0.562500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.562500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::total     0.562500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 40833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::total 40833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 40833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::total 40833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.replacements            5                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker            7                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total            7                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker            9                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total            9                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker       376500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::total       376500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.562500                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.562500                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 41833.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::total 41833.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker            9                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::total            9                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker       367500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::total       367500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.562500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.562500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 40833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 40833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    11.656217                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs          105                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs           18                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     5.833333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker     7.671887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.occupancies::switch_cpus0.mmu.dtb.walker     3.984330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.479493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.249021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.728514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses           41                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses           41                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst         4654                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total             4654                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst         4654                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total            4654                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst          139                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            139                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst          139                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           139                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst      6798000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total      6798000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst      6798000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total      6798000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst         4793                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total         4793                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst         4793                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total         4793                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.029001                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.029001                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.029001                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.029001                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 48906.474820                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 48906.474820                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 48906.474820                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 48906.474820                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          139                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              139                       # number of writebacks (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst          139                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          139                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst          139                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          139                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst      6659000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total      6659000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst      6659000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total      6659000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.029001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.029001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.029001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.029001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 47906.474820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 47906.474820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 47906.474820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 47906.474820                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   139                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst         4654                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total           4654                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst          139                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          139                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst      6798000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total      6798000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst         4793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total         4793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.029001                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.029001                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 48906.474820                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 48906.474820                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst          139                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          139                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst      6659000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total      6659000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.029001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.029001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 47906.474820                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 47906.474820                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              570405                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1163                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            490.460017                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   934.013386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst    89.986614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.912122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.087878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         1000                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           24                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses              9725                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses             9725                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::switch_cpus0.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total            3                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::switch_cpus0.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total            3                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::switch_cpus0.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::switch_cpus0.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandMissLatency::switch_cpus0.mmu.itb.walker        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMissLatency::total        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::switch_cpus0.mmu.itb.walker        42000                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::total        42000                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.demandAccesses::switch_cpus0.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::switch_cpus0.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMissLatency::total        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker        14000                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::total        14000                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.demandMshrMisses::switch_cpus0.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::switch_cpus0.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissLatency::total        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::total        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMshrMissRate::total     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::total     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::switch_cpus0.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total            3                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::switch_cpus0.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker        42000                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.missLatency::total        42000                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::total        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::total        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::total     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::total        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse           14                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs          138                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs           17                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     8.117647                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker    12.008005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.occupancies::switch_cpus0.mmu.itb.walker     1.991995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.750500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.124500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses           15                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses           15                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF   2699019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data         1425                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total             1425                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data         1425                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total            1425                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data           38                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total             38                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data           38                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total            38                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data       269000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total       269000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data       269000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total       269000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data         1463                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total         1463                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data         1463                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total         1463                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.025974                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.025974                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.025974                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.025974                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data  7078.947368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total  7078.947368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data  7078.947368                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total  7078.947368                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data           38                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total           38                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data           38                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total           38                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data       231000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total       231000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data       231000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total       231000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.025974                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.025974                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.025974                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.025974                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data  6078.947368                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total  6078.947368                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data  6078.947368                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total  6078.947368                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::switch_cpus1.data            4                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            4                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::switch_cpus1.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::switch_cpus1.data        31500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total        31500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::switch_cpus1.data            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::switch_cpus1.data     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus1.data        15750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total        15750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::switch_cpus1.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus1.data        65000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total        65000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus1.data     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus1.data        32500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total        32500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::switch_cpus1.data            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::switch_cpus1.data            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data          927                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total            927                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data           32                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total           32                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data       130000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total       130000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data          959                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total          959                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.033368                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.033368                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data  4062.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total  4062.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data           32                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total           32                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data        98000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total        98000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.033368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.033368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data  3062.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total  3062.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data          498                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total           498                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data            6                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total            6                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data       139000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total       139000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data          504                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total          504                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.011905                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.011905                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 23166.666667                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 23166.666667                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data            6                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total            6                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data       133000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total       133000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.011905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.011905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 22166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 22166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse        11250.930475                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             4562379                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             11279                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            404.502084                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data 11232.389240                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data    18.541235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.685571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.001132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.686702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024        11241                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         2580                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         8661                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.686096                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses             11833                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses            11833                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::switch_cpus1.mmu.dtb.walker            5                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total            5                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::switch_cpus1.mmu.dtb.walker            5                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total            5                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::switch_cpus1.mmu.dtb.walker           11                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total           11                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::switch_cpus1.mmu.dtb.walker           11                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total           11                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandMissLatency::switch_cpus1.mmu.dtb.walker       153000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMissLatency::total       153000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::switch_cpus1.mmu.dtb.walker       153000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::total       153000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandAccesses::switch_cpus1.mmu.dtb.walker           16                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total           16                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::switch_cpus1.mmu.dtb.walker           16                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total           16                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 13909.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMissLatency::total 13909.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 13909.090909                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::total 13909.090909                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMisses::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker           11                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::total           11                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker       142000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::total       142000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker       142000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::total       142000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMshrMissRate::total     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::total     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 12909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::total 12909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 12909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::total 12909.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.replacements            5                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker            5                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total            5                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker           11                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total           11                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker       153000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::total       153000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 13909.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::total 13909.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::total           11                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker       142000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::total       142000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 12909.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 12909.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     6.763144                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs           20                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.occupancies::switch_cpus1.mmu.dtb.walker     5.763144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.360196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.422696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024            7                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses           43                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses           43                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst         4345                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total             4345                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst         4345                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total            4345                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst          104                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            104                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst          104                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           104                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst      7888000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      7888000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst      7888000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      7888000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst         4449                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total         4449                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst         4449                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total         4449                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.023376                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.023376                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.023376                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.023376                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 75846.153846                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 75846.153846                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 75846.153846                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 75846.153846                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          104                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              104                       # number of writebacks (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst          104                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          104                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst          104                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          104                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst      7784000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      7784000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst      7784000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      7784000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.023376                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.023376                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.023376                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.023376                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 74846.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 74846.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 74846.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 74846.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   104                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst         4345                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total           4345                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst          104                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          104                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst      7888000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      7888000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst         4449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total         4449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.023376                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.023376                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 75846.153846                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 75846.153846                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst          104                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          104                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst      7784000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      7784000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.023376                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.023376                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 74846.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 74846.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              552439                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              1128                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            489.750887                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   927.232792                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.occupancies::switch_cpus1.inst    96.767208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.905501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.094499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          997                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           27                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses              9002                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses             9002                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::switch_cpus1.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total            3                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::switch_cpus1.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total            3                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::switch_cpus1.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::switch_cpus1.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandMissLatency::switch_cpus1.mmu.itb.walker        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMissLatency::total        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::switch_cpus1.mmu.itb.walker        42000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::total        42000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.demandAccesses::switch_cpus1.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::switch_cpus1.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMissLatency::total        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker        14000                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::total        14000                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.demandMshrMisses::switch_cpus1.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::switch_cpus1.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissLatency::total        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::total        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMshrMissRate::total     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::total     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::switch_cpus1.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total            3                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::switch_cpus1.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker        42000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.missLatency::total        42000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::total        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::total        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::total     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::total        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     4.881475                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            8                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.600000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.occupancies::switch_cpus1.mmu.itb.walker     2.881475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.180092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.305092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses           15                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses           15                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF   2699019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data          180                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total              180                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data          180                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total             180                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data            3                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total              3                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data            3                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total             3                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data        35000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total        35000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data        35000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total        35000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::switch_cpus2.data          183                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total          183                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data          183                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total          183                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.016393                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.016393                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.016393                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.016393                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 11666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 11666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 11666.666667                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 11666.666667                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data            3                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data        32000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total        32000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data        32000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total        32000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.016393                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.016393                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.016393                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.016393                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 10666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 10666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 10666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 10666.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                     1                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::switch_cpus2.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::switch_cpus2.data         8000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total         8000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::switch_cpus2.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::switch_cpus2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus2.data         4000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total         4000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::switch_cpus2.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus2.data        14000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total        14000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus2.data         7000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total         7000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::switch_cpus2.data            2                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::switch_cpus2.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data          118                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total            118                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data            2                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total            2                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data         8000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total         8000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data          120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total          120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.016667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.016667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data         4000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total         4000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data            2                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data         6000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total         6000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.016667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.016667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data         3000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total         3000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data           62                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total            62                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data            1                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data        27000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total        27000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data           63                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total           63                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.015873                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.015873                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data        27000                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total        27000                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data        26000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total        26000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.015873                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.015873                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data        26000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total        26000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse        13908.520017                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             2569149                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs             14233                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            180.506499                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data 13907.552207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data     0.967810                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.848850                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.000059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.848909                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024        13470                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         6082                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         7388                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.822144                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses              1499                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses             1499                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::switch_cpus2.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total            6                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::switch_cpus2.mmu.dtb.walker            6                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total            6                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::switch_cpus2.mmu.dtb.walker           13                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total           13                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::switch_cpus2.mmu.dtb.walker           13                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total           13                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandMissLatency::switch_cpus2.mmu.dtb.walker       387000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMissLatency::total       387000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::switch_cpus2.mmu.dtb.walker       387000                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::total       387000                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandAccesses::switch_cpus2.mmu.dtb.walker           19                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total           19                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::switch_cpus2.mmu.dtb.walker           19                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total           19                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.684211                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.684211                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.684211                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.684211                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 29769.230769                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMissLatency::total 29769.230769                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 29769.230769                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::total 29769.230769                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMisses::total           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker           13                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::total           13                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker       374000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::total       374000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker       374000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::total       374000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.684211                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMshrMissRate::total     0.684211                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.684211                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::total     0.684211                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 28769.230769                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::total 28769.230769                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 28769.230769                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::total 28769.230769                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.replacements           10                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker            6                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total            6                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker           13                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total           13                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker       387000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::total       387000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker           19                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total           19                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.684211                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.684211                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 29769.230769                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::total 29769.230769                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker           13                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::total           13                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker       374000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::total       374000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.684211                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.684211                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 28769.230769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 28769.230769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse    11.033969                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs           63                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs           24                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     2.625000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     4.281650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.occupancies::switch_cpus2.mmu.dtb.walker     6.752318                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.267603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.422020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.689623                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses           51                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses           51                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst          473                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total              473                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst          473                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total             473                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst            6                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total              6                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst            6                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total             6                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst       360000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total       360000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst       360000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total       360000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::switch_cpus2.inst          479                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total          479                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst          479                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total          479                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.012526                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.012526                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.012526                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.012526                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst        60000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total        60000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst        60000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total        60000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                6                       # number of writebacks (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst            6                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst       354000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total       354000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst       354000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total       354000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.012526                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.012526                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.012526                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.012526                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst        59000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total        59000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst        59000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total        59000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     6                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst          473                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total            473                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst            6                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst       360000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total       360000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst          479                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total          479                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.012526                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.012526                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst        60000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total        60000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst            6                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst       354000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total       354000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.012526                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.012526                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst        59000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total        59000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              206079                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1030                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            200.076699                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  1018.213230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst     5.786770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.994349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.005651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses               964                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses              964                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::switch_cpus2.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total            2                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::switch_cpus2.mmu.itb.walker            2                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total            2                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::switch_cpus2.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total            4                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::switch_cpus2.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total            4                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandMissLatency::switch_cpus2.mmu.itb.walker        46000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMissLatency::total        46000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::switch_cpus2.mmu.itb.walker        46000                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::total        46000                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.demandAccesses::switch_cpus2.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::switch_cpus2.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker        11500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMissLatency::total        11500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker        11500                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::total        11500                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.demandMshrMisses::switch_cpus2.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::switch_cpus2.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker        42000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissLatency::total        42000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker        42000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::total        42000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMshrMissRate::total     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::total     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::total        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::total        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.replacements            4                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::switch_cpus2.mmu.itb.walker            2                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total            2                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::switch_cpus2.mmu.itb.walker            4                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total            4                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker        46000                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.missLatency::total        46000                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker        11500                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::total        11500                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker            4                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker        42000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::total        42000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.666667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::total     0.666667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker        10500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::total        10500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse           12                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs          103                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs           16                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     6.437500                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker     9.106231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.occupancies::switch_cpus2.mmu.itb.walker     2.893769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.569139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.180861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses           16                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses           16                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF   2699019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         7708.199777                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             1673977                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs              7757                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            215.802114                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  7708.199777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.470471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.470471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         7506                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         2972                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         4534                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.458130                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              247871                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              1024                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            242.061523                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         1014                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF   2699019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.dcache.demandHits::switch_cpus4.data        34876                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total            34876                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::switch_cpus4.data        35016                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total           35016                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::switch_cpus4.data          465                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total            465                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::switch_cpus4.data          841                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total           841                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::switch_cpus4.data      3665500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total      3665500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::switch_cpus4.data      3665500                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total      3665500                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::switch_cpus4.data        35341                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total        35341                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::switch_cpus4.data        35857                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total        35857                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::switch_cpus4.data     0.013158                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.013158                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::switch_cpus4.data     0.023454                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.023454                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::switch_cpus4.data  7882.795699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total  7882.795699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::switch_cpus4.data  4358.501784                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total  4358.501784                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks           33                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total               33                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrMisses::switch_cpus4.data          465                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total          465                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::switch_cpus4.data          841                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total          841                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrUncacheable::switch_cpus4.data            3                       # number of overall MSHR uncacheable misses (Count)
system.cpu4.dcache.overallMshrUncacheable::total            3                       # number of overall MSHR uncacheable misses (Count)
system.cpu4.dcache.demandMshrMissLatency::switch_cpus4.data      3200500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total      3200500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::switch_cpus4.data      4417500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total      4417500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrUncacheableLatency::switch_cpus4.data       126000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu4.dcache.overallMshrUncacheableLatency::total       126000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::switch_cpus4.data     0.013158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.013158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::switch_cpus4.data     0.023454                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.023454                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::switch_cpus4.data  6882.795699                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total  6882.795699                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::switch_cpus4.data  5252.675386                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total  5252.675386                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrUncacheableLatency::switch_cpus4.data        42000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrUncacheableLatency::total        42000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu4.dcache.replacements                    50                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::switch_cpus4.data          499                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total          499                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::switch_cpus4.data           53                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           53                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::switch_cpus4.data       510000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       510000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::switch_cpus4.data          552                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total          552                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::switch_cpus4.data     0.096014                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.096014                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus4.data  9622.641509                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total  9622.641509                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::switch_cpus4.data           53                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           53                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus4.data      1466000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      1466000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus4.data     0.096014                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.096014                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus4.data 27660.377358                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 27660.377358                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::switch_cpus4.data          552                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total          552                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::switch_cpus4.data          552                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total          552                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::switch_cpus4.data        17281                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total          17281                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::switch_cpus4.data          154                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total          154                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::switch_cpus4.data       875500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total       875500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::switch_cpus4.data        17435                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total        17435                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::switch_cpus4.data     0.008833                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.008833                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::switch_cpus4.data  5685.064935                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total  5685.064935                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrMisses::switch_cpus4.data          154                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total          154                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrUncacheable::switch_cpus4.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu4.dcache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::switch_cpus4.data       721500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total       721500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrUncacheableLatency::switch_cpus4.data       126000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu4.dcache.ReadReq.mshrUncacheableLatency::total       126000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::switch_cpus4.data     0.008833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.008833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::switch_cpus4.data  4685.064935                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total  4685.064935                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus4.data       126000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrUncacheableLatency::total       126000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::switch_cpus4.data          140                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total          140                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::switch_cpus4.data          376                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total          376                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::switch_cpus4.data          516                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total          516                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::switch_cpus4.data     0.728682                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.728682                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::switch_cpus4.data          376                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total          376                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::switch_cpus4.data      1217000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total      1217000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::switch_cpus4.data     0.728682                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.728682                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus4.data  3236.702128                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total  3236.702128                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::switch_cpus4.data        17595                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total         17595                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::switch_cpus4.data          311                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total          311                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::switch_cpus4.data      2790000                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total      2790000                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::switch_cpus4.data        17906                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total        17906                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::switch_cpus4.data     0.017368                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.017368                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::switch_cpus4.data  8971.061093                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total  8971.061093                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::switch_cpus4.data          311                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total          311                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrUncacheable::switch_cpus4.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu4.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::switch_cpus4.data      2479000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total      2479000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::switch_cpus4.data     0.017368                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.017368                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::switch_cpus4.data  7971.061093                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total  7971.061093                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse        11303.347676                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             1655598                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs             11465                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs            144.404536                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data 10605.702611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.occupancies::switch_cpus4.data   697.645065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.647321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::switch_cpus4.data     0.042581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.689902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024        10767                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         4000                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         6767                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.657166                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses            296442                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses           296442                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.demandHits::switch_cpus4.mmu.dtb.walker           38                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.demandHits::total           38                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.overallHits::switch_cpus4.mmu.dtb.walker           38                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.overallHits::total           38                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.demandMisses::switch_cpus4.mmu.dtb.walker          167                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.demandMisses::total          167                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::switch_cpus4.mmu.dtb.walker          167                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::total          167                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.demandMissLatency::switch_cpus4.mmu.dtb.walker      1662000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandMissLatency::total      1662000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMissLatency::switch_cpus4.mmu.dtb.walker      1662000                       # number of overall miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMissLatency::total      1662000                       # number of overall miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandAccesses::switch_cpus4.mmu.dtb.walker          205                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::total          205                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::switch_cpus4.mmu.dtb.walker          205                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::total          205                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandMissRate::switch_cpus4.mmu.dtb.walker     0.814634                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.demandMissRate::total     0.814634                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::switch_cpus4.mmu.dtb.walker     0.814634                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::total     0.814634                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.demandAvgMissLatency::switch_cpus4.mmu.dtb.walker  9952.095808                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dtb_walker_cache.demandAvgMissLatency::total  9952.095808                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMissLatency::switch_cpus4.mmu.dtb.walker  9952.095808                       # average overall miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMissLatency::total  9952.095808                       # average overall miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.demandMshrMisses::switch_cpus4.mmu.dtb.walker          167                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dtb_walker_cache.demandMshrMisses::total          167                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dtb_walker_cache.overallMshrMisses::switch_cpus4.mmu.dtb.walker          167                       # number of overall MSHR misses (Count)
system.cpu4.dtb_walker_cache.overallMshrMisses::total          167                       # number of overall MSHR misses (Count)
system.cpu4.dtb_walker_cache.demandMshrMissLatency::switch_cpus4.mmu.dtb.walker      1495000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandMshrMissLatency::total      1495000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMshrMissLatency::switch_cpus4.mmu.dtb.walker      1495000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMshrMissLatency::total      1495000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandMshrMissRate::switch_cpus4.mmu.dtb.walker     0.814634                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.demandMshrMissRate::total     0.814634                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMshrMissRate::switch_cpus4.mmu.dtb.walker     0.814634                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMshrMissRate::total     0.814634                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus4.mmu.dtb.walker  8952.095808                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.demandAvgMshrMissLatency::total  8952.095808                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus4.mmu.dtb.walker  8952.095808                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMshrMissLatency::total  8952.095808                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.replacements          152                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::switch_cpus4.mmu.dtb.walker           38                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::total           38                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::switch_cpus4.mmu.dtb.walker          167                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::total          167                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.missLatency::switch_cpus4.mmu.dtb.walker      1662000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.missLatency::total      1662000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.accesses::switch_cpus4.mmu.dtb.walker          205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::total          205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.missRate::switch_cpus4.mmu.dtb.walker     0.814634                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.missRate::total     0.814634                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus4.mmu.dtb.walker  9952.095808                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.ReadReq.avgMissLatency::total  9952.095808                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus4.mmu.dtb.walker          167                       # number of ReadReq MSHR misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.mshrMisses::total          167                       # number of ReadReq MSHR misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus4.mmu.dtb.walker      1495000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissLatency::total      1495000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus4.mmu.dtb.walker     0.814634                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissRate::total     0.814634                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus4.mmu.dtb.walker  8952.095808                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  8952.095808                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse    10.912242                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs          249                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs          176                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs     1.414773                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.occupancies::cpu4.mmu.dtb.walker     0.035260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.occupancies::switch_cpus4.mmu.dtb.walker    10.876982                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::cpu4.mmu.dtb.walker     0.002204                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::switch_cpus4.mmu.dtb.walker     0.679811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::total     0.682015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dtb_walker_cache.tags.tagAccesses          577                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses          577                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu4.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu4.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu4.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu4.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu4.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu4.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu4.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu4.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu4.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu4.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu4.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu4.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu4.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu4.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu4.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu4.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu4.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu4.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu4.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu4.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu4.icache.demandHits::switch_cpus4.inst        91988                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total            91988                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::switch_cpus4.inst        91988                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total           91988                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::switch_cpus4.inst         1108                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total           1108                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::switch_cpus4.inst         1108                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total          1108                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::switch_cpus4.inst     78070000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total     78070000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::switch_cpus4.inst     78070000                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total     78070000                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::switch_cpus4.inst        93096                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total        93096                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::switch_cpus4.inst        93096                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total        93096                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::switch_cpus4.inst     0.011902                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.011902                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::switch_cpus4.inst     0.011902                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.011902                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::switch_cpus4.inst 70460.288809                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 70460.288809                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::switch_cpus4.inst 70460.288809                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 70460.288809                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks         1108                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total             1108                       # number of writebacks (Count)
system.cpu4.icache.demandMshrMisses::switch_cpus4.inst         1108                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total         1108                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::switch_cpus4.inst         1108                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total         1108                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::switch_cpus4.inst     76962000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total     76962000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::switch_cpus4.inst     76962000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total     76962000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::switch_cpus4.inst     0.011902                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.011902                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::switch_cpus4.inst     0.011902                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.011902                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::switch_cpus4.inst 69460.288809                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 69460.288809                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::switch_cpus4.inst 69460.288809                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 69460.288809                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                  1108                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::switch_cpus4.inst        91988                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total          91988                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::switch_cpus4.inst         1108                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total         1108                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::switch_cpus4.inst     78070000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total     78070000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::switch_cpus4.inst        93096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total        93096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::switch_cpus4.inst     0.011902                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.011902                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::switch_cpus4.inst 70460.288809                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 70460.288809                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrMisses::switch_cpus4.inst         1108                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total         1108                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::switch_cpus4.inst     76962000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total     76962000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::switch_cpus4.inst     0.011902                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.011902                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::switch_cpus4.inst 69460.288809                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 69460.288809                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              237954                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs              2132                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs            111.610694                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst   317.462541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.occupancies::switch_cpus4.inst   706.537459                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.310022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::switch_cpus4.inst     0.689978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::3         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses            187300                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses           187300                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.demandHits::switch_cpus4.mmu.itb.walker           29                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.demandHits::total           29                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.overallHits::switch_cpus4.mmu.itb.walker           29                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.overallHits::total           29                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.demandMisses::switch_cpus4.mmu.itb.walker          157                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.demandMisses::total          157                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.overallMisses::switch_cpus4.mmu.itb.walker          157                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.overallMisses::total          157                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.demandMissLatency::switch_cpus4.mmu.itb.walker       648000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.itb_walker_cache.demandMissLatency::total       648000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMissLatency::switch_cpus4.mmu.itb.walker       648000                       # number of overall miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMissLatency::total       648000                       # number of overall miss ticks (Tick)
system.cpu4.itb_walker_cache.demandAccesses::switch_cpus4.mmu.itb.walker          186                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandAccesses::total          186                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::switch_cpus4.mmu.itb.walker          186                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::total          186                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandMissRate::switch_cpus4.mmu.itb.walker     0.844086                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.demandMissRate::total     0.844086                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::switch_cpus4.mmu.itb.walker     0.844086                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::total     0.844086                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.demandAvgMissLatency::switch_cpus4.mmu.itb.walker  4127.388535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.itb_walker_cache.demandAvgMissLatency::total  4127.388535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMissLatency::switch_cpus4.mmu.itb.walker  4127.388535                       # average overall miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMissLatency::total  4127.388535                       # average overall miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.demandMshrMisses::switch_cpus4.mmu.itb.walker          157                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.itb_walker_cache.demandMshrMisses::total          157                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.itb_walker_cache.overallMshrMisses::switch_cpus4.mmu.itb.walker          157                       # number of overall MSHR misses (Count)
system.cpu4.itb_walker_cache.overallMshrMisses::total          157                       # number of overall MSHR misses (Count)
system.cpu4.itb_walker_cache.demandMshrMissLatency::switch_cpus4.mmu.itb.walker       491000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.demandMshrMissLatency::total       491000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMshrMissLatency::switch_cpus4.mmu.itb.walker       491000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMshrMissLatency::total       491000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.demandMshrMissRate::switch_cpus4.mmu.itb.walker     0.844086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.itb_walker_cache.demandMshrMissRate::total     0.844086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.itb_walker_cache.overallMshrMissRate::switch_cpus4.mmu.itb.walker     0.844086                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.itb_walker_cache.overallMshrMissRate::total     0.844086                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus4.mmu.itb.walker  3127.388535                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.demandAvgMshrMissLatency::total  3127.388535                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus4.mmu.itb.walker  3127.388535                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMshrMissLatency::total  3127.388535                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.replacements          141                       # number of replacements (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::switch_cpus4.mmu.itb.walker           29                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::total           29                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::switch_cpus4.mmu.itb.walker          157                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::total          157                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.missLatency::switch_cpus4.mmu.itb.walker       648000                       # number of ReadReq miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.missLatency::total       648000                       # number of ReadReq miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.accesses::switch_cpus4.mmu.itb.walker          186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::total          186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.missRate::switch_cpus4.mmu.itb.walker     0.844086                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.missRate::total     0.844086                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus4.mmu.itb.walker  4127.388535                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.ReadReq.avgMissLatency::total  4127.388535                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.ReadReq.mshrMisses::switch_cpus4.mmu.itb.walker          157                       # number of ReadReq MSHR misses (Count)
system.cpu4.itb_walker_cache.ReadReq.mshrMisses::total          157                       # number of ReadReq MSHR misses (Count)
system.cpu4.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus4.mmu.itb.walker       491000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.mshrMissLatency::total       491000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus4.mmu.itb.walker     0.844086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.mshrMissRate::total     0.844086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus4.mmu.itb.walker  3127.388535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.ReadReq.avgMshrMissLatency::total  3127.388535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse     8.841333                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs          243                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs          165                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs     1.472727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.occupancies::cpu4.mmu.itb.walker     0.030547                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.itb_walker_cache.tags.occupancies::switch_cpus4.mmu.itb.walker     8.810786                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::cpu4.mmu.itb.walker     0.001909                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::switch_cpus4.mmu.itb.walker     0.550674                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::total     0.552583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu4.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu4.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.itb_walker_cache.tags.tagAccesses          529                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses          529                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF   2699019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.dcache.demandHits::switch_cpus5.data        15842                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total            15842                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::switch_cpus5.data        15984                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total           15984                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::switch_cpus5.data          542                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total            542                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::switch_cpus5.data          554                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total           554                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::switch_cpus5.data     20074000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total     20074000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::switch_cpus5.data     20074000                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total     20074000                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::switch_cpus5.data        16384                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total        16384                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::switch_cpus5.data        16538                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total        16538                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::switch_cpus5.data     0.033081                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.033081                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::switch_cpus5.data     0.033499                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.033499                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::switch_cpus5.data 37036.900369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 37036.900369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::switch_cpus5.data 36234.657040                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 36234.657040                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks           20                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total               20                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrMisses::switch_cpus5.data          542                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total          542                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::switch_cpus5.data          554                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total          554                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrUncacheable::switch_cpus5.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu5.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu5.dcache.demandMshrMissLatency::switch_cpus5.data     19532000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total     19532000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::switch_cpus5.data     19568000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total     19568000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::switch_cpus5.data     0.033081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.033081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::switch_cpus5.data     0.033499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.033499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::switch_cpus5.data 36036.900369                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 36036.900369                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::switch_cpus5.data 35321.299639                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 35321.299639                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                    34                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::switch_cpus5.data          222                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total          222                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::switch_cpus5.data           58                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           58                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::switch_cpus5.data       301500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total       301500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::switch_cpus5.data          280                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total          280                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::switch_cpus5.data     0.207143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.207143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus5.data  5198.275862                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total  5198.275862                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::switch_cpus5.data           58                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           58                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus5.data       767000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total       767000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus5.data     0.207143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.207143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus5.data 13224.137931                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 13224.137931                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::switch_cpus5.data          280                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total          280                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::switch_cpus5.data          280                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total          280                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::switch_cpus5.data         9103                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total           9103                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::switch_cpus5.data          181                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total          181                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::switch_cpus5.data       752000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total       752000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::switch_cpus5.data         9284                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total         9284                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::switch_cpus5.data     0.019496                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.019496                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::switch_cpus5.data  4154.696133                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total  4154.696133                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrMisses::switch_cpus5.data          181                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total          181                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::switch_cpus5.data       571000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total       571000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::switch_cpus5.data     0.019496                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.019496                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::switch_cpus5.data  3154.696133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total  3154.696133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::switch_cpus5.data          142                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total          142                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::switch_cpus5.data           12                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total           12                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::switch_cpus5.data          154                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total          154                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::switch_cpus5.data     0.077922                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.077922                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::switch_cpus5.data           12                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total           12                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::switch_cpus5.data        36000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total        36000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::switch_cpus5.data     0.077922                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.077922                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus5.data         3000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total         3000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::switch_cpus5.data         6739                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total          6739                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::switch_cpus5.data          361                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total          361                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::switch_cpus5.data     19322000                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total     19322000                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::switch_cpus5.data         7100                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total         7100                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::switch_cpus5.data     0.050845                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.050845                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::switch_cpus5.data 53523.545706                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 53523.545706                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::switch_cpus5.data          361                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total          361                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrUncacheable::switch_cpus5.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu5.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::switch_cpus5.data     18961000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total     18961000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::switch_cpus5.data     0.050845                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.050845                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::switch_cpus5.data 52523.545706                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 52523.545706                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         9003.091335                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             1722649                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs              9479                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs            181.733200                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  8948.194066                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.occupancies::switch_cpus5.data    54.897269                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.546154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::switch_cpus5.data     0.003351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.549505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         9249                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::2          340                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3         2291                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         6618                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.564514                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses            137294                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses           137294                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.demandHits::switch_cpus5.mmu.dtb.walker           26                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.demandHits::total           26                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.overallHits::switch_cpus5.mmu.dtb.walker           26                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.overallHits::total           26                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.demandMisses::switch_cpus5.mmu.dtb.walker          115                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.demandMisses::total          115                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::switch_cpus5.mmu.dtb.walker          115                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::total          115                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.demandMissLatency::switch_cpus5.mmu.dtb.walker       724500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandMissLatency::total       724500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMissLatency::switch_cpus5.mmu.dtb.walker       724500                       # number of overall miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMissLatency::total       724500                       # number of overall miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandAccesses::switch_cpus5.mmu.dtb.walker          141                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::total          141                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::switch_cpus5.mmu.dtb.walker          141                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::total          141                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandMissRate::switch_cpus5.mmu.dtb.walker     0.815603                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMissRate::total     0.815603                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::switch_cpus5.mmu.dtb.walker     0.815603                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::total     0.815603                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.demandAvgMissLatency::switch_cpus5.mmu.dtb.walker         6300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dtb_walker_cache.demandAvgMissLatency::total         6300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMissLatency::switch_cpus5.mmu.dtb.walker         6300                       # average overall miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMissLatency::total         6300                       # average overall miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.demandMshrMisses::switch_cpus5.mmu.dtb.walker          115                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dtb_walker_cache.demandMshrMisses::total          115                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dtb_walker_cache.overallMshrMisses::switch_cpus5.mmu.dtb.walker          115                       # number of overall MSHR misses (Count)
system.cpu5.dtb_walker_cache.overallMshrMisses::total          115                       # number of overall MSHR misses (Count)
system.cpu5.dtb_walker_cache.demandMshrMissLatency::switch_cpus5.mmu.dtb.walker       609500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandMshrMissLatency::total       609500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMshrMissLatency::switch_cpus5.mmu.dtb.walker       609500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMshrMissLatency::total       609500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandMshrMissRate::switch_cpus5.mmu.dtb.walker     0.815603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMshrMissRate::total     0.815603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMshrMissRate::switch_cpus5.mmu.dtb.walker     0.815603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMshrMissRate::total     0.815603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus5.mmu.dtb.walker         5300                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.demandAvgMshrMissLatency::total         5300                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus5.mmu.dtb.walker         5300                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMshrMissLatency::total         5300                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.replacements           94                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::switch_cpus5.mmu.dtb.walker           26                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::total           26                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::switch_cpus5.mmu.dtb.walker          115                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::total          115                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.missLatency::switch_cpus5.mmu.dtb.walker       724500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.missLatency::total       724500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.accesses::switch_cpus5.mmu.dtb.walker          141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::total          141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.missRate::switch_cpus5.mmu.dtb.walker     0.815603                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.missRate::total     0.815603                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus5.mmu.dtb.walker         6300                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.ReadReq.avgMissLatency::total         6300                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus5.mmu.dtb.walker          115                       # number of ReadReq MSHR misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.mshrMisses::total          115                       # number of ReadReq MSHR misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus5.mmu.dtb.walker       609500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissLatency::total       609500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus5.mmu.dtb.walker     0.815603                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissRate::total     0.815603                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus5.mmu.dtb.walker         5300                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.ReadReq.avgMshrMissLatency::total         5300                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse     1.917480                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs          142                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs          116                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs     1.224138                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.occupancies::cpu5.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.occupancies::switch_cpus5.mmu.dtb.walker     0.917480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::cpu5.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::switch_cpus5.mmu.dtb.walker     0.057342                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::total     0.119842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dtb_walker_cache.tags.tagAccesses          397                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses          397                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu5.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu5.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu5.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu5.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu5.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu5.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu5.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu5.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu5.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu5.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu5.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu5.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu5.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu5.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu5.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu5.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu5.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu5.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu5.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu5.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu5.icache.demandHits::switch_cpus5.inst        44562                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total            44562                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::switch_cpus5.inst        44562                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total           44562                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::switch_cpus5.inst          522                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            522                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::switch_cpus5.inst          522                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           522                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::switch_cpus5.inst     30189500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total     30189500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::switch_cpus5.inst     30189500                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total     30189500                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::switch_cpus5.inst        45084                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total        45084                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::switch_cpus5.inst        45084                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total        45084                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::switch_cpus5.inst     0.011578                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.011578                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::switch_cpus5.inst     0.011578                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.011578                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::switch_cpus5.inst 57834.291188                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 57834.291188                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::switch_cpus5.inst 57834.291188                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 57834.291188                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks          522                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total              522                       # number of writebacks (Count)
system.cpu5.icache.demandMshrMisses::switch_cpus5.inst          522                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total          522                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::switch_cpus5.inst          522                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total          522                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::switch_cpus5.inst     29667500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total     29667500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::switch_cpus5.inst     29667500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total     29667500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::switch_cpus5.inst     0.011578                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.011578                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::switch_cpus5.inst     0.011578                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.011578                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::switch_cpus5.inst 56834.291188                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 56834.291188                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::switch_cpus5.inst 56834.291188                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 56834.291188                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                   522                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::switch_cpus5.inst        44562                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total          44562                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::switch_cpus5.inst          522                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          522                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::switch_cpus5.inst     30189500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total     30189500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::switch_cpus5.inst        45084                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total        45084                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::switch_cpus5.inst     0.011578                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.011578                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::switch_cpus5.inst 57834.291188                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 57834.291188                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrMisses::switch_cpus5.inst          522                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total          522                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::switch_cpus5.inst     29667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total     29667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::switch_cpus5.inst     0.011578                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.011578                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::switch_cpus5.inst 56834.291188                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 56834.291188                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              577535                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs              1546                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs            373.567270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst   970.921964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.occupancies::switch_cpus5.inst    53.078036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.948166                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::switch_cpus5.inst     0.051834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::2          415                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::3          595                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses             90690                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses            90690                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.demandHits::switch_cpus5.mmu.itb.walker           11                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.demandHits::total           11                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.overallHits::switch_cpus5.mmu.itb.walker           11                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.overallHits::total           11                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.demandMisses::switch_cpus5.mmu.itb.walker          114                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.demandMisses::total          114                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.overallMisses::switch_cpus5.mmu.itb.walker          114                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.overallMisses::total          114                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.demandMissLatency::switch_cpus5.mmu.itb.walker       486500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.itb_walker_cache.demandMissLatency::total       486500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMissLatency::switch_cpus5.mmu.itb.walker       486500                       # number of overall miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMissLatency::total       486500                       # number of overall miss ticks (Tick)
system.cpu5.itb_walker_cache.demandAccesses::switch_cpus5.mmu.itb.walker          125                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandAccesses::total          125                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::switch_cpus5.mmu.itb.walker          125                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::total          125                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandMissRate::switch_cpus5.mmu.itb.walker     0.912000                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMissRate::total     0.912000                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::switch_cpus5.mmu.itb.walker     0.912000                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::total     0.912000                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.demandAvgMissLatency::switch_cpus5.mmu.itb.walker  4267.543860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.itb_walker_cache.demandAvgMissLatency::total  4267.543860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMissLatency::switch_cpus5.mmu.itb.walker  4267.543860                       # average overall miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMissLatency::total  4267.543860                       # average overall miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.demandMshrMisses::switch_cpus5.mmu.itb.walker          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.itb_walker_cache.demandMshrMisses::total          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.itb_walker_cache.overallMshrMisses::switch_cpus5.mmu.itb.walker          114                       # number of overall MSHR misses (Count)
system.cpu5.itb_walker_cache.overallMshrMisses::total          114                       # number of overall MSHR misses (Count)
system.cpu5.itb_walker_cache.demandMshrMissLatency::switch_cpus5.mmu.itb.walker       372500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.demandMshrMissLatency::total       372500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMshrMissLatency::switch_cpus5.mmu.itb.walker       372500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMshrMissLatency::total       372500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.demandMshrMissRate::switch_cpus5.mmu.itb.walker     0.912000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMshrMissRate::total     0.912000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMshrMissRate::switch_cpus5.mmu.itb.walker     0.912000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMshrMissRate::total     0.912000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus5.mmu.itb.walker  3267.543860                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.demandAvgMshrMissLatency::total  3267.543860                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus5.mmu.itb.walker  3267.543860                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMshrMissLatency::total  3267.543860                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.replacements           90                       # number of replacements (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::switch_cpus5.mmu.itb.walker           11                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::total           11                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::switch_cpus5.mmu.itb.walker          114                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::total          114                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.missLatency::switch_cpus5.mmu.itb.walker       486500                       # number of ReadReq miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.missLatency::total       486500                       # number of ReadReq miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.accesses::switch_cpus5.mmu.itb.walker          125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::total          125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.missRate::switch_cpus5.mmu.itb.walker     0.912000                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.missRate::total     0.912000                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus5.mmu.itb.walker  4267.543860                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.ReadReq.avgMissLatency::total  4267.543860                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.ReadReq.mshrMisses::switch_cpus5.mmu.itb.walker          114                       # number of ReadReq MSHR misses (Count)
system.cpu5.itb_walker_cache.ReadReq.mshrMisses::total          114                       # number of ReadReq MSHR misses (Count)
system.cpu5.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus5.mmu.itb.walker       372500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.mshrMissLatency::total       372500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus5.mmu.itb.walker     0.912000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.mshrMissRate::total     0.912000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus5.mmu.itb.walker  3267.543860                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.ReadReq.avgMshrMissLatency::total  3267.543860                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse     1.484583                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs          126                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs          115                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs     1.095652                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.occupancies::cpu5.mmu.itb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.occupancies::switch_cpus5.mmu.itb.walker     0.484583                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::cpu5.mmu.itb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::switch_cpus5.mmu.itb.walker     0.030286                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::total     0.092786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.itb_walker_cache.tags.tagAccesses          364                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses          364                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF   2699019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.dcache.demandHits::switch_cpus6.data        44254                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total            44254                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::switch_cpus6.data        44560                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total           44560                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::switch_cpus6.data         1427                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total           1427                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::switch_cpus6.data         1430                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total          1430                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::switch_cpus6.data     22145500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total     22145500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::switch_cpus6.data     22145500                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total     22145500                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::switch_cpus6.data        45681                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total        45681                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::switch_cpus6.data        45990                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total        45990                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::switch_cpus6.data     0.031238                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.031238                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::switch_cpus6.data     0.031094                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.031094                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::switch_cpus6.data 15518.920813                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 15518.920813                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::switch_cpus6.data 15486.363636                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 15486.363636                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks           85                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total               85                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrMisses::switch_cpus6.data         1427                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total         1427                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::switch_cpus6.data         1430                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total         1430                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrUncacheable::switch_cpus6.data            4                       # number of overall MSHR uncacheable misses (Count)
system.cpu6.dcache.overallMshrUncacheable::total            4                       # number of overall MSHR uncacheable misses (Count)
system.cpu6.dcache.demandMshrMissLatency::switch_cpus6.data     20718500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total     20718500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::switch_cpus6.data     20816500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total     20816500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrUncacheableLatency::switch_cpus6.data       126500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu6.dcache.overallMshrUncacheableLatency::total       126500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::switch_cpus6.data     0.031238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.031238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::switch_cpus6.data     0.031094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.031094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::switch_cpus6.data 14518.920813                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 14518.920813                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::switch_cpus6.data 14556.993007                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 14556.993007                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrUncacheableLatency::switch_cpus6.data        31625                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrUncacheableLatency::total        31625                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu6.dcache.replacements                   143                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::switch_cpus6.data          500                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total          500                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::switch_cpus6.data          118                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total          118                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::switch_cpus6.data       496000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total       496000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::switch_cpus6.data          618                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total          618                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::switch_cpus6.data     0.190939                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.190939                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus6.data  4203.389831                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total  4203.389831                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::switch_cpus6.data          118                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total          118                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus6.data      1374000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      1374000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus6.data     0.190939                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.190939                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus6.data 11644.067797                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 11644.067797                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::switch_cpus6.data          618                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total          618                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::switch_cpus6.data          618                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total          618                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::switch_cpus6.data        22014                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total          22014                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::switch_cpus6.data          279                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total          279                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::switch_cpus6.data      1200000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total      1200000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::switch_cpus6.data        22293                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total        22293                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::switch_cpus6.data     0.012515                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.012515                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::switch_cpus6.data  4301.075269                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total  4301.075269                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrMisses::switch_cpus6.data          279                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total          279                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrUncacheable::switch_cpus6.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu6.dcache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::switch_cpus6.data       921000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total       921000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrUncacheableLatency::switch_cpus6.data       126500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu6.dcache.ReadReq.mshrUncacheableLatency::total       126500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::switch_cpus6.data     0.012515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.012515                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::switch_cpus6.data  3301.075269                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total  3301.075269                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus6.data       126500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrUncacheableLatency::total       126500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::switch_cpus6.data          306                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total          306                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::switch_cpus6.data            3                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::switch_cpus6.data          309                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total          309                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::switch_cpus6.data     0.009709                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.009709                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::switch_cpus6.data            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::switch_cpus6.data        98000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total        98000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::switch_cpus6.data     0.009709                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.009709                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus6.data 32666.666667                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total 32666.666667                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::switch_cpus6.data        22240                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total         22240                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::switch_cpus6.data         1148                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total         1148                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::switch_cpus6.data     20945500                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total     20945500                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::switch_cpus6.data        23388                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total        23388                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::switch_cpus6.data     0.049085                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.049085                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::switch_cpus6.data 18245.209059                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 18245.209059                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::switch_cpus6.data         1148                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total         1148                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrUncacheable::switch_cpus6.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu6.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::switch_cpus6.data     19797500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total     19797500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::switch_cpus6.data     0.049085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.049085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::switch_cpus6.data 17245.209059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 17245.209059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse        12936.422080                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             1892379                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs             13766                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs            137.467601                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data 12857.457147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.occupancies::switch_cpus6.data    78.964933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.784757                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::switch_cpus6.data     0.004820                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.789577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024        13597                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::1           50                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::2          827                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3         4118                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         8597                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.829895                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses            378697                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses           378697                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.demandHits::switch_cpus6.mmu.dtb.walker           26                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.demandHits::total           26                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.overallHits::switch_cpus6.mmu.dtb.walker           26                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.overallHits::total           26                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.demandMisses::switch_cpus6.mmu.dtb.walker          165                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.demandMisses::total          165                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::switch_cpus6.mmu.dtb.walker          165                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::total          165                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.demandMissLatency::switch_cpus6.mmu.dtb.walker      1411500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandMissLatency::total      1411500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMissLatency::switch_cpus6.mmu.dtb.walker      1411500                       # number of overall miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMissLatency::total      1411500                       # number of overall miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandAccesses::switch_cpus6.mmu.dtb.walker          191                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::total          191                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::switch_cpus6.mmu.dtb.walker          191                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::total          191                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandMissRate::switch_cpus6.mmu.dtb.walker     0.863874                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMissRate::total     0.863874                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::switch_cpus6.mmu.dtb.walker     0.863874                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::total     0.863874                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.demandAvgMissLatency::switch_cpus6.mmu.dtb.walker  8554.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dtb_walker_cache.demandAvgMissLatency::total  8554.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMissLatency::switch_cpus6.mmu.dtb.walker  8554.545455                       # average overall miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMissLatency::total  8554.545455                       # average overall miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.demandMshrMisses::switch_cpus6.mmu.dtb.walker          165                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dtb_walker_cache.demandMshrMisses::total          165                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dtb_walker_cache.overallMshrMisses::switch_cpus6.mmu.dtb.walker          165                       # number of overall MSHR misses (Count)
system.cpu6.dtb_walker_cache.overallMshrMisses::total          165                       # number of overall MSHR misses (Count)
system.cpu6.dtb_walker_cache.demandMshrMissLatency::switch_cpus6.mmu.dtb.walker      1246500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandMshrMissLatency::total      1246500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMshrMissLatency::switch_cpus6.mmu.dtb.walker      1246500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMshrMissLatency::total      1246500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandMshrMissRate::switch_cpus6.mmu.dtb.walker     0.863874                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMshrMissRate::total     0.863874                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMshrMissRate::switch_cpus6.mmu.dtb.walker     0.863874                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMshrMissRate::total     0.863874                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus6.mmu.dtb.walker  7554.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.demandAvgMshrMissLatency::total  7554.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus6.mmu.dtb.walker  7554.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMshrMissLatency::total  7554.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.replacements          132                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::switch_cpus6.mmu.dtb.walker           26                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::total           26                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::switch_cpus6.mmu.dtb.walker          165                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::total          165                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.missLatency::switch_cpus6.mmu.dtb.walker      1411500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.missLatency::total      1411500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.accesses::switch_cpus6.mmu.dtb.walker          191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::total          191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.missRate::switch_cpus6.mmu.dtb.walker     0.863874                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.missRate::total     0.863874                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus6.mmu.dtb.walker  8554.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.ReadReq.avgMissLatency::total  8554.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus6.mmu.dtb.walker          165                       # number of ReadReq MSHR misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.mshrMisses::total          165                       # number of ReadReq MSHR misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus6.mmu.dtb.walker      1246500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissLatency::total      1246500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus6.mmu.dtb.walker     0.863874                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissRate::total     0.863874                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus6.mmu.dtb.walker  7554.545455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  7554.545455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse     4.234517                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs          196                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs          167                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs     1.173653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.occupancies::cpu6.mmu.dtb.walker     1.894864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.occupancies::switch_cpus6.mmu.dtb.walker     2.339653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::cpu6.mmu.dtb.walker     0.118429                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::switch_cpus6.mmu.dtb.walker     0.146228                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::total     0.264657                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dtb_walker_cache.tags.tagAccesses          547                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses          547                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu6.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu6.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu6.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu6.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu6.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu6.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu6.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu6.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu6.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu6.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu6.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu6.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu6.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu6.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu6.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu6.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu6.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu6.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu6.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu6.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu6.icache.demandHits::switch_cpus6.inst       140414                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           140414                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::switch_cpus6.inst       140414                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          140414                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::switch_cpus6.inst         1522                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total           1522                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::switch_cpus6.inst         1522                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total          1522                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::switch_cpus6.inst     95975000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total     95975000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::switch_cpus6.inst     95975000                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total     95975000                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::switch_cpus6.inst       141936                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       141936                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::switch_cpus6.inst       141936                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       141936                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::switch_cpus6.inst     0.010723                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.010723                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::switch_cpus6.inst     0.010723                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.010723                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::switch_cpus6.inst 63058.475690                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 63058.475690                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::switch_cpus6.inst 63058.475690                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 63058.475690                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks         1522                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total             1522                       # number of writebacks (Count)
system.cpu6.icache.demandMshrMisses::switch_cpus6.inst         1522                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total         1522                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::switch_cpus6.inst         1522                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total         1522                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::switch_cpus6.inst     94453000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total     94453000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::switch_cpus6.inst     94453000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total     94453000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::switch_cpus6.inst     0.010723                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.010723                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::switch_cpus6.inst     0.010723                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.010723                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::switch_cpus6.inst 62058.475690                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 62058.475690                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::switch_cpus6.inst 62058.475690                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 62058.475690                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                  1522                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::switch_cpus6.inst       140414                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         140414                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::switch_cpus6.inst         1522                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total         1522                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::switch_cpus6.inst     95975000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total     95975000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::switch_cpus6.inst       141936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       141936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::switch_cpus6.inst     0.010723                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.010723                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::switch_cpus6.inst 63058.475690                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 63058.475690                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrMisses::switch_cpus6.inst         1522                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total         1522                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::switch_cpus6.inst     94453000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total     94453000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::switch_cpus6.inst     0.010723                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.010723                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::switch_cpus6.inst 62058.475690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 62058.475690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              433245                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs              2546                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs            170.166929                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst   935.909992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.occupancies::switch_cpus6.inst    88.090008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.913975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::switch_cpus6.inst     0.086025                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::1          329                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::2          438                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::3          223                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses            285394                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses           285394                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.demandHits::switch_cpus6.mmu.itb.walker           14                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.demandHits::total           14                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.overallHits::switch_cpus6.mmu.itb.walker           14                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.overallHits::total           14                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.demandMisses::switch_cpus6.mmu.itb.walker          194                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.demandMisses::total          194                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.overallMisses::switch_cpus6.mmu.itb.walker          194                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.overallMisses::total          194                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.demandMissLatency::switch_cpus6.mmu.itb.walker       826000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.itb_walker_cache.demandMissLatency::total       826000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMissLatency::switch_cpus6.mmu.itb.walker       826000                       # number of overall miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMissLatency::total       826000                       # number of overall miss ticks (Tick)
system.cpu6.itb_walker_cache.demandAccesses::switch_cpus6.mmu.itb.walker          208                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandAccesses::total          208                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::switch_cpus6.mmu.itb.walker          208                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::total          208                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandMissRate::switch_cpus6.mmu.itb.walker     0.932692                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMissRate::total     0.932692                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::switch_cpus6.mmu.itb.walker     0.932692                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::total     0.932692                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.demandAvgMissLatency::switch_cpus6.mmu.itb.walker  4257.731959                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.itb_walker_cache.demandAvgMissLatency::total  4257.731959                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMissLatency::switch_cpus6.mmu.itb.walker  4257.731959                       # average overall miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMissLatency::total  4257.731959                       # average overall miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.demandMshrMisses::switch_cpus6.mmu.itb.walker          194                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.itb_walker_cache.demandMshrMisses::total          194                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.itb_walker_cache.overallMshrMisses::switch_cpus6.mmu.itb.walker          194                       # number of overall MSHR misses (Count)
system.cpu6.itb_walker_cache.overallMshrMisses::total          194                       # number of overall MSHR misses (Count)
system.cpu6.itb_walker_cache.demandMshrMissLatency::switch_cpus6.mmu.itb.walker       632000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.demandMshrMissLatency::total       632000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMshrMissLatency::switch_cpus6.mmu.itb.walker       632000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMshrMissLatency::total       632000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.demandMshrMissRate::switch_cpus6.mmu.itb.walker     0.932692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMshrMissRate::total     0.932692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMshrMissRate::switch_cpus6.mmu.itb.walker     0.932692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMshrMissRate::total     0.932692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus6.mmu.itb.walker  3257.731959                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.demandAvgMshrMissLatency::total  3257.731959                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus6.mmu.itb.walker  3257.731959                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMshrMissLatency::total  3257.731959                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.replacements          161                       # number of replacements (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::switch_cpus6.mmu.itb.walker           14                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::total           14                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::switch_cpus6.mmu.itb.walker          194                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::total          194                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.missLatency::switch_cpus6.mmu.itb.walker       826000                       # number of ReadReq miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.missLatency::total       826000                       # number of ReadReq miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.accesses::switch_cpus6.mmu.itb.walker          208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::total          208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.missRate::switch_cpus6.mmu.itb.walker     0.932692                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.missRate::total     0.932692                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus6.mmu.itb.walker  4257.731959                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.ReadReq.avgMissLatency::total  4257.731959                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.ReadReq.mshrMisses::switch_cpus6.mmu.itb.walker          194                       # number of ReadReq MSHR misses (Count)
system.cpu6.itb_walker_cache.ReadReq.mshrMisses::total          194                       # number of ReadReq MSHR misses (Count)
system.cpu6.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus6.mmu.itb.walker       632000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.mshrMissLatency::total       632000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus6.mmu.itb.walker     0.932692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.mshrMissRate::total     0.932692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus6.mmu.itb.walker  3257.731959                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.ReadReq.avgMshrMissLatency::total  3257.731959                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse     2.819473                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs          216                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs          196                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs     1.102041                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.occupancies::cpu6.mmu.itb.walker     1.683476                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.itb_walker_cache.tags.occupancies::switch_cpus6.mmu.itb.walker     1.135997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::cpu6.mmu.itb.walker     0.105217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::switch_cpus6.mmu.itb.walker     0.071000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::total     0.176217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu6.itb_walker_cache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu6.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu6.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.itb_walker_cache.tags.tagAccesses          610                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses          610                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF   2699019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::switch_cpus0.mmu.dtb.walker            5                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.inst            60                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.mmu.dtb.walker           11                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.inst             5                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus2.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus2.inst             1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus4.mmu.dtb.walker           12                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus4.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus4.inst            58                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus5.mmu.dtb.walker           19                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus5.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus5.inst           138                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus6.mmu.dtb.walker           16                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus6.mmu.itb.walker            5                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus6.inst           285                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       635                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus0.mmu.dtb.walker            5                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.inst           60                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.mmu.dtb.walker           11                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.inst            5                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus2.mmu.dtb.walker            6                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus2.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus2.inst            1                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus4.mmu.dtb.walker           12                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus4.mmu.itb.walker            2                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus4.inst           58                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus5.mmu.dtb.walker           19                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus5.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus5.inst          138                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus6.mmu.dtb.walker           16                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus6.mmu.itb.walker            5                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus6.inst          285                       # number of overall hits (Count)
system.l2.overallHits::total                      635                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus0.mmu.dtb.walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus0.inst           79                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.inst           99                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus2.mmu.dtb.walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus2.inst            5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus4.mmu.dtb.walker           12                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus4.inst         1050                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus4.data           16                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus5.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus5.inst          384                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus5.data          267                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus6.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus6.inst         1237                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus6.data           90                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3256                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus0.mmu.dtb.walker            4                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus0.inst           79                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.inst           99                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus2.mmu.dtb.walker            4                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus2.inst            5                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus4.mmu.dtb.walker           12                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus4.inst         1050                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus4.data           16                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus5.mmu.dtb.walker            1                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus5.inst          384                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus5.data          267                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus6.mmu.dtb.walker            8                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus6.inst         1237                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus6.data           90                       # number of overall misses (Count)
system.l2.overallMisses::total                   3256                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus0.mmu.dtb.walker       296500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus0.inst      5762000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.inst      7568000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus2.mmu.dtb.walker       282000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus2.inst       333500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus4.mmu.dtb.walker       894500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus4.inst     74655500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus4.data      1252500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus5.mmu.dtb.walker        77500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus5.inst     27301000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus5.data     17890000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus6.mmu.dtb.walker       604000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus6.inst     88983500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus6.data      6332500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          232233000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.mmu.dtb.walker       296500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.inst      5762000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.inst      7568000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus2.mmu.dtb.walker       282000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus2.inst       333500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus4.mmu.dtb.walker       894500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus4.inst     74655500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus4.data      1252500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus5.mmu.dtb.walker        77500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus5.inst     27301000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus5.data     17890000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus6.mmu.dtb.walker       604000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus6.inst     88983500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus6.data      6332500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         232233000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus0.mmu.dtb.walker            9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.inst          139                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.mmu.dtb.walker           11                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.inst          104                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus2.mmu.dtb.walker           10                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus2.inst            6                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.mmu.dtb.walker           24                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.mmu.itb.walker            2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.inst         1108                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.data           16                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.mmu.dtb.walker           20                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.inst          522                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.data          267                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus6.mmu.dtb.walker           24                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus6.mmu.itb.walker            5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus6.inst         1522                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus6.data           90                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  3891                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.dtb.walker            9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.inst          139                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.mmu.dtb.walker           11                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.inst          104                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus2.mmu.dtb.walker           10                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus2.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus2.inst            6                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.mmu.dtb.walker           24                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.mmu.itb.walker            2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.inst         1108                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.data           16                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.mmu.dtb.walker           20                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.inst          522                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.data          267                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus6.mmu.dtb.walker           24                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus6.mmu.itb.walker            5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus6.inst         1522                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus6.data           90                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 3891                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus0.mmu.dtb.walker     0.444444                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus0.inst     0.568345                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.inst     0.951923                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus2.mmu.dtb.walker     0.400000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus2.inst     0.833333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus4.mmu.dtb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus4.inst     0.947653                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus4.data            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus5.mmu.dtb.walker     0.050000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus5.inst     0.735632                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus5.data            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus6.mmu.dtb.walker     0.333333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus6.inst     0.812746                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus6.data            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.836803                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.mmu.dtb.walker     0.444444                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.inst     0.568345                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.inst     0.951923                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus2.mmu.dtb.walker     0.400000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus2.inst     0.833333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus4.mmu.dtb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus4.inst     0.947653                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus4.data            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus5.mmu.dtb.walker     0.050000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus5.inst     0.735632                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus5.data            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus6.mmu.dtb.walker     0.333333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus6.inst     0.812746                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus6.data            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.836803                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker        74125                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus0.inst 72936.708861                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.inst 76444.444444                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker        70500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus2.inst        66700                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus4.mmu.dtb.walker 74541.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus4.inst 71100.476190                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus4.data 78281.250000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus5.mmu.dtb.walker        77500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus5.inst 71096.354167                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus5.data 67003.745318                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus6.mmu.dtb.walker        75500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus6.inst 71934.923201                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus6.data 70361.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    71324.631450                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker        74125                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.inst 72936.708861                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.inst 76444.444444                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker        70500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus2.inst        66700                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus4.mmu.dtb.walker 74541.666667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus4.inst 71100.476190                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus4.data 78281.250000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus5.mmu.dtb.walker        77500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus5.inst 71096.354167                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus5.data 67003.745318                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus6.mmu.dtb.walker        75500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus6.inst 71934.923201                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus6.data 70361.111111                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   71324.631450                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  127                       # number of writebacks (Count)
system.l2.writebacks::total                       127                       # number of writebacks (Count)
system.l2.demandMshrHits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     5                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus1.inst            4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus4.inst            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    5                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::switch_cpus0.mmu.dtb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus0.inst           79                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.inst           95                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus2.mmu.dtb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus2.inst            5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus4.mmu.dtb.walker           12                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus4.inst         1049                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus4.data           16                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus5.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus5.inst          384                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus5.data          267                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus6.mmu.dtb.walker            8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus6.inst         1237                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus6.data           90                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3251                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.mmu.dtb.walker            4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.inst           79                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.inst           95                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus2.mmu.dtb.walker            4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus2.inst            5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus4.mmu.dtb.walker           12                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus4.inst         1049                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus4.data           16                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus5.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus5.inst          384                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus5.data          267                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus6.mmu.dtb.walker            8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus6.inst         1237                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus6.data           90                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3251                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::switch_cpus0.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus1.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus2.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus4.data            3                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus5.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus6.data            4                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total            12                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker       255773                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus0.inst      4949087                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.inst      6310629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker       241207                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus2.inst       282030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus4.mmu.dtb.walker       771098                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus4.inst     63835704                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus4.data      1088586                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus5.mmu.dtb.walker        67443                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus5.inst     23347765                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus5.data     15146546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus6.mmu.dtb.walker       521953                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus6.inst     76271759                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus6.data      5408149                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      198497729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker       255773                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.inst      4949087                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.inst      6310629                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker       241207                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus2.inst       282030                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus4.mmu.dtb.walker       771098                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus4.inst     63835704                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus4.data      1088586                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus5.mmu.dtb.walker        67443                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus5.inst     23347765                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus5.data     15146546                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus6.mmu.dtb.walker       521953                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus6.inst     76271759                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus6.data      5408149                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     198497729                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::switch_cpus4.data       113817                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::switch_cpus6.data       114072                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total       227889                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.444444                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus0.inst     0.568345                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.inst     0.913462                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.400000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus2.inst     0.833333                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus4.mmu.dtb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus4.inst     0.946751                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus4.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus5.mmu.dtb.walker     0.050000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus5.inst     0.735632                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus5.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus6.mmu.dtb.walker     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus6.inst     0.812746                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus6.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.835518                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.444444                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.inst     0.568345                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.inst     0.913462                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.400000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus2.inst     0.833333                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus4.mmu.dtb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus4.inst     0.946751                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus4.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus5.mmu.dtb.walker     0.050000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus5.inst     0.735632                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus5.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus6.mmu.dtb.walker     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus6.inst     0.812746                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus6.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.835518                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 63943.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus0.inst 62646.670886                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.inst 66427.673684                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 60301.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus2.inst        56406                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus4.mmu.dtb.walker 64258.166667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus4.inst 60853.864633                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus4.data 68036.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus5.mmu.dtb.walker        67443                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus5.inst 60801.471354                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus5.data 56728.636704                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus6.mmu.dtb.walker 65244.125000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus6.inst 61658.657235                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus6.data 60090.544444                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61057.437404                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 63943.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.inst 62646.670886                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.inst 66427.673684                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 60301.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus2.inst        56406                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus4.mmu.dtb.walker 64258.166667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus4.inst 60853.864633                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus4.data 68036.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus5.mmu.dtb.walker        67443                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus5.inst 60801.471354                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus5.data 56728.636704                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus6.mmu.dtb.walker 65244.125000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus6.inst 61658.657235                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus6.data 60090.544444                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61057.437404                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::switch_cpus4.data        37939                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::switch_cpus6.data        28518                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 18990.750000                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                           4494                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::switch_cpus0.inst           60                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus1.inst            5                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus2.inst            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus4.inst           58                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus5.inst          138                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus6.inst          285                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                547                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus0.inst           79                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus1.inst           99                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus2.inst            5                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus4.inst         1050                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus5.inst          384                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus6.inst         1237                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2854                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus0.inst      5762000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus1.inst      7568000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus2.inst       333500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus4.inst     74655500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus5.inst     27301000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus6.inst     88983500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    204603500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus0.inst          139                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus1.inst          104                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus2.inst            6                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus4.inst         1108                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus5.inst          522                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus6.inst         1522                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3401                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus0.inst     0.568345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus1.inst     0.951923                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus2.inst     0.833333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus4.inst     0.947653                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus5.inst     0.735632                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus6.inst     0.812746                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.839165                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus0.inst 72936.708861                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus1.inst 76444.444444                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus2.inst        66700                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus4.inst 71100.476190                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus5.inst 71096.354167                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus6.inst 71934.923201                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 71690.084093                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::switch_cpus1.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::switch_cpus4.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              5                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus0.inst           79                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus1.inst           95                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus2.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus4.inst         1049                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus5.inst          384                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus6.inst         1237                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2849                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus0.inst      4949087                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus1.inst      6310629                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus2.inst       282030                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus4.inst     63835704                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus5.inst     23347765                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus6.inst     76271759                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    174996974                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.568345                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.913462                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.833333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus4.inst     0.946751                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus5.inst     0.735632                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus6.inst     0.812746                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.837695                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 62646.670886                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 66427.673684                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst        56406                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus4.inst 60853.864633                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus5.inst 60801.471354                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus6.inst 61658.657235                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61423.999298                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::switch_cpus4.data           12                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus5.data          267                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus6.data           88                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 367                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus4.data       903500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::switch_cpus5.data     17890000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::switch_cpus6.data      6165500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       24959000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus4.data           12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus5.data          267                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus6.data           88                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               367                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus4.data 75291.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::switch_cpus5.data 67003.745318                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::switch_cpus6.data 70062.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 68008.174387                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus4.data           12                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus5.data          267                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus6.data           88                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             367                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus4.data       780578                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::switch_cpus5.data     15146546                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::switch_cpus6.data      5261876                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     21189000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus4.data 65048.166667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus5.data 56728.636704                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus6.data 59794.045455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 57735.694823                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.mshrUncacheable::switch_cpus4.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::switch_cpus6.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total            2                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheableLatency::switch_cpus4.data       113817                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::switch_cpus6.data       114072                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total       227889                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.avgMshrUncacheableLatency::switch_cpus4.data       113817                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::switch_cpus6.data       114072                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 113944.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker            5                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker           11                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus2.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus4.mmu.dtb.walker           12                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus4.mmu.itb.walker            2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus5.mmu.dtb.walker           19                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus5.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus6.mmu.dtb.walker           16                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus6.mmu.itb.walker            5                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                88                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus4.mmu.dtb.walker           12                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus4.data            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus5.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus6.mmu.dtb.walker            8                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus6.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              35                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker       296500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker       282000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus4.mmu.dtb.walker       894500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus4.data       349000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus5.mmu.dtb.walker        77500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus6.mmu.dtb.walker       604000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus6.data       167000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      2670500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker           11                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus4.mmu.dtb.walker           24                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus4.mmu.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus4.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus5.mmu.dtb.walker           20                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus5.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus6.mmu.dtb.walker           24                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus6.mmu.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus6.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           123                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.444444                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.400000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus4.mmu.dtb.walker     0.500000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus5.mmu.dtb.walker     0.050000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus6.mmu.dtb.walker     0.333333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.284553                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker        74125                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker        70500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus4.mmu.dtb.walker 74541.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus4.data        87250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus5.mmu.dtb.walker        77500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus6.mmu.dtb.walker        75500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus6.data        83500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total        76300                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus4.mmu.dtb.walker           12                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus4.data            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus5.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus6.mmu.dtb.walker            8                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus6.data            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           35                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker       255773                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker       241207                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus4.mmu.dtb.walker       771098                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus4.data       308008                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus5.mmu.dtb.walker        67443                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus6.mmu.dtb.walker       521953                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus6.data       146273                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      2311755                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.444444                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.400000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus4.mmu.dtb.walker     0.500000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus4.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus5.mmu.dtb.walker     0.050000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus6.mmu.dtb.walker     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus6.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.284553                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 63943.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 60301.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus4.mmu.dtb.walker 64258.166667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus4.data        77002                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus5.mmu.dtb.walker        67443                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus6.mmu.dtb.walker 65244.125000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus6.data 73136.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66050.142857                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus4.data            1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus5.data           11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   12                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::switch_cpus0.data           11                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus1.data            6                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus2.data            1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus4.data           41                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus5.data           15                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus6.data          447                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                521                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus4.data           42                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus5.data           26                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus6.data          447                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              533                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus4.data     0.976190                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus5.data     0.576923                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.977486                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::switch_cpus0.data           11                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus1.data            6                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus2.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus4.data           41                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus5.data           15                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus6.data          447                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            521                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus0.data       158178                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus1.data        85784                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus2.data        14436                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus4.data       581952                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus5.data       214032                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus6.data      6414032                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      7468414                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus4.data     0.976190                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus5.data     0.576923                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus6.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.977486                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 14379.818182                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 14297.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus2.data        14436                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus4.data 14193.951220                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus5.data 14268.800000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus6.data 14349.064877                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 14334.767754                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::switch_cpus0.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus1.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus2.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus4.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus5.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus6.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total           10                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         1258                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1258                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1258                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1258                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          143                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              143                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          143                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          143                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         1024                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         6468                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       5518                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.172164                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     328.110268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        3.321623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       15.411133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data        5.083005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst       90.814031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data       33.674584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.039628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.mmu.dtb.walker     1.679593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.inst    40.145841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.inst    46.535735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus2.mmu.dtb.walker     0.104443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus2.inst     1.797190                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus4.mmu.dtb.walker     4.584660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus4.inst   360.672829                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus4.data     6.340672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus5.mmu.dtb.walker     0.001420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus5.inst    17.625350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus5.data    16.450413                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus6.mmu.dtb.walker     1.307284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus6.inst    45.111471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus6.data     5.188828                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.320420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.003244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.015050                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.004964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.088686                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.032885                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.001640                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.inst     0.039205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.inst     0.045445                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.000102                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus2.inst     0.001755                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus4.mmu.dtb.walker     0.004477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus4.inst     0.352220                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus4.data     0.006192                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus5.mmu.dtb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus5.inst     0.017212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus5.data     0.016065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus6.mmu.dtb.walker     0.001277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus6.inst     0.044054                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus6.data     0.005067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           1024                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   37                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  367                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  522                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   98                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      16236                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     16236                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       127.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples        79.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples        95.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus4.mmu.dtb.walker::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus4.inst::samples      1049.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus4.data::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus5.mmu.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus5.inst::samples       384.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus5.data::samples       267.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus6.mmu.dtb.walker::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus6.inst::samples      1237.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus6.data::samples        90.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004743552500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7317                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 94                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3251                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        127                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3251                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      127                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3251                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  127                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean            492                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    407.798755                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    333.512818                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            1     16.67%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-383            2     33.33%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-447            1     16.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-639            1     16.67%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1088-1151            1     16.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                4     66.67%     66.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  208064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 8128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              77088749.65311471                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3011464.53581838                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2698868500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     798954.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst         5056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst         6080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus4.mmu.dtb.walker          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus4.inst        67136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus4.data         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus5.mmu.dtb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus5.inst        24576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus5.data        17088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus6.mmu.dtb.walker          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus6.inst        79168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus6.data         5760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         6400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 94849.276718689274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 1873273.215194113087                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 2252670.322068870068                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 94849.276718689274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 118561.595898361586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus4.mmu.dtb.walker 284547.830156067794                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus4.inst 24874222.819476261735                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus4.data 379397.106874757097                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus5.mmu.dtb.walker 23712.319179672319                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus5.inst 9105530.564994169399                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus5.data 6331189.220972509123                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus6.mmu.dtb.walker 189698.553437378549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus6.inst 29332138.825254656374                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus6.data 2134108.726170508657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2371231.917967231944                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst           79                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst           95                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus4.mmu.dtb.walker           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus4.inst         1049                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus4.data           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus5.mmu.dtb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus5.inst          384                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus5.data          267                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus6.mmu.dtb.walker            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus6.inst         1237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus6.data           90                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          127                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker       116250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst      2214000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst      3060000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker       102500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst       107500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus4.mmu.dtb.walker       362500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus4.inst     27476250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus4.data       543500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus5.mmu.dtb.walker        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus5.inst      9993000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus5.data      6113500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus6.mmu.dtb.walker       246250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus6.inst     33822750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus6.data      2364500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  61128430370                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     29062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     28025.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     32210.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     21500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus4.mmu.dtb.walker     30208.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus4.inst     26192.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus4.data     33968.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus5.mmu.dtb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus5.inst     26023.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus5.data     22897.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus6.mmu.dtb.walker     30781.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus6.inst     27342.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus6.data     26272.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 481326223.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst         5056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst         6080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus4.mmu.dtb.walker          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus4.inst        67136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus4.data         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus5.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus5.inst        24576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus5.data        17088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus6.mmu.dtb.walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus6.inst        79168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus6.data         5760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         208064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst         5056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst         6080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus4.inst        67136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus5.inst        24576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus6.inst        79168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       182336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         8128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         8128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst           79                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst           95                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus4.mmu.dtb.walker           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus4.inst         1049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus4.data           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus5.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus5.inst          384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus5.data          267                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus6.mmu.dtb.walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus6.inst         1237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus6.data           90                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3251                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          127                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            127                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker        94849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst      1873273                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst      2252670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker        94849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst       118562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus4.mmu.dtb.walker       284548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus4.inst     24874223                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus4.data       379397                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus5.mmu.dtb.walker        23712                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus5.inst      9105531                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus5.data      6331189                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus6.mmu.dtb.walker       189699                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus6.inst     29332139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus6.data      2134109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          77088750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst      1873273                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst      2252670                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst       118562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus4.inst     24874223                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus5.inst      9105531                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus6.inst     29332139                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      67556397                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3011465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3011465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3011465                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker        94849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst      1873273                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst      2252670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker        94849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst       118562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus4.mmu.dtb.walker       284548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus4.inst     24874223                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus4.data       379397                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus5.mmu.dtb.walker        23712                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus5.inst      9105531                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus5.data      6331189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus6.mmu.dtb.walker       189699                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus6.inst     29332139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus6.data      2134109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         80100214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3251                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 100                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                25598750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              16255000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           86555000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7874.12                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26624.12                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2385                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 44                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           44.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          919                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   232.252448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   159.044438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   233.431999                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          306     33.30%     33.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          322     35.04%     68.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          113     12.30%     80.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           64      6.96%     87.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           38      4.13%     91.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           22      2.39%     94.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           13      1.41%     95.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      1.09%     96.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           31      3.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          919                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                208064                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               6400                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               77.088750                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                2.371232                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         3334380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1764675                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       11566800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        370620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 212665440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    277314690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    802683360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1309699965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   485.250369                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2084749500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     89960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    524309500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3248700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1722930                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       11645340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        151380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 212665440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    262209120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    815578560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1307221470                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   484.332074                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2118002250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     89960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    491056750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    2                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                2886                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  12                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 12                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           127                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1129                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               912                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                403                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               367                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2884                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu4.interrupts.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu5.interrupts.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu6.interrupts.pio            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         8706                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         8730                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::system.cpu5.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8734                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu4.interrupts.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu5.interrupts.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu6.interrupts.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       216192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       216240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::system.cpu5.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   216248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              427                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4213                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4213    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4213                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy                 674                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy               1553                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy                836                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy               3122                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy            2531202                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy                 858                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy                 889                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy                 768                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy                2034                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer10.occupancy               370                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy            5324117                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer8.occupancy                615                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5455                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4085                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                 1841205                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.exec_context.thread_0.numInsts         3528                       # Number of instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numOps         7126                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.exec_context.thread_0.numIntAluAccesses         7029                       # Number of integer alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns          198                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numCondCtrlInsts          446                       # Number of instructions that are conditional controls (Count)
system.switch_cpus0.exec_context.thread_0.numIntInsts         7029                       # Number of integer instructions (Count)
system.switch_cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIntRegReads         9204                       # Number of times the integer registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numIntRegWrites         5278                       # Number of times the integer registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numCCRegReads         4038                       # Number of times the CC registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numCCRegWrites         2339                       # Number of times the CC registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numMiscRegReads         3084                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numMiscRegWrites           46                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numMemRefs         1629                       # Number of memory refs (Count)
system.switch_cpus0.exec_context.thread_0.numLoadInsts         1064                       # Number of load instructions (Count)
system.switch_cpus0.exec_context.thread_0.numStoreInsts          565                       # Number of store instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 1831632.029319                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles  9572.970681                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.005199                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.994801                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.numBranches          717                       # Number of branches fetched (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass           16      0.22%      0.22% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IntAlu         5458     76.59%     76.82% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IntMult           18      0.25%     77.07% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IntDiv            7      0.10%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     77.17% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::MemRead         1062     14.90%     92.07% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::MemWrite          565      7.93%    100.00% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::total         7126                       # Class of executed instruction. (Count)
system.switch_cpus0.mmu.dtb.rdAccesses           1071                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses            569                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                4                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses           4795                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean   1778416500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value   1778416500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value   1778416500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON     14033000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   1778416500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF   1323449000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                  241588                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.exec_context.thread_0.numInsts         3273                       # Number of instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numOps         6599                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.exec_context.thread_0.numIntAluAccesses         6511                       # Number of integer alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns          182                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numCondCtrlInsts          424                       # Number of instructions that are conditional controls (Count)
system.switch_cpus1.exec_context.thread_0.numIntInsts         6511                       # Number of integer instructions (Count)
system.switch_cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIntRegReads         8560                       # Number of times the integer registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numIntRegWrites         4884                       # Number of times the integer registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numCCRegReads         3875                       # Number of times the CC registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numCCRegWrites         2138                       # Number of times the CC registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numMiscRegReads         2794                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numMemRefs         1470                       # Number of memory refs (Count)
system.switch_cpus1.exec_context.thread_0.numLoadInsts          962                       # Number of load instructions (Count)
system.switch_cpus1.exec_context.thread_0.numStoreInsts          508                       # Number of store instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles 240308.326592                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles  1279.673408                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction     0.005297                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction     0.994703                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.numBranches          673                       # Number of branches fetched (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass           16      0.24%      0.24% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IntAlu         5091     77.15%     77.39% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IntMult           17      0.26%     77.65% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IntDiv            7      0.11%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     77.75% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::MemRead          960     14.55%     92.30% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::MemWrite          508      7.70%    100.00% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::total         6599                       # Class of executed instruction. (Count)
system.switch_cpus1.mmu.dtb.rdAccesses            969                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses            512                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                4                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses           4451                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean   2578225000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value   2578225000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value   2578225000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON     14296500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   2578225000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    523377000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                  193947                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.exec_context.thread_0.numInsts          379                       # Number of instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numOps          936                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.exec_context.thread_0.numIntAluAccesses          901                       # Number of integer alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns           28                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numCondCtrlInsts           64                       # Number of instructions that are conditional controls (Count)
system.switch_cpus2.exec_context.thread_0.numIntInsts          901                       # Number of integer instructions (Count)
system.switch_cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIntRegReads         1064                       # Number of times the integer registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numIntRegWrites          657                       # Number of times the integer registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numCCRegReads          453                       # Number of times the CC registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numCCRegWrites          279                       # Number of times the CC registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numMiscRegReads          387                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numMiscRegWrites           25                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numMemRefs          184                       # Number of memory refs (Count)
system.switch_cpus2.exec_context.thread_0.numLoadInsts          120                       # Number of load instructions (Count)
system.switch_cpus2.exec_context.thread_0.numStoreInsts           64                       # Number of store instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles 193830.302071                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles   116.697929                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction     0.000602                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction     0.999398                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.numBranches          105                       # Number of branches fetched (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass            2      0.21%      0.21% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IntAlu          752     80.34%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     80.56% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::MemRead          118     12.61%     93.16% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::MemWrite           64      6.84%    100.00% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::total          936                       # Class of executed instruction. (Count)
system.switch_cpus2.mmu.dtb.rdAccesses            127                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses             67                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                5                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses            481                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean   2602045500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value   2602045500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value   2602045500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON      1624000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   2602045500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF    512229000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                  426948                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.exec_context.thread_0.numInsts        69738                       # Number of instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numOps       129935                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus4.exec_context.thread_0.numIntAluAccesses       125960                       # Number of integer alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numFpAluAccesses          908                       # Number of float alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns         2436                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numCondCtrlInsts         9940                       # Number of instructions that are conditional controls (Count)
system.switch_cpus4.exec_context.thread_0.numIntInsts       125960                       # Number of integer instructions (Count)
system.switch_cpus4.exec_context.thread_0.numFpInsts          908                       # Number of float instructions (Count)
system.switch_cpus4.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIntRegReads       168475                       # Number of times the integer registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numIntRegWrites        87017                       # Number of times the integer registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numFpRegReads         1578                       # Number of times the floating registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numFpRegWrites          718                       # Number of times the floating registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numCCRegReads        68531                       # Number of times the CC registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numCCRegWrites        40351                       # Number of times the CC registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numMiscRegReads        60552                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numMiscRegWrites          703                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numMemRefs        36972                       # Number of memory refs (Count)
system.switch_cpus4.exec_context.thread_0.numLoadInsts        18504                       # Number of load instructions (Count)
system.switch_cpus4.exec_context.thread_0.numStoreInsts        18468                       # Number of store instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles 393179.324300                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles 33768.675700                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction     0.079093                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction     0.920907                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.numBranches        13343                       # Number of branches fetched (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::No_OpClass          235      0.18%      0.18% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IntAlu        91778     70.63%     70.81% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IntMult          256      0.20%     71.01% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IntDiv           33      0.03%     71.03% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatAdd           18      0.01%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     71.05% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAdd           30      0.02%     71.07% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     71.07% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAlu           71      0.05%     71.12% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     71.12% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdCvt          220      0.17%     71.29% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdMisc          316      0.24%     71.54% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     71.54% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     71.54% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShift           15      0.01%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     71.55% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::MemRead        18363     14.13%     85.68% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::MemWrite        18468     14.21%     99.89% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMemRead          140      0.11%    100.00% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::total       129943                       # Class of executed instruction. (Count)
system.switch_cpus4.mmu.dtb.rdAccesses          18547                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses          18480                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses               43                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses               12                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses          93143                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses               47                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.numTransitions            1                       # Number of power state transitions (Count)
system.switch_cpus4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::mean   2485545000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::min_value   2485545000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::max_value   2485545000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::CLK_GATED   2485545000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF    630353500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                 4973548                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.exec_context.thread_0.numInsts        33791                       # Number of instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numOps        64380                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus5.exec_context.thread_0.numIntAluAccesses        63061                       # Number of integer alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numFpAluAccesses           38                       # Number of float alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns         1695                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numCondCtrlInsts         4402                       # Number of instructions that are conditional controls (Count)
system.switch_cpus5.exec_context.thread_0.numIntInsts        63061                       # Number of integer instructions (Count)
system.switch_cpus5.exec_context.thread_0.numFpInsts           38                       # Number of float instructions (Count)
system.switch_cpus5.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIntRegReads        82802                       # Number of times the integer registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numIntRegWrites        44226                       # Number of times the integer registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numFpRegReads           65                       # Number of times the floating registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numFpRegWrites           31                       # Number of times the floating registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numCCRegReads        32601                       # Number of times the CC registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numCCRegWrites        19710                       # Number of times the CC registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numMiscRegReads        30494                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numMiscRegWrites          958                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numMemRefs        17103                       # Number of memory refs (Count)
system.switch_cpus5.exec_context.thread_0.numLoadInsts         9717                       # Number of load instructions (Count)
system.switch_cpus5.exec_context.thread_0.numStoreInsts         7386                       # Number of store instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles 4765095.337515                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles 208452.662485                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction     0.041912                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction     0.958088                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.numBranches         6806                       # Number of branches fetched (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::No_OpClass          111      0.17%      0.17% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IntAlu        47049     73.07%     73.24% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IntMult           99      0.15%     73.39% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IntDiv            7      0.01%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatAdd            1      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     73.40% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAdd            2      0.00%     73.41% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     73.41% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAlu            4      0.01%     73.41% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     73.41% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdCvt            8      0.01%     73.43% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdMisc           13      0.02%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     73.45% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::MemRead         9706     15.07%     88.52% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::MemWrite         7386     11.47%     99.99% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMemRead            7      0.01%    100.00% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::total        64393                       # Class of executed instruction. (Count)
system.switch_cpus5.mmu.dtb.rdAccesses           9740                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses           7408                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses               21                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses               18                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses          45116                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses               32                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.numTransitions            4                       # Number of power state transitions (Count)
system.switch_cpus5.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::mean    145359750                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::stdev 94590027.672715                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::min_value     78474500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::max_value    212245000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::ON    113122000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::CLK_GATED    290719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF   2712057000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                 5398038                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.exec_context.thread_0.numInsts       105386                       # Number of instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numOps       189043                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus6.exec_context.thread_0.numIntAluAccesses       185825                       # Number of integer alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numFpAluAccesses          175                       # Number of float alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns         3812                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numCondCtrlInsts        14940                       # Number of instructions that are conditional controls (Count)
system.switch_cpus6.exec_context.thread_0.numIntInsts       185825                       # Number of integer instructions (Count)
system.switch_cpus6.exec_context.thread_0.numFpInsts          175                       # Number of float instructions (Count)
system.switch_cpus6.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIntRegReads       248632                       # Number of times the integer registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numIntRegWrites       127883                       # Number of times the integer registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numFpRegReads          279                       # Number of times the floating registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numFpRegWrites          141                       # Number of times the floating registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numCCRegReads       102047                       # Number of times the CC registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numCCRegWrites        68298                       # Number of times the CC registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numMiscRegReads        86154                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numMiscRegWrites         1705                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numMemRefs        47234                       # Number of memory refs (Count)
system.switch_cpus6.exec_context.thread_0.numLoadInsts        23220                       # Number of load instructions (Count)
system.switch_cpus6.exec_context.thread_0.numStoreInsts        24014                       # Number of store instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles 4783059.998228                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles 614978.001772                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction     0.113926                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction     0.886074                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.numBranches        20224                       # Number of branches fetched (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::No_OpClass          301      0.16%      0.16% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IntAlu       141108     74.64%     74.80% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IntMult          277      0.15%     74.94% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IntDiv           26      0.01%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatAdd            2      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAdd            4      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     74.96% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAlu           26      0.01%     74.97% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     74.97% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdCvt           38      0.02%     74.99% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdMisc           41      0.02%     75.01% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.01% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.01% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShift            7      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.02% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::MemRead        23180     12.26%     87.28% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::MemWrite        24014     12.70%     99.98% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMemRead           38      0.02%    100.00% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::total       189062                       # Class of executed instruction. (Count)
system.switch_cpus6.mmu.dtb.rdAccesses          23254                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses          24030                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses               33                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses               20                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses         141989                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses               53                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.numTransitions            3                       # Number of power state transitions (Count)
system.switch_cpus6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::mean    546952500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::min_value    546952500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::max_value    546952500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::ON    307489000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::CLK_GATED    546952500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF   2261457000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                   2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp               5428                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                 10                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                10                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          270                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3401                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             5256                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              924                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             924                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1151                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1151                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3401                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          2025                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port          417                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port           66                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           23                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          312                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port           48                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           27                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           11                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           33                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         3324                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port         1008                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          300                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          343                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         1566                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port          943                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          207                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          229                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         4566                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port         2236                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          360                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          321                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  16382                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port          324                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        13312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port       141824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port         3148                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        66816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port        18376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port       194816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port        11216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  475888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            7571                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    180032                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             12007                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             1.755393                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            1.794605                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    2777     23.13%     23.13% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4474     37.26%     60.39% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    1880     15.66%     76.05% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     939      7.82%     83.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     823      6.85%     90.72% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     413      3.44%     94.16% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     393      3.27%     97.43% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     211      1.76%     99.19% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      55      0.46%     99.65% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                      32      0.27%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      5      0.04%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      4      0.03%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      1      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              12                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               12007                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3115898500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            9522499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            208500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy             55500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer10.occupancy             6000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer11.occupancy            19500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy          1662998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy          1203188                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer18.occupancy           235500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer19.occupancy           250500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              4500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy           783499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy           817000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer22.occupancy           171000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer23.occupancy           172500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy          2283000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy          1665687                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer26.occupancy           291000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer27.occupancy           247500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy             13500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            157996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy             53500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer6.occupancy              4500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer7.occupancy             16500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy              9000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy              6000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         11934                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         3998                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         6400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            3271                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         1924                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
