$date
	Thu Nov 27 00:12:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_bit_comparator_tb $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # equal $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10
0#
1!
1%
#20
1"
0%
0!
1$
#30
1#
0"
1%
#40
