INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MoySandbox/my-fpga/xil_7seg_Cu/xil_7seg_Cu.sim/sim_1/synth/timing/xsim/top_7seg_Br_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IoBd_7segX4
INFO: [VRFC 10-311] analyzing module hexto7segment
INFO: [VRFC 10-311] analyzing module top_7seg_Br
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MoySandbox/my-fpga/xil_7seg_Cu/xil_7seg_Cu.srcs/sources_1/new/IoBd_7segX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IoBd_7segX4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'IoBd_7segX4' [C:/MoySandbox/my-fpga/xil_7seg_Cu/xil_7seg_Cu.srcs/sources_1/new/IoBd_7segX4.v:23]
INFO: [VRFC 10-311] analyzing module hexto7segment
WARNING: [VRFC 10-3609] overwriting previous definition of module 'hexto7segment' [C:/MoySandbox/my-fpga/xil_7seg_Cu/xil_7seg_Cu.srcs/sources_1/new/IoBd_7segX4.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MoySandbox/my-fpga/xil_7seg_Cu/xil_7seg_Cu.srcs/sources_1/new/top_7seg_Br_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_7seg_Br_tb
