<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='98' type='370'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='96'>// Predicated instructions with the result of inactive lanes provided by the
  // last operand.</doc>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='157629' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='157629' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='228' c='_ZL21isMergePassthruOpcodej'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1769' c='_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3689' u='r' c='_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4293' u='r' c='_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
