m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Pavalon_mm_pkg
Z0 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
w1576504486
Z3 dC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench
8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_pkg.vhd
FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_pkg.vhd
l0
L5
V<I0=TJDRPeeEM4<hj^5]i0
!s100 CoATR<EZVKg0[c;JS39D62
Z4 OV;C;10.5b;63
32
Z5 !s110 1576586473
!i10b 1
Z6 !s108 1576586473.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_pkg.vhd|
!i113 1
Z7 o-work work -2002 -explicit
Z8 tExplicit 1 CvgOpt 0
Eavalon_mm_read_ent
Z9 w1576585777
Z10 DPx4 work 23 avalon_mm_registers_pkg 0 22 >lb=<mfn>d9]2ml>C6zB_3
Z11 DPx4 work 13 avalon_mm_pkg 0 22 <I0=TJDRPeeEM4<hj^5]i0
R0
R1
R2
R3
Z12 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_read_ent.vhd
Z13 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_read_ent.vhd
l0
L8
V09`U9H7IJ7HcN7QB;^ka[0
!s100 zEmX;i_ZUh;9=hASULRGE0
R4
32
R5
!i10b 1
R6
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_read_ent.vhd|
Z15 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_read_ent.vhd|
!i113 1
R7
R8
Artl
R10
R11
R0
R1
R2
Z16 DEx4 work 18 avalon_mm_read_ent 0 22 09`U9H7IJ7HcN7QB;^ka[0
l21
L19
VGE0[3b`JY0d`IG[7nHFN21
!s100 2A2cXJ;YiN:;^W1ieEBGZ1
R4
32
R5
!i10b 1
R6
R14
R15
!i113 1
R7
R8
Pavalon_mm_registers_pkg
R0
R1
R2
Z17 w1576586457
R3
Z18 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/REGISTERS/avalon_mm_registers_pkg.vhd
Z19 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/REGISTERS/avalon_mm_registers_pkg.vhd
l0
L5
V>lb=<mfn>d9]2ml>C6zB_3
!s100 :;kVK;IKcQ`4:[TOSFC@g2
R4
32
R5
!i10b 1
R6
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/REGISTERS/avalon_mm_registers_pkg.vhd|
Z21 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/REGISTERS/avalon_mm_registers_pkg.vhd|
!i113 1
R7
R8
Bbody
R10
R0
R1
R2
l0
L34
V`mf9RTXH[LMh5M2HgIElU3
!s100 ]dlNZnnco9C`<Bl=:MW7?1
R4
32
R5
!i10b 1
R6
R20
R21
!i113 1
R7
R8
Eavalon_mm_write_ent
Z22 w1576585790
R10
R11
R0
R1
R2
R3
Z23 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_write_ent.vhd
Z24 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_write_ent.vhd
l0
L8
V]CoWFH=zc4FMQQ7B]J_j:2
!s100 bSjNQ]5YS4d:;N=Oj5Xbe2
R4
32
R5
!i10b 1
R6
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_write_ent.vhd|
Z26 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/AVALON/avalon_mm_write_ent.vhd|
!i113 1
R7
R8
Artl
R10
R11
R0
R1
R2
Z27 DEx4 work 19 avalon_mm_write_ent 0 22 ]CoWFH=zc4FMQQ7B]J_j:2
l22
L18
VCbmc?d^ZDS1g5_32D:mPi2
!s100 b93d>J:h`e`FZlH^>9h`C0
R4
32
R5
!i10b 1
R6
R25
R26
!i113 1
R7
R8
Econfig_avalon_stimuli
Z28 w1576583516
R10
R0
R1
R2
R3
Z29 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/config_avalon_stimuli.vhd
Z30 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/config_avalon_stimuli.vhd
l0
L7
VDlLLlN5g2Z>B1jz9d=1NF1
!s100 kEmY9P@^e_T8XGZQn_T7l2
R4
32
R5
!i10b 1
R6
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/config_avalon_stimuli.vhd|
Z32 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R7
R8
Artl
R10
R0
R1
R2
Z33 DEx4 work 21 config_avalon_stimuli 0 22 DlLLlN5g2Z>B1jz9d=1NF1
l28
L24
VIE2X@GSL9<5YTP?74@Z>V1
!s100 zCb8VB>nnkB]o`BdmTN>o1
R4
32
R5
!i10b 1
R6
R31
R32
!i113 1
R7
R8
Edata_fifo_sc_fifo
Z34 w1576507764
R1
R2
R3
Z35 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/DATA_FIFO/ip_core/data_fifo_sc_fifo/data_fifo_sc_fifo.vhd
Z36 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/DATA_FIFO/ip_core/data_fifo_sc_fifo/data_fifo_sc_fifo.vhd
l0
L42
Vm]8f>5^o6hWkn13AP05d[3
!s100 o:7:Kh9Q_H;0QoJ^E0<Io1
R4
32
R5
!i10b 1
R6
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/DATA_FIFO/ip_core/data_fifo_sc_fifo/data_fifo_sc_fifo.vhd|
Z38 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/DATA_FIFO/ip_core/data_fifo_sc_fifo/data_fifo_sc_fifo.vhd|
!i113 1
R7
R8
Asyn
R1
R2
Z39 DEx4 work 17 data_fifo_sc_fifo 0 22 m]8f>5^o6hWkn13AP05d[3
l95
L59
VjXD`3jdDc:TG2YIi8RiQ82
!s100 GZcO0[_jEd3nkJNLcWaz;3
R4
32
R5
!i10b 1
R6
R37
R38
!i113 1
R7
R8
Etestbench_top
Z40 w1576603491
R0
R1
R2
R3
Z41 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/testbench_top.vhd
Z42 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R4
32
Z43 !s110 1576603494
!i10b 1
Z44 !s108 1576603494.000000
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/testbench_top.vhd|
Z46 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/Testbench/testbench_top.vhd|
!i113 1
R7
R8
Artl
R11
Z47 DEx4 work 15 uart_module_top 0 22 EIBbja2e:be71Kg3QURlM0
R10
R33
R0
R1
R2
DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l28
L8
V1>j6M6[T;EKAN;><CY`4g0
!s100 3]TFnBb1k]4L7eCCS^eH>0
R4
32
R43
!i10b 1
R44
R45
R46
!i113 1
R7
R8
Euart_module
Z48 w1576508210
Z49 DPx4 work 23 avalon_mm_registers_pkg 0 22 Og5KahN9l_i?ePIcLMZJ20
R11
R0
R1
R2
R3
Z50 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/uart_module_top.vhd
Z51 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/uart_module_top.vhd
l0
L18
VkiP_NV=0A3O_WNm531Q>70
!s100 Vi2[Y2[lZ`KH0RhmmQYN>3
R4
32
Z52 !s110 1576508214
!i10b 1
Z53 !s108 1576508214.000000
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/uart_module_top.vhd|
Z55 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/uart_module_top.vhd|
!i113 1
R7
R8
Artl
Z56 DEx4 work 11 uart_rx_ent 0 22 GZGchFKS[<BPXzfGIlI7P1
Z57 DEx4 work 11 uart_tx_ent 0 22 5JB1?0:fc3Vi>FL9IdZ;O2
R39
R16
R27
R49
R11
R0
R1
R2
DEx4 work 11 uart_module 0 22 kiP_NV=0A3O_WNm531Q>70
l51
L35
Vbi6:;H0EhZ8QjP2WZhnTG3
!s100 FdbD_nfPmR;9V8o5_gFe60
R4
32
R52
!i10b 1
R53
R54
R55
!i113 1
R7
R8
Euart_module_top
Z58 w1576585722
R10
R11
R0
R1
R2
R3
R50
R51
l0
L18
VEIBbja2e:be71Kg3QURlM0
!s100 1Hek5OcB92YX^dIh=69oF2
R4
32
R5
!i10b 1
R6
R54
R55
!i113 1
R7
R8
Artl
R56
R57
R39
R16
R27
R10
R11
R0
R1
R2
R47
l51
L35
VYmD<7DIMkc?LXkhlN^C^[0
!s100 3`PTjH_2VUkU:c_d[6DFf1
R4
32
R5
!i10b 1
R6
R54
R55
!i113 1
R7
R8
Euart_rx_ent
Z59 w1576613156
R0
R1
R2
R3
Z60 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_rx_ent.vhd
Z61 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_rx_ent.vhd
l0
L5
VGZGchFKS[<BPXzfGIlI7P1
!s100 @;iiUf:M]?_X]EPl18;XP2
R4
32
Z62 !s110 1576613165
!i10b 1
Z63 !s108 1576613165.000000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_rx_ent.vhd|
Z65 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_rx_ent.vhd|
!i113 1
R7
R8
Artl
R0
R1
R2
R56
l46
L19
V9H`REYCPRodWS6Gk6bUCl2
!s100 efN0IfD;3nEQ=XQR<i[Mn2
R4
32
R62
!i10b 1
R63
R64
R65
!i113 1
R7
R8
Euart_tx_ent
Z66 w1576521586
R0
R1
R2
R3
Z67 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_tx_ent.vhd
Z68 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_tx_ent.vhd
l0
L5
V5JB1?0:fc3Vi>FL9IdZ;O2
!s100 34zFoVC[NWac7PT=RVAWQ3
R4
32
R5
!i10b 1
R6
Z69 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_tx_ent.vhd|
Z70 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/UART_Module/Development/UART_Module/UART/uart_tx_ent.vhd|
!i113 1
R7
R8
Artl
R0
R1
R2
R57
l37
L19
VnK4ZdFlaV<5W:nhKK=c_40
!s100 WW22K9fHo<UTR;Qe;oF5]2
R4
32
R5
!i10b 1
R6
R69
R70
!i113 1
R7
R8
