Real time: Nov/24/2014 14:42:05

Profiler Stats
--------------
Elapsed_time_in_seconds: 1324
Elapsed_time_in_minutes: 22.0667
Elapsed_time_in_hours: 0.367778
Elapsed_time_in_days: 0.0153241

Virtual_time_in_seconds: 1321.08
Virtual_time_in_minutes: 22.018
Virtual_time_in_hours:   0.366967
Virtual_time_in_days:    0.366967

Ruby_current_time: 44416018
Ruby_start_time: 1
Ruby_cycles: 44416017

mbytes_resident: 102.438
mbytes_total: 139.285
resident_ratio: 0.735452

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 4.4416e+07 [ 4.4416e+07 4.4416e+07 4.4416e+07 4.4416e+07 4.4416e+07 4.4416e+07 4.4416e+07 4.4416e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3923447
  L1D_cache_total_misses: 18953	(0.48307%)
  L1D_cache_total_demand_misses: 18953
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 18953
  L1D_cache_misses_per_instruction: 18953
  L1D_cache_instructions_per_misses: 5.27621e-05

  L1D_cache_request_type_LD:   3326596	(84.7876)%
  L1D_cache_request_type_ST:   596851	(15.2124)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3923447 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3923447 ]

  L1D_cache_miss_type_LD:   6332	(33.409)%
  L1D_cache_miss_type_ST:   12621	(66.591)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 3546911
  L1T_cache_total_misses: 773650	(21.8119%)
  L1T_cache_total_demand_misses: 773650
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 773650
  L1T_cache_misses_per_instruction: 773650
  L1T_cache_instructions_per_misses: 1.29257e-06

  L1T_cache_request_type_LD:   2476997	(69.8353)%
  L1T_cache_request_type_ST:   1069914	(30.1647)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 3546911 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3546911 ]

  L1T_cache_miss_type_LD:   152446	(19.7048)%
  L1T_cache_miss_type_ST:   621204	(80.2952)%

L2_cache cache stats: 
  L2_cache_total_requests: 26471
  L2_cache_total_misses: 15395	(58.158%)
  L2_cache_total_demand_misses: 15395
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 15395
  L2_cache_misses_per_instruction: 15395
  L2_cache_instructions_per_misses: 6.49562e-05

  L2_cache_request_type_LD:   6332	(23.9205)%
  L2_cache_request_type_ST:   20139	(76.0795)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 26471 average:     8 | standard deviation: 0 | 0 0 0 0 26471 ]

  L2_cache_miss_type_LD:   2809	(18.2462)%
  L2_cache_miss_type_ST:   12586	(81.7538)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 1222360
  L2T_cache_total_misses: 7518	(0.61504%)
  L2T_cache_total_demand_misses: 7518
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 7518
  L2T_cache_misses_per_instruction: 7518
  L2T_cache_instructions_per_misses: 0.000133014

  L2T_cache_request_type_LD:   152446	(12.4714)%
  L2T_cache_request_type_ST:   1069914	(87.5286)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 1222360 average: 29.0069 | standard deviation: 7.92948 | 0 0 0 0 152446 0 1069914 ]

  L2T_cache_miss_type_LD:   4058	(53.9771)%
  L2T_cache_miss_type_ST:   3460	(46.0229)%


TBE Queries: 1282270
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:9  L1TCache-1:1  L1TCache-2:4  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 63 count: 1282270 average: 0.545254 | standard deviation: 2.07911 | 1171019 108144 670 72 54 51 56 50 54 48 58 63 74 78 55 48 62 57 58 61 59 63 58 53 69 81 90 106 158 201 161 339 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 7470358 average: 2.34052 | standard deviation: 1.17467 | 1482961 5008708 970081 7147 76 37 43 39 31 25 24 20 22 33 32 33 26 22 21 21 27 31 32 30 27 34 40 43 55 77 117 164 279 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 915 count: 7470358 average: 9.41191 | standard deviation: 18.794 | 6229021 1 15 8 1213883 800 3645 19 5455 16 10 10 10 10 53 233 279 21 822 18 12 9 10 12 9 13 11 12 11 11 16 102 68 22 897 18 667 3130 2 2583 1154 3 2 1638 9 4536 409 10 11 7 4 10 13 10 9 6 14 12 13 11 18 19 26 27 23 35 41 38 27 36 18 19 21 8 7 11 8 8 11 9 6 4 6 6 6 15 10 17 6 11 3 2 4 5 2 1 3 1 1 0 3 2 0 0 1 2 2 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 915 count: 5803593 average: 5.18417 | standard deviation: 13.2145 | 5796081 559 6340 208 320 66 17 2 0 0 ]
miss_latency_ST: [binsize: 128 max: 724 count: 1666765 average: 24.1327 | standard deviation: 26.3842 | 1657108 809 8808 2 0 38 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 915 count: 7470358 average: 9.41191 | standard deviation: 18.794 | 6229021 1 15 8 1213883 800 3645 19 5455 16 10 10 10 10 53 233 279 21 822 18 12 9 10 12 9 13 11 12 11 11 16 102 68 22 897 18 667 3130 2 2583 1154 3 2 1638 9 4536 409 10 11 7 4 10 13 10 9 6 14 12 13 11 18 19 26 27 23 35 41 38 27 36 18 19 21 8 7 11 8 8 11 9 6 4 6 6 6 15 10 17 6 11 3 2 4 5 2 1 3 1 1 0 3 2 0 0 1 2 2 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 7470358 average: 2.34052 | standard deviation: 1.17467 | 1482961 5008708 970081 7147 76 37 43 39 31 25 24 20 22 33 32 33 26 22 21 21 27 31 32 30 27 34 40 43 55 77 117 164 279 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42246 | standard deviation: 0.875672 | 0 481240 1829203 1105850 488620 18497 29 6 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 2998263 average: 2.33494 | standard deviation: 1.13774 | 649014 1928512 416925 3472 18 12 9 6 7 6 6 6 6 9 9 7 7 7 6 6 8 10 7 7 7 8 10 8 7 6 6 11 118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 177166 average: 1.90057 | standard deviation: 2.81076 | 104218 52107 17425 2904 35 13 26 10 4 4 4 7 8 12 11 13 13 7 9 9 10 10 14 13 10 9 15 14 15 17 27 54 119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 371482 average: 1.72997 | standard deviation: 2.21309 | 248489 93036 28614 736 21 12 8 23 20 15 14 7 8 12 12 13 6 8 6 6 9 11 11 10 10 17 15 21 33 54 84 99 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 305 count: 122451 average: 22.3813 | standard deviation: 9.1165 | 0 23003 47645 49792 304 1021 132 93 50 56 53 43 20 35 20 20 18 20 29 19 20 9 7 6 7 12 3 2 4 4 1 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 276 count: 52327 average: 22.6421 | standard deviation: 7.42322 | 0 6655 21752 22790 86 908 33 32 18 9 7 7 2 6 3 3 3 1 2 3 0 0 2 0 0 1 1 0 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 305 count: 70124 average: 22.1867 | standard deviation: 10.1942 | 0 16348 25893 27002 218 113 99 61 32 47 46 36 18 29 17 17 15 19 27 16 20 9 5 6 7 11 2 2 4 3 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 26 count: 216 average: 11.9213 | standard deviation: 2.99457 | 0 0 0 0 0 0 0 0 0 0 0 197 0 0 0 0 0 0 0 0 0 15 2 1 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 276 count: 52111 average: 22.6866 | standard deviation: 7.40387 | 0 6458 21734 22789 86 908 33 32 18 9 7 7 2 6 3 3 3 1 2 3 0 0 2 0 0 1 1 0 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 1230
system_time: 90
page_reclaims: 26520
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 760

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 76975
L2_TO_L2T_MSG = 1142
L2_DATA_GX = 59085
L2T_TO_L1T_DATA = 609784
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1142
L2T_TO_L1T_MSG = 1069914
L2_DATA_S = 35680
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3085
L1_MSG = 0
L2_COHMSG_FWD = 216
L1_DATA_F = 0
L1_DATA_PX = 73390
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 4279656
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 16902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 37590
L1_DATA = 0
L1_COHMSG = 53222
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 152446
----------------------
total_flits_messages = 6470229
----------------------

DMA = 0
DATA_GX_OW = 50484
DATA_PX_C = 58712
DATA_PX_D = 14678
DATA_GX_C = 12621
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.2837 | standard deviation: 0.850359 | 0 639148 1912835 990716 380748 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=2784476 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=582491 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1065135 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=68709 [L2TCache]=0 [L2Cache]=2168 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=191397 [L2TCache]=0 [L2Cache]=7064 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=88269 [L2TCache]=0 [L2Cache]=8460 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1331323 [L2TCache]=0 [L2Cache]=1930 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=3881 [L2Cache]=0 [L1Cache]=43990 [Directory]=4077 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=15145 [L2Cache]=0 [L1Cache]=2764 [Directory]=2931 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=15233 [L2Cache]=0 [L1Cache]=24502 [Directory]=4312 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=4535 [L2Cache]=0 [L1Cache]=40627 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=1080 [L2Cache]=110076 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19245 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19250 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19240 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19240 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00460578 flits/cycle
total_flits_on_link = 13501653
-------------
Total VC Load [0] = 70717 flits
Total VC Load [1] = 98661 flits
Total VC Load [2] = 70084 flits
Total VC Load [3] = 88024 flits
Total VC Load [4] = 1253 flits
Total VC Load [5] = 1264 flits
Total VC Load [6] = 1263 flits
Total VC Load [7] = 1258 flits
Total VC Load [8] = 13444 flits
Total VC Load [9] = 13499 flits
Total VC Load [10] = 13484 flits
Total VC Load [11] = 13465 flits
Total VC Load [12] = 200565 flits
Total VC Load [13] = 200696 flits
Total VC Load [14] = 199882 flits
Total VC Load [15] = 199547 flits
Total VC Load [16] = 22726 flits
Total VC Load [17] = 22753 flits
Total VC Load [18] = 22736 flits
Total VC Load [19] = 22732 flits
Total VC Load [20] = 2216535 flits
Total VC Load [21] = 2218908 flits
Total VC Load [22] = 2213514 flits
Total VC Load [23] = 2215247 flits
Total VC Load [24] = 840397 flits
Total VC Load [25] = 839859 flits
Total VC Load [26] = 840224 flits
Total VC Load [27] = 838916 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00159215 flits/cycle 
Average VC Load [1] = 0.00222129 flits/cycle 
Average VC Load [2] = 0.0015779 flits/cycle 
Average VC Load [3] = 0.00198181 flits/cycle 
Average VC Load [4] = 2.82105e-05 flits/cycle 
Average VC Load [5] = 2.84582e-05 flits/cycle 
Average VC Load [6] = 2.84357e-05 flits/cycle 
Average VC Load [7] = 2.83231e-05 flits/cycle 
Average VC Load [8] = 0.000302684 flits/cycle 
Average VC Load [9] = 0.000303922 flits/cycle 
Average VC Load [10] = 0.000303584 flits/cycle 
Average VC Load [11] = 0.000303156 flits/cycle 
Average VC Load [12] = 0.0045156 flits/cycle 
Average VC Load [13] = 0.00451855 flits/cycle 
Average VC Load [14] = 0.00450022 flits/cycle 
Average VC Load [15] = 0.00449268 flits/cycle 
Average VC Load [16] = 0.000511662 flits/cycle 
Average VC Load [17] = 0.00051227 flits/cycle 
Average VC Load [18] = 0.000511887 flits/cycle 
Average VC Load [19] = 0.000511797 flits/cycle 
Average VC Load [20] = 0.049904 flits/cycle 
Average VC Load [21] = 0.0499574 flits/cycle 
Average VC Load [22] = 0.0498359 flits/cycle 
Average VC Load [23] = 0.049875 flits/cycle 
Average VC Load [24] = 0.018921 flits/cycle 
Average VC Load [25] = 0.0189089 flits/cycle 
Average VC Load [26] = 0.0189171 flits/cycle 
Average VC Load [27] = 0.0188877 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.18164
-------------
Dynamic_Link_Power = 0.0336838
Static_Link_Power = 0.733365
Total_Link_Power = 0.767049
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00146474, Crossbar: 0.00264251, VC allocator: 0.000287256, SW allocator: 0.000817014, Clock: 0.153216, Total: 0.158428
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69734
Dynamic_Router_Power = 0.158428
Static_Router_Power = 1.53891
Total_Router_Power = 1.69734
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.192111
Total_Static_Power = 2.27227
Total_Power = 2.46438
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2476997
L1_WThru  1069914
L1_Atomic  0
L1_Replacement  4475
Data  0
Data_Done  152446
Ack  0
Ack_Done  1069914
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  152446
I  L1_WThru  621204
I  L1_Atomic  0 <-- 
I  L1_Replacement  4409

S  Load  2324551
S  L1_WThru  448710
S  L1_Atomic  0 <-- 
S  L1_Replacement  66

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  152446

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  641473
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  428441

 --- L2TCache ---
 - Event Counts -
L1_GETS  152446
L1_Write  621204
L1_Upgrade_T  438899
L1_Upgrade_NT  9811
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  7518
Ack  0
Ack_all  0
WB_Ack  1142
Fwd_GETX  804
Fwd_GETS  338
Inv  0

 - Transitions -
NP  L1_GETS  4058
NP  L1_Write  3460
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  148332
E  L1_Write  617744
E  L1_Upgrade_NT  9811
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  804
E  Fwd_GETS  338
E  Inv  0 <-- 

S  L1_GETS  56
S  L1_Upgrade_T  438899
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  4058
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3460
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1142
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6332
L1_GETX  20139
L1_UPGRADE  0
L1_PUTX  16902
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  15395
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  26470
PUTX_ACC  281
DATA_ACC  861

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  2809
NP  L1_GETX  12586
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  3185
M  L1_GETX  6533
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  338
MT  L1_GETX  1020
MT  L1_PUTX  16902
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  2809

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  12586

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  26470
MT_MB  PUTX_ACC  4
MT_MB  DATA_ACC  800

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  277
MT_IIB  DATA_ACC  61

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  3326596
Ifetch  0
Store  596851
Inv  0
L1_Replacement  16902
Fwd_GETX  216
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  7136
DataS_fromL1  0
Data_all_Acks  11817
Ack  0
Ack_all  0
WB_Ack  16902

 - Transitions -
NP  Load  6332
NP  Ifetch  0 <-- 
NP  Store  12618
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  3
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Fwd_GETX  201
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584216
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Fwd_GETX  15
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  6332
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  804
IM  Data_all_Acks  11817
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  16902

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  15395
Data  0

 - Transitions -
I  Fetch  15395
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:804281 full:0 size:[binsize: 2 max: 60 count: 804281 average: 1.11303 | standard deviation: 0.645157 | 720553 83481 21 10 8 8 7 7 9 9 9 8 7 10 10 10 9 9 10 10 10 9 10 10 8 6 6 6 5 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:146966 full:0 size:[binsize: 2 max: 64 count: 146966 average: 1.05797 | standard deviation: 1.14367 | 143823 2892 31 20 16 16 18 15 15 10 8 6 5 6 6 5 5 6 6 8 6 4 5 4 4 4 4 4 4 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:271113 full:0 size:[binsize: 2 max: 60 count: 271113 average: 1.04297 | standard deviation: 0.838638 | 264971 5875 55 28 16 15 13 6 6 7 8 6 6 7 9 7 6 6 6 8 9 7 7 4 4 4 5 6 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:804281 full:0 size:[binsize: 1 max: 2 count: 804281 average: 1.00993 | standard deviation: 0.0991522 | 0 796295 7986 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:146966 full:0 size:[binsize: 1 max: 2 count: 146966 average: 1.00101 | standard deviation: 0.0317339 | 0 146818 148 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:271113 full:0 size:[binsize: 1 max: 2 count: 271113 average: 1.00085 | standard deviation: 0.0291266 | 0 270883 230 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:23664 full:0 size:[binsize: 2 max: 56 count: 23664 average: 1.55189 | standard deviation: 5.04625 | 23185 151 12 6 6 8 7 7 8 8 6 8 6 6 8 6 8 8 10 6 8 6 6 8 6 8 8 8 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:72420 full:0 size:[binsize: 1 max: 4 count: 72420 average: 1.0235 | standard deviation: 0.153214 | 0 70735 1670 13 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:28599 full:0 size:[binsize: 1 max: 44 count: 28599 average: 1.09483 | standard deviation: 1.56897 | 0 28433 26 7 9 4 3 4 3 2 6 2 5 3 4 3 4 3 2 6 2 5 2 5 3 5 2 3 4 3 5 2 5 3 3 2 2 2 1 3 1 2 2 1 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:1097677 full:0 size:[binsize: 1 max: 4 count: 1097677 average: 1.12906 | standard deviation: 0.338361 | 0 957140 139418 1107 12 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:23664 full:0 size:[binsize: 1 max: 2 count: 23664 average: 1.006 | standard deviation: 0.0774657 | 0 23522 142 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:72420 full:0 size:[binsize: 1 max: 2 count: 72420 average: 1.00076 | standard deviation: 0.0275585 | 0 72365 55 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:28599 full:0 size:[binsize: 1 max: 2 count: 28599 average: 1.00231 | standard deviation: 0.0480401 | 0 28533 66 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:1097677 full:0 size:[binsize: 1 max: 4 count: 1097677 average: 1.0031 | standard deviation: 0.0557284 | 0 1094275 3398 3 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:975 full:0 size:[binsize: 1 max: 34 count: 975 average: 2.54769 | standard deviation: 5.66773 | 0 890 5 3 1 1 1 4 2 1 1 1 1 2 2 2 2 2 2 4 7 6 3 5 4 3 2 2 3 3 2 2 4 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2938 full:0 size:[binsize: 1 max: 12 count: 2938 average: 1.11198 | standard deviation: 0.72857 | 0 2822 50 21 11 10 8 5 3 3 2 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2829 full:0 size:[binsize: 1 max: 2 count: 2829 average: 1.00141 | standard deviation: 0.0376089 | 0 2825 4 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1057 full:0 size:[binsize: 1 max: 36 count: 1057 average: 5.01135 | standard deviation: 7.9021 | 0 701 66 18 14 16 11 13 10 9 9 13 14 9 11 10 11 11 8 7 11 6 8 10 7 9 9 6 6 2 2 2 5 5 3 2 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:51 full:0 size:[binsize: 1 max: 1 count: 51 average:     1 | standard deviation: 0 | 0 51 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:238 full:0 size:[binsize: 1 max: 1 count: 238 average:     1 | standard deviation: 0 | 0 238 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:561 full:0 size:[binsize: 1 max: 1 count: 561 average:     1 | standard deviation: 0 | 0 561 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.18182 | standard deviation: 0.447214 | 0 9 2 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:938 full:0 size:[binsize: 1 max: 2 count: 938 average: 1.00746 | standard deviation: 0.0864329 | 0 931 7 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2936 full:0 size:[binsize: 1 max: 3 count: 2936 average: 1.00647 | standard deviation: 0.0845874 | 0 2918 17 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2826 full:0 size:[binsize: 1 max: 1 count: 2826 average:     1 | standard deviation: 0 | 0 2826 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:818 full:0 size:[binsize: 1 max: 2 count: 818 average: 1.03912 | standard deviation: 0.194791 | 0 786 32 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:88 full:0 size:[binsize: 1 max: 1 count: 88 average:     1 | standard deviation: 0 | 0 88 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:240 full:0 size:[binsize: 1 max: 2 count: 240 average: 1.00417 | standard deviation: 0.0646846 | 0 239 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:564 full:0 size:[binsize: 1 max: 1 count: 564 average:     1 | standard deviation: 0 | 0 564 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:250 full:0 size:[binsize: 1 max: 2 count: 250 average: 1.004 | standard deviation: 0.0633724 | 0 249 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1026 full:0 size:[binsize: 1 max: 2 count: 1026 average: 1.00195 | standard deviation: 0.0441726 | 0 1024 2 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:3176 full:0 size:[binsize: 1 max: 2 count: 3176 average: 1.00346 | standard deviation: 0.0588606 | 0 3165 11 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:3390 full:0 size:[binsize: 1 max: 1 count: 3390 average:     1 | standard deviation: 0 | 0 3390 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:1068 full:0 size:[binsize: 1 max: 2 count: 1068 average: 1.01592 | standard deviation: 0.126224 | 0 1051 17 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4077 full:0 size:[binsize: 1 max: 3 count: 4077 average: 1.00392 | standard deviation: 0.0700484 | 0 4063 12 2 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2931 full:0 size:[binsize: 1 max: 3 count: 2931 average: 1.02354 | standard deviation: 0.167291 | 0 2869 55 7 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:4312 full:0 size:[binsize: 1 max: 2 count: 4312 average: 1.0007 | standard deviation: 0.0263798 | 0 4309 3 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 3 count: 4075 average: 1.03509 | standard deviation: 0.213671 | 0 3956 95 24 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:285 full:0 size:[binsize: 1 max: 1 count: 285 average:     1 | standard deviation: 0 | 0 285 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:243 full:0 size:[binsize: 1 max: 2 count: 243 average: 1.00823 | standard deviation: 0.0909091 | 0 241 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:569 full:0 size:[binsize: 1 max: 2 count: 569 average: 1.00351 | standard deviation: 0.0593391 | 0 567 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:261 full:0 size:[binsize: 1 max: 2 count: 261 average: 1.00383 | standard deviation: 0.0620174 | 0 260 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14754 full:0 size:[binsize: 1 max: 20 count: 14754 average: 1.16138 | standard deviation: 0.71105 | 0 12861 1825 6 6 5 7 5 6 7 3 4 3 2 2 2 3 2 3 1 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:4090 full:0 size:[binsize: 1 max: 18 count: 4090 average: 1.45648 | standard deviation: 2.16234 | 0 3690 247 7 4 4 6 8 7 11 13 9 10 13 13 19 14 10 5 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:11446 full:0 size:[binsize: 1 max: 3 count: 11446 average: 1.09514 | standard deviation: 0.294407 | 0 10360 1083 3 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:14009 full:0 size:[binsize: 2 max: 50 count: 14009 average: 1.58205 | standard deviation: 3.87635 | 13014 596 37 26 33 26 38 35 40 32 8 7 10 9 10 6 5 5 3 6 4 12 14 12 20 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:8405 full:0 size:[binsize: 1 max: 2 count: 8405 average: 1.00107 | standard deviation: 0.0327249 | 0 8396 9 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:3397 full:0 size:[binsize: 1 max: 2 count: 3397 average: 1.00765 | standard deviation: 0.0874989 | 0 3371 26 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:6935 full:0 size:[binsize: 1 max: 1 count: 6935 average:     1 | standard deviation: 0 | 0 6935 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:7733 full:0 size:[binsize: 1 max: 2 count: 7733 average: 1.00866 | standard deviation: 0.0930875 | 0 7666 67 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:14900 full:0 size:[binsize: 1 max: 2 count: 14900 average: 1.00242 | standard deviation: 0.0491556 | 0 14864 36 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3855 full:0 size:[binsize: 1 max: 2 count: 3855 average: 1.00778 | standard deviation: 0.0882277 | 0 3825 30 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:10890 full:0 size:[binsize: 1 max: 2 count: 10890 average: 1.00037 | standard deviation: 0.0191662 | 0 10886 4 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:14009 full:0 size:[binsize: 1 max: 2 count: 14009 average: 1.05204 | standard deviation: 0.222262 | 0 13280 729 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4128 full:0 size:[binsize: 1 max: 2 count: 4128 average: 1.00145 | standard deviation: 0.0381293 | 0 4122 6 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:3169 full:0 size:[binsize: 1 max: 2 count: 3169 average: 1.00442 | standard deviation: 0.066477 | 0 3155 14 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:4873 full:0 size:[binsize: 1 max: 1 count: 4873 average:     1 | standard deviation: 0 | 0 4873 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4086 full:0 size:[binsize: 1 max: 2 count: 4086 average: 1.00489 | standard deviation: 0.0699711 | 0 4066 20 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47327 | standard deviation: 0.503599 | 0 18934 16894 12 11 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:216 full:0 size:[binsize: 1 max: 3 count: 216 average: 1.02315 | standard deviation: 0.180439 | 0 212 3 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18953 full:0 size:[binsize: 1 max: 2 count: 18953 average: 1.00016 | standard deviation: 0.0125815 | 0 18950 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:216 full:0 size:[binsize: 1 max: 1 count: 216 average:     1 | standard deviation: 0 | 0 216 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 2 count: 35855 average: 1.00059 | standard deviation: 0.0242014 | 0 35834 21 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:3849 full:0 size:[binsize: 1 max: 1 count: 3849 average:     1 | standard deviation: 0 | 0 3849 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:3850 full:0 size:[binsize: 1 max: 2 count: 3850 average: 1.00026 | standard deviation: 0.0161186 | 0 3849 1 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 2 count: 3848 average: 1.00026 | standard deviation: 0.0161227 | 0 3847 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 1 count: 3848 average:     1 | standard deviation: 0 | 0 3848 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:3849 full:0 size:[binsize: 1 max: 12 count: 3849 average: 1.1668 | standard deviation: 1.07623 | 0 3737 8 7 12 15 18 9 7 6 18 11 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:3850 full:0 size:[binsize: 1 max: 13 count: 3850 average: 1.16779 | standard deviation: 1.08606 | 0 3740 7 6 10 14 20 10 7 10 13 9 3 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 12 count: 3848 average: 1.17048 | standard deviation: 1.09457 | 0 3735 8 6 11 16 18 12 6 11 8 12 5 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 12 count: 3848 average: 1.16736 | standard deviation: 1.08814 | 0 3739 6 7 11 14 17 11 6 8 15 11 3 ]
