Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ramcon.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ramcon.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ramcon"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : ramcon
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
CASE Implementation Style          : Parallel
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd" in Library work.
Entity <ramcon> compiled.
Entity <ramcon> (Architecture <ramcon_behav>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ramcon> in library <work> (architecture <ramcon_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ramcon> in library <work> (Architecture <ramcon_behav>).
WARNING:Xst:819 - "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd" line 273: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ROW_CHARGED>, <ARAM_LAST>
Entity <ramcon> analyzed. Unit <ramcon> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ramcon>.
    Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd".
WARNING:Xst:647 - Input <WE_FLASH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D30> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <ARAM<12>> is never assigned.
WARNING:Xst:647 - Input <TBI40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OE_FLASH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <RQ_ACLR_ctrl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <CQ>.
    -----------------------------------------------------------------------
    | States             | 33                                             |
    | Transitions        | 52                                             |
    | Inputs             | 12                                             |
    | Outputs            | 39                                             |
    | Clock              | CLK_RAMC                  (rising_edge)        |
    | Reset              | RESET                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | powerup                                        |
    | Power Up State     | powerup                                        |
    | Recovery State     | powerup                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <UDQ0>.
    Found 1-bit register for signal <UDQ1>.
    Found 1-bit register for signal <LDQ0>.
    Found 1-bit register for signal <LDQ1>.
    Found 1-bit register for signal <CE_B0>.
    Found 1-bit register for signal <CE_B1>.
    Found 1-bit register for signal <WE>.
    Found 1-bit register for signal <CAS>.
    Found 1-bit register for signal <RAS>.
    Found 1-bit register for signal <BA0>.
    Found 1-bit register for signal <BA1>.
    Found 1-bit register for signal <OERAM_40>.
    Found 1-bit register for signal <OE40_RAM>.
    Found 12-bit register for signal <ARAM<11:0>>.
    Found 1-bit tristate buffer for signal <TA40>.
    Found 15-bit register for signal <ARAM_LAST>.
    Found 15-bit comparator equal for signal <CQ$cmp_eq0000> created at line 447.
    Found 3-bit comparator greatequal for signal <CQ$cmp_ge0000> created at line 329.
    Found 3-bit comparator greatequal for signal <CQ$cmp_ge0001> created at line 365.
    Found 8-bit comparator greatequal for signal <CQ$cmp_ge0002> created at line 365.
    Found 8-bit comparator lessequal for signal <CQ$cmp_le0000> created at line 367.
    Found 3-bit up counter for signal <NQ>.
    Found 1-bit register for signal <REFRESH>.
    Found 8-bit comparator greatequal for signal <REFRESH$cmp_ge0000> created at line 138.
    Found 1-bit register for signal <ROW_CHARGED>.
    Found 8-bit up counter for signal <RQ>.
    Found 1-bit register for signal <SELRAM0_D>.
    Found 1-bit register for signal <SELRAM1_D>.
    Found 1-bit register for signal <TA40_FB>.
    Found 1-bit register for signal <TRANSFER>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Tristate(s).
Unit <ramcon> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 32
 1-bit register                                        : 31
 15-bit register                                       : 1
# Comparators                                          : 6
 15-bit comparator equal                               : 1
 3-bit comparator greatequal                           : 2
 8-bit comparator greatequal                           : 2
 8-bit comparator lessequal                            : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CQ/FSM> on signal <CQ[1:6]> with user encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 powerup               | 000000
 init_precharge        | 000001
 init_precharge_commit | 000010
 init_refresh          | 000011
 init_wait             | 000100
 init_opcode           | 000101
 precharge_end         | 000110
 start_state           | 000111
 refresh_start         | 001000
 refresh_wait          | 001001
 read_start_ras        | 001010
 read_commit_ras       | 001011
 read_start_cas        | 001100
 read_commit_cas       | 001101
 read_data_wait        | 001110
 read_line_s0          | 001111
 read_line_s1          | 010000
 read_line_s2          | 010001
 read_line_s3          | 010010
 read_line_s4          | 010011
 read_line_s5          | 010100
 write_start_ras       | 010101
 write_commit_ras      | 010110
 write_tra_ack         | 010111
 write_start_cas       | 011000
 write_commit_cas      | 011001
 write_line_s0         | 011010
 write_line_s1         | 011011
 write_line_s2         | 011100
 write_line_s3         | 011101
 write_line_s4         | 011110
 write_commit          | 011111
 precharge             | 100000
-----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 1
 15-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ramcon> ...
  implementation constraint: INIT=r	 : CQ_FSM_FFd1
  implementation constraint: INIT=r	 : CQ_FSM_FFd2
  implementation constraint: INIT=r	 : CQ_FSM_FFd4
  implementation constraint: INIT=r	 : CQ_FSM_FFd3
  implementation constraint: INIT=r	 : CQ_FSM_FFd6
  implementation constraint: INIT=r	 : CQ_FSM_FFd5

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ramcon.ngr
Top Level Output File Name         : ramcon
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 637
#      AND2                        : 233
#      AND3                        : 15
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 200
#      OR2                         : 147
#      OR3                         : 13
#      XOR2                        : 26
# FlipFlops/Latches                : 63
#      FDC                         : 47
#      FDCE                        : 2
#      FDP                         : 14
# IO Buffers                       : 73
#      IBUF                        : 42
#      OBUF                        : 30
#      OBUFE                       : 1
=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.05 secs
 
--> 

Total memory usage is 306604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

