{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580760788815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580760788815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 03 15:13:08 2020 " "Processing started: Mon Feb 03 15:13:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580760788815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760788815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760788815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580760789404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580760789404 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SISTEMA.qsys " "Elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760799066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:23 Progress: Loading PROYECTOBE/SISTEMA.qsys " "2020.02.03.15:13:23 Progress: Loading PROYECTOBE/SISTEMA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760803204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:23 Progress: Reading input file " "2020.02.03.15:13:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760803673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:23 Progress: Adding CLOCK_50 \[clock_source 17.0\] " "2020.02.03.15:13:23 Progress: Adding CLOCK_50 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760803766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:24 Progress: Parameterizing module CLOCK_50 " "2020.02.03.15:13:24 Progress: Parameterizing module CLOCK_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760804548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:24 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\] " "2020.02.03.15:13:24 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760804548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:24 Progress: Parameterizing module JTAG_UART " "2020.02.03.15:13:24 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760804673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:24 Progress: Adding LDR \[altera_up_avalon_adc 17.0\] " "2020.02.03.15:13:24 Progress: Adding LDR \[altera_up_avalon_adc 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760804673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Parameterizing module LDR " "2020.02.03.15:13:25 Progress: Parameterizing module LDR" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Adding Procesador1 \[altera_nios2_gen2 17.0\] " "2020.02.03.15:13:25 Progress: Adding Procesador1 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Parameterizing module Procesador1 " "2020.02.03.15:13:25 Progress: Parameterizing module Procesador1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 17.0\] " "2020.02.03.15:13:25 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Parameterizing module SRAM1 " "2020.02.03.15:13:25 Progress: Parameterizing module SRAM1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Adding TIMER \[altera_avalon_timer 17.0\] " "2020.02.03.15:13:25 Progress: Adding TIMER \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Parameterizing module TIMER " "2020.02.03.15:13:25 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Building connections " "2020.02.03.15:13:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Parameterizing connections " "2020.02.03.15:13:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:25 Progress: Validating " "2020.02.03.15:13:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760805407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.03.15:13:26 Progress: Done reading input file " "2020.02.03.15:13:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760806063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760806676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH " "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760807395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760811300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760811300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760811628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760811644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: Starting Generation of ADC Controller for DE-series Board " "LDR: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760811644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0002_sopcgen/SISTEMA_LDR.v " "LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0002_sopcgen/SISTEMA_LDR.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760811644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\" " "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760813785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\" " "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760814110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760814126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0005_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0005_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \] " "SRAM1:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0005_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0005_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760814126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760814719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\" " "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760814735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'SISTEMA_TIMER' " "TIMER: Starting RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760814735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0006_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0006_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760814735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'SISTEMA_TIMER' " "TIMER: Done RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760815047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760815047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760816784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760816972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760817159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760817331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760817519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760818686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760818702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760818702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760818733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0009_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0009_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760818733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:39 (*) Starting Nios II generation " "Cpu: # 2020.02.03 15:13:39 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:39 (*)   Checking for plaintext license. " "Cpu: # 2020.02.03 15:13:39 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:40 (*)   Plaintext license not found. " "Cpu: # 2020.02.03 15:13:40 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:40 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.02.03 15:13:40 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:40 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.02.03 15:13:40 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:40 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.02.03 15:13:40 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:40 (*)   Creating all objects for CPU " "Cpu: # 2020.02.03 15:13:40 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:40 (*)     Testbench " "Cpu: # 2020.02.03 15:13:40 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:41 (*)     Instruction decoding " "Cpu: # 2020.02.03 15:13:41 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:41 (*)       Instruction fields " "Cpu: # 2020.02.03 15:13:41 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:41 (*)       Instruction decodes " "Cpu: # 2020.02.03 15:13:41 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:41 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.02.03 15:13:41 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:41 (*)       Instruction controls " "Cpu: # 2020.02.03 15:13:41 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:41 (*)     Pipeline frontend " "Cpu: # 2020.02.03 15:13:41 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:41 (*)     Pipeline backend " "Cpu: # 2020.02.03 15:13:41 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:44 (*)   Generating RTL from CPU objects " "Cpu: # 2020.02.03 15:13:44 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:46 (*)   Creating encrypted RTL " "Cpu: # 2020.02.03 15:13:46 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.03 15:13:47 (*) Done Nios II generation " "Cpu: # 2020.02.03 15:13:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\" " "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\" " "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\" " "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\" " "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\" " "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"Procesador1_data_master_limiter\" " "Procesador1_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"Procesador1_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SRAM1_s1_cmd_width_adapter\" " "SRAM1_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SRAM1_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Done \"SISTEMA\" with 34 modules, 56 files " "SISTEMA: Done \"SISTEMA\" with 34 modules, 56 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760827905 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SISTEMA.qsys " "Finished elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760829155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA " "Found entity 1: SISTEMA" {  } { { "db/ip/sistema/sistema.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760829342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/sistema_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_JTAG_UART_sim_scfifo_w " "Found entity 1: SISTEMA_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_JTAG_UART_scfifo_w " "Found entity 2: SISTEMA_JTAG_UART_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_JTAG_UART_sim_scfifo_r " "Found entity 3: SISTEMA_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_JTAG_UART_scfifo_r " "Found entity 4: SISTEMA_JTAG_UART_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_JTAG_UART " "Found entity 5: SISTEMA_JTAG_UART" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760829342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_ldr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_ldr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_LDR " "Found entity 1: SISTEMA_LDR" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760829342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1 " "Found entity 1: SISTEMA_Procesador1" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760829342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760829342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_ic_data_module " "Found entity 1: SISTEMA_Procesador1_cpu_ic_data_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_Procesador1_cpu_ic_tag_module " "Found entity 2: SISTEMA_Procesador1_cpu_ic_tag_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_Procesador1_cpu_bht_module " "Found entity 3: SISTEMA_Procesador1_cpu_bht_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_Procesador1_cpu_register_bank_a_module " "Found entity 4: SISTEMA_Procesador1_cpu_register_bank_a_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_Procesador1_cpu_register_bank_b_module " "Found entity 5: SISTEMA_Procesador1_cpu_register_bank_b_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "6 SISTEMA_Procesador1_cpu_dc_tag_module " "Found entity 6: SISTEMA_Procesador1_cpu_dc_tag_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "7 SISTEMA_Procesador1_cpu_dc_data_module " "Found entity 7: SISTEMA_Procesador1_cpu_dc_data_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "8 SISTEMA_Procesador1_cpu_dc_victim_module " "Found entity 8: SISTEMA_Procesador1_cpu_dc_victim_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "9 SISTEMA_Procesador1_cpu_nios2_oci_debug " "Found entity 9: SISTEMA_Procesador1_cpu_nios2_oci_debug" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "10 SISTEMA_Procesador1_cpu_nios2_oci_break " "Found entity 10: SISTEMA_Procesador1_cpu_nios2_oci_break" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "11 SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Found entity 11: SISTEMA_Procesador1_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "12 SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Found entity 12: SISTEMA_Procesador1_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "13 SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Found entity 13: SISTEMA_Procesador1_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "14 SISTEMA_Procesador1_cpu_nios2_oci_td_mode " "Found entity 14: SISTEMA_Procesador1_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "15 SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Found entity 15: SISTEMA_Procesador1_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "16 SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "17 SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "18 SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "19 SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Found entity 19: SISTEMA_Procesador1_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "20 SISTEMA_Procesador1_cpu_nios2_oci_pib " "Found entity 20: SISTEMA_Procesador1_cpu_nios2_oci_pib" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "21 SISTEMA_Procesador1_cpu_nios2_oci_im " "Found entity 21: SISTEMA_Procesador1_cpu_nios2_oci_im" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "22 SISTEMA_Procesador1_cpu_nios2_performance_monitors " "Found entity 22: SISTEMA_Procesador1_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "23 SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Found entity 23: SISTEMA_Procesador1_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "24 SISTEMA_Procesador1_cpu_ociram_sp_ram_module " "Found entity 24: SISTEMA_Procesador1_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "25 SISTEMA_Procesador1_cpu_nios2_ocimem " "Found entity 25: SISTEMA_Procesador1_cpu_nios2_ocimem" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "26 SISTEMA_Procesador1_cpu_nios2_oci " "Found entity 26: SISTEMA_Procesador1_cpu_nios2_oci" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""} { "Info" "ISGN_ENTITY_NAME" "27 SISTEMA_Procesador1_cpu " "Found entity 27: SISTEMA_Procesador1_cpu" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_tck " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_tck" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_mult_cell " "Found entity 1: SISTEMA_Procesador1_cpu_mult_cell" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_test_bench " "Found entity 1: SISTEMA_Procesador1_cpu_test_bench" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sram1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SRAM1 " "Found entity 1: SISTEMA_SRAM1" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_TIMER " "Found entity 1: SISTEMA_TIMER" {  } { { "db/ip/sistema/submodules/sistema_timer.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_irq_mapper " "Found entity 1: SISTEMA_irq_mapper" {  } { { "db/ip/sistema/submodules/sistema_irq_mapper.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0 " "Found entity 1: SISTEMA_mm_interconnect_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router " "Found entity 2: SISTEMA_mm_interconnect_0_router" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_001_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_001 " "Found entity 2: SISTEMA_mm_interconnect_0_router_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_002_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_002 " "Found entity 2: SISTEMA_mm_interconnect_0_router_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_004_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_004 " "Found entity 2: SISTEMA_mm_interconnect_0_router_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_006_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_006 " "Found entity 2: SISTEMA_mm_interconnect_0_router_006" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_demux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_demux_002 " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sistema/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sistema/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sistema/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sistema/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sistema/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760830295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760830295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SISTEMA " "Elaborating entity \"SISTEMA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580760830436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART SISTEMA_JTAG_UART:jtag_uart " "Elaborating entity \"SISTEMA_JTAG_UART\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\"" {  } { { "db/ip/sistema/sistema.v" "jtag_uart" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760830655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_w SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_w\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_w" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760830702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "wfifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760831323 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760831323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760831401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760831401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760831416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760831416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760831432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760831432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760831495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760831495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760831783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760831783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760831861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760831861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_r SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_r\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_r" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760831876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "SISTEMA_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760832205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760832205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760832205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760832205 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760832205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_LDR SISTEMA_LDR:ldr " "Elaborating entity \"SISTEMA_LDR\" for hierarchy \"SISTEMA_LDR:ldr\"" {  } { { "db/ip/sistema/sistema.v" "ldr" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "ADC_CTRL" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1 SISTEMA_Procesador1:procesador1 " "Elaborating entity \"SISTEMA_Procesador1\" for hierarchy \"SISTEMA_Procesador1:procesador1\"" {  } { { "db/ip/sistema/sistema.v" "procesador1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760832971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu " "Elaborating entity \"SISTEMA_Procesador1_cpu\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "cpu" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_test_bench SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench " "Elaborating entity \"SISTEMA_Procesador1_cpu_test_bench\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_test_bench" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_ic_data_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data " "Elaborating entity \"SISTEMA_Procesador1_cpu_ic_data_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_ic_data" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833534 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760833534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760833580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760833580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_ic_tag_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag " "Elaborating entity \"SISTEMA_Procesador1_cpu_ic_tag_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_ic_tag" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833737 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760833737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_rgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760833783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760833783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_bht_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht " "Elaborating entity \"SISTEMA_Procesador1_cpu_bht_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_bht" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760833862 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760833862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760833893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760833893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_a_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_a_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_a" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760833987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834002 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760834002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760834049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760834049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_b_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_b_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_b" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_mult_cell SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell " "Elaborating entity \"SISTEMA_Procesador1_cpu_mult_cell\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_mult_cell" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834237 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760834237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760834284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760834284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760834409 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760834409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834456 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834549 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760834893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_dc_tag_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag " "Elaborating entity \"SISTEMA_Procesador1_cpu_dc_tag_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_dc_tag" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835628 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760835628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_3pi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760835674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760835674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_dc_data_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data " "Elaborating entity \"SISTEMA_Procesador1_cpu_dc_data_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_dc_data" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835784 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760835784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760835831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760835831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_dc_victim_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim " "Elaborating entity \"SISTEMA_Procesador1_cpu_dc_victim_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_dc_victim" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760835956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760835956 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760835956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760836003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760836003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_debug SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_debug\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836143 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760836143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_break SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_break\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_xbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_xbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_itrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_itrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dtrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dtrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_td_mode SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_td_mode\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_pib SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_pib\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_im SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_im\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_avalon_reg SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_avalon_reg\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_ocimem SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_ocimem\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_ociram_sp_ram_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram " "Elaborating entity \"SISTEMA_Procesador1_cpu_ociram_sp_ram_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760836909 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760836909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760836956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760836956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_wrapper SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_wrapper\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_tck SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_tck\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760836987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_sysclk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_sysclk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "SISTEMA_Procesador1_cpu_debug_slave_phy" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837081 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760837081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SRAM1 SISTEMA_SRAM1:sram1 " "Elaborating entity \"SISTEMA_SRAM1\" for hierarchy \"SISTEMA_SRAM1:sram1\"" {  } { { "db/ip/sistema/sistema.v" "sram1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SISTEMA_SRAM1.hex " "Parameter \"init_file\" = \"SISTEMA_SRAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8000 " "Parameter \"maximum_depth\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8000 " "Parameter \"numwords_a\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580760837502 ""}  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580760837502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cm1 " "Found entity 1: altsyncram_4cm1" {  } { { "db/altsyncram_4cm1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_4cm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760837565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760837565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cm1 SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated " "Elaborating entity \"altsyncram_4cm1\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760837565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_TIMER SISTEMA_TIMER:timer " "Elaborating entity \"SISTEMA_TIMER\" for hierarchy \"SISTEMA_TIMER:timer\"" {  } { { "db/ip/sistema/sistema.v" "timer" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0 SISTEMA_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sistema/sistema.v" "mm_interconnect_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_debug_mem_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent_rsp_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_agent_rsp_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router " "Elaborating entity \"SISTEMA_mm_interconnect_0_router\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760839987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_004" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_006" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:procesador1_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:procesador1_data_master_limiter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_limiter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_demux_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_demux_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_cmd_width_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580760840237 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_rsp_width_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_irq_mapper SISTEMA_irq_mapper:irq_mapper " "Elaborating entity \"SISTEMA_irq_mapper\" for hierarchy \"SISTEMA_irq_mapper:irq_mapper\"" {  } { { "db/ip/sistema/sistema.v" "irq_mapper" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/sistema/sistema.v" "rst_controller" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760840377 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SISTEMA_Procesador1_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SISTEMA_Procesador1_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1580760841645 "|SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580760842176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.03.15:14:06 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl " "2020.02.03.15:14:06 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760846223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760849038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760849210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760851461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760851620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760851770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760851941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760851950 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760851950 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580760852710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4422f97f/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760852985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760852985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760853074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760853074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760853076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760853076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760853140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760853140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760853231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760853231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760853231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580760853309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760853309 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580760859220 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 " "Register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated\" and latch \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1\"" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1580760859475 "|SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1580760859475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760862228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580760864696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760865173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg " "Generated suppressed messages file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760865957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580760867618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580760867618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4381 " "Implemented 4381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580760868665 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580760868665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4004 " "Implemented 4004 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580760868665 ""} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Implemented 363 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580760868665 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1580760868665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580760868665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5054 " "Peak virtual memory: 5054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580760868759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 03 15:14:28 2020 " "Processing ended: Mon Feb 03 15:14:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580760868759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580760868759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580760868759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580760868759 ""}
