`timescale 1ns / 1ps

module chess(
    output reg [7:0] wp0, wp1, wp2, wp3, wp4, wp5, wp6, wp7,
    output reg [7:0] wr0, wr1, wn0, wn1, wb0, wb1, wq, wk,
    output reg [7:0] bp0, bp1, bp2, bp3, bp4, bp5, bp6, bp7,
    output reg [7:0] br0, br1, bn0, bn1, bb0, bb1, bq, bk
);
endmodule