

================================================================
== Vivado HLS Report for 'LDPC_Out'
================================================================
* Date:           Thu Oct 10 20:34:09 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDPC_Out
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.39|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     307|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     109|
|Register         |        -|      -|     132|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     132|     416|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_13_fu_792_p2              |     +    |      0|  0|  16|          16|           1|
    |tmp_14_fu_629_p2              |     +    |      0|  0|  16|          16|           1|
    |tmp_15_fu_573_p2              |     +    |      0|  0|  16|          16|           1|
    |tmp_s_fu_585_p2               |     +    |      0|  0|  16|          16|           1|
    |ap_condition_206              |    and   |      0|  0|   1|           1|           1|
    |ap_condition_223              |    and   |      0|  0|   1|           1|           1|
    |ap_condition_36               |    and   |      0|  0|   1|           1|           1|
    |or_cond1_fu_555_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_388_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp5_fu_446_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_428_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp10_fu_675_p2           |   icmp   |      0|  0|   6|          16|           3|
    |sel_tmp11_fu_681_p2           |   icmp   |      0|  0|   6|          16|           3|
    |sel_tmp12_fu_687_p2           |   icmp   |      0|  0|   6|          16|           2|
    |sel_tmp13_fu_693_p2           |   icmp   |      0|  0|   6|          16|           2|
    |sel_tmp14_fu_699_p2           |   icmp   |      0|  0|   6|          16|           1|
    |sel_tmp15_fu_705_p2           |   icmp   |      0|  0|   6|          16|           1|
    |sel_tmp9_fu_669_p2            |   icmp   |      0|  0|   6|          16|           3|
    |tmp_12_fu_623_p2              |   icmp   |      0|  0|   6|          16|          16|
    |tmp_1_fu_308_p2               |   icmp   |      0|  0|   6|          16|          16|
    |tmp_2_fu_350_p2               |   icmp   |      0|  0|   6|          16|          13|
    |tmp_4_fu_356_p2               |   icmp   |      0|  0|   6|          16|          11|
    |tmp_5_fu_362_p2               |   icmp   |      0|  0|   6|          16|          13|
    |tmp_6_fu_368_p2               |   icmp   |      0|  0|   6|          16|          14|
    |tmp_7_fu_549_p2               |   icmp   |      0|  0|   6|          16|          16|
    |tmp_fu_344_p2                 |   icmp   |      0|  0|   6|          16|          11|
    |ap_condition_151              |    or    |      0|  0|   1|           1|           1|
    |ap_condition_166              |    or    |      0|  0|   1|           1|           1|
    |ap_condition_210              |    or    |      0|  0|   1|           1|           1|
    |ap_condition_217              |    or    |      0|  0|   1|           1|           1|
    |ap_condition_257              |    or    |      0|  0|   1|           1|           1|
    |ap_condition_280              |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_515_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond3_fu_719_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond4_fu_733_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond5_fu_747_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond6_fu_769_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_314_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp13_demorgan_fu_434_p2  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_demorgan_fu_416_p2   |    or    |      0|  0|   1|           1|           1|
    |tmp_11_fu_460_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_402_p2               |    or    |      0|  0|   1|           1|           1|
    |data_out                      |  select  |      0|  0|   1|           1|           1|
    |newSel1_fu_521_p3             |  select  |      0|  0|  11|           1|          11|
    |newSel2_fu_711_p3             |  select  |      0|  0|   1|           1|           1|
    |newSel3_fu_725_p3             |  select  |      0|  0|   1|           1|           1|
    |newSel49_cast_cast_fu_487_p3  |  select  |      0|  0|   9|           1|           9|
    |newSel4_fu_739_p3             |  select  |      0|  0|   1|           1|           1|
    |newSel51_cast_cast_fu_495_p3  |  select  |      0|  0|   9|           1|           2|
    |newSel5_fu_753_p3             |  select  |      0|  0|   1|           1|           1|
    |newSel6_fu_761_p3             |  select  |      0|  0|   1|           1|           1|
    |newSel7_fu_775_p3             |  select  |      0|  0|   1|           1|           1|
    |newSel_cast_cast_fu_479_p3    |  select  |      0|  0|   8|           1|           2|
    |newSel_fu_503_p3              |  select  |      0|  0|  10|           1|          10|
    |sel_tmp3_fu_408_p3            |  select  |      0|  0|  13|           1|          13|
    |sel_tmp8_fu_452_p3            |  select  |      0|  0|  14|           1|          14|
    |sel_tmp_fu_394_p3             |  select  |      0|  0|  14|           1|          14|
    |storemerge1_fu_374_p3         |  select  |      0|  0|  14|           1|          14|
    |storemerge3_fu_466_p3         |  select  |      0|  0|  13|           1|          13|
    |rd_mux                        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_382_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_440_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_422_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 307|         348|         269|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274  |  16|          4|   16|         64|
    |max_loc_1_phi_fu_256_p6                            |  13|          3|   13|         39|
    |mem                                                |  16|          2|   16|         32|
    |pos_r                                              |  16|          2|   16|         32|
    |read_cnt                                           |  16|          2|   16|         32|
    |read_cnt_start                                     |  16|          2|   16|         32|
    |storemerge_phi_fu_267_p4                           |  16|          3|   16|         48|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 109|         18|  109|        279|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter2_val_assign_reg_274  |  16|   0|   16|          0|
    |ap_pipeline_reg_pp0_iter1_or_cond1_reg_821         |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_or_cond_reg_817          |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_reset_read_reg_804       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_16_reg_825           |   1|   0|    1|          0|
    |max                                                |   2|   0|   16|         14|
    |mem                                                |  16|   0|   16|          0|
    |mux                                                |   1|   0|    1|          0|
    |or_cond1_reg_821                                   |   1|   0|    1|          0|
    |or_cond_reg_817                                    |   1|   0|    1|          0|
    |pos_r                                              |  16|   0|   16|          0|
    |read_cnt                                           |  16|   0|   16|          0|
    |read_cnt_load_reg_811                              |  16|   0|   16|          0|
    |read_cnt_start                                     |  16|   0|   16|          0|
    |reset_read_reg_804                                 |   1|   0|    1|          0|
    |tmp_12_reg_874                                     |   1|   0|    1|          0|
    |tmp_15_reg_829                                     |  16|   0|   16|          0|
    |tmp_16_reg_825                                     |   1|   0|    1|          0|
    |trig                                               |   4|   0|   16|         12|
    |zero                                               |   1|   0|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 132|   0|  158|         26|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    LDPC_Out    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    LDPC_Out    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    LDPC_Out    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    LDPC_Out    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    LDPC_Out    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    LDPC_Out    | return value |
|data_out               | out |    1|   ap_vld   |    data_out    |    pointer   |
|data_out_ap_vld        | out |    1|   ap_vld   |    data_out    |    pointer   |
|reset                  |  in |    1|   ap_none  |      reset     |    scalar    |
|cur_read_pos_V         | out |   16|   ap_vld   | cur_read_pos_V |    pointer   |
|cur_read_pos_V_ap_vld  | out |    1|   ap_vld   | cur_read_pos_V |    pointer   |
|numbits_V              |  in |   16|   ap_none  |    numbits_V   |    scalar    |
|rd_clk_in              |  in |    1|   ap_none  |    rd_clk_in   |    scalar    |
|rd_mux                 | out |    1|   ap_vld   |     rd_mux     |    pointer   |
|rd_mux_ap_vld          | out |    1|   ap_vld   |     rd_mux     |    pointer   |
|mem_out0_address0      | out |   11|  ap_memory |    mem_out0    |     array    |
|mem_out0_ce0           | out |    1|  ap_memory |    mem_out0    |     array    |
|mem_out0_q0            |  in |    1|  ap_memory |    mem_out0    |     array    |
|mem_out1_address0      | out |   11|  ap_memory |    mem_out1    |     array    |
|mem_out1_ce0           | out |    1|  ap_memory |    mem_out1    |     array    |
|mem_out1_q0            |  in |    1|  ap_memory |    mem_out1    |     array    |
|mem_out2_address0      | out |   10|  ap_memory |    mem_out2    |     array    |
|mem_out2_ce0           | out |    1|  ap_memory |    mem_out2    |     array    |
|mem_out2_q0            |  in |    1|  ap_memory |    mem_out2    |     array    |
|mem_out3_address0      | out |   10|  ap_memory |    mem_out3    |     array    |
|mem_out3_ce0           | out |    1|  ap_memory |    mem_out3    |     array    |
|mem_out3_q0            |  in |    1|  ap_memory |    mem_out3    |     array    |
|mem_out4_address0      | out |   10|  ap_memory |    mem_out4    |     array    |
|mem_out4_ce0           | out |    1|  ap_memory |    mem_out4    |     array    |
|mem_out4_q0            |  in |    1|  ap_memory |    mem_out4    |     array    |
|mem_out5_address0      | out |   10|  ap_memory |    mem_out5    |     array    |
|mem_out5_ce0           | out |    1|  ap_memory |    mem_out5    |     array    |
|mem_out5_q0            |  in |    1|  ap_memory |    mem_out5    |     array    |
|mem_out6_address0      | out |   10|  ap_memory |    mem_out6    |     array    |
|mem_out6_ce0           | out |    1|  ap_memory |    mem_out6    |     array    |
|mem_out6_q0            |  in |    1|  ap_memory |    mem_out6    |     array    |
|mem_out7_address0      | out |   10|  ap_memory |    mem_out7    |     array    |
|mem_out7_ce0           | out |    1|  ap_memory |    mem_out7    |     array    |
|mem_out7_q0            |  in |    1|  ap_memory |    mem_out7    |     array    |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 8.39ns
ST_1: rd_clk_in_read (38)  [1/1] 0.00ns
:15  %rd_clk_in_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rd_clk_in)

ST_1: numbits_V_read (39)  [1/1] 0.00ns
:16  %numbits_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %numbits_V)

ST_1: reset_read (40)  [1/1] 0.00ns
:17  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: zero_load (42)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:39
:19  %zero_load = load i1* @zero, align 1

ST_1: max_load (43)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:74
:20  %max_load = load i16* @max, align 2

ST_1: tmp_8 (44)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:74
:21  %tmp_8 = trunc i16 %max_load to i13

ST_1: read_cnt_load (45)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:74
:22  %read_cnt_load = load i16* @read_cnt, align 2

ST_1: StgValue_11 (47)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:39
:24  br i1 %reset_read, label %1, label %.critedge

ST_1: tmp_1 (49)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:74
.critedge:0  %tmp_1 = icmp slt i16 %read_cnt_load, %max_load

ST_1: or_cond (50)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:74
.critedge:1  %or_cond = or i1 %zero_load, %tmp_1

ST_1: StgValue_14 (51)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:74
.critedge:2  br i1 %or_cond, label %.critedge._crit_edge, label %2

ST_1: StgValue_15 (54)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:77
:1  store i16 0, i16* @read_cnt, align 2

ST_1: StgValue_16 (55)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:78
:2  store i16 -1, i16* @read_cnt_start, align 2

ST_1: StgValue_17 (57)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:80
:4  store i1 true, i1* @zero, align 1

ST_1: StgValue_18 (64)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:39
:0  br i1 %zero_load, label %_ifconv, label %.critedge._crit_edge

ST_1: StgValue_19 (66)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:41
_ifconv:0  store i1 false, i1* @zero, align 1

ST_1: tmp (67)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:42
_ifconv:1  %tmp = icmp eq i16 %numbits_V_read, 1280

ST_1: tmp_2 (68)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:47
_ifconv:2  %tmp_2 = icmp eq i16 %numbits_V_read, 5120

ST_1: tmp_4 (69)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:52
_ifconv:3  %tmp_4 = icmp eq i16 %numbits_V_read, 1536

ST_1: tmp_5 (70)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:57
_ifconv:4  %tmp_5 = icmp eq i16 %numbits_V_read, 6144

ST_1: tmp_6 (71)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:62
_ifconv:5  %tmp_6 = icmp eq i16 %numbits_V_read, 8192

ST_1: storemerge1 (72)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:62 (grouped into LUT with out node storemerge3)
_ifconv:6  %storemerge1 = select i1 %tmp_6, i13 -4096, i13 1024

ST_1: sel_tmp1 (73)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:42 (grouped into LUT with out node sel_tmp2)
_ifconv:7  %sel_tmp1 = xor i1 %tmp, true

ST_1: sel_tmp2 (74)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:47 (out node of the LUT)
_ifconv:8  %sel_tmp2 = and i1 %tmp_2, %sel_tmp1

ST_1: sel_tmp (75)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:47 (grouped into LUT with out node storemerge3)
_ifconv:9  %sel_tmp = select i1 %sel_tmp2, i13 -4096, i13 1024

ST_1: tmp_9 (76)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:47
_ifconv:10  %tmp_9 = or i1 %sel_tmp2, %tmp

ST_1: sel_tmp3 (77)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:47 (grouped into LUT with out node storemerge3)
_ifconv:11  %sel_tmp3 = select i1 %tmp_9, i13 %sel_tmp, i13 %storemerge1

ST_1: sel_tmp6_demorgan (78)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:42
_ifconv:12  %sel_tmp6_demorgan = or i1 %tmp, %tmp_2

ST_1: sel_tmp6 (79)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:42 (grouped into LUT with out node tmp_11)
_ifconv:13  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_1: sel_tmp7 (80)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:52 (grouped into LUT with out node tmp_11)
_ifconv:14  %sel_tmp7 = and i1 %tmp_4, %sel_tmp6

ST_1: sel_tmp13_demorgan (81)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:42 (grouped into LUT with out node sel_tmp5)
_ifconv:15  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_4

ST_1: sel_tmp4 (82)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:42 (grouped into LUT with out node sel_tmp5)
_ifconv:16  %sel_tmp4 = xor i1 %sel_tmp13_demorgan, true

ST_1: sel_tmp5 (83)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:57 (out node of the LUT)
_ifconv:17  %sel_tmp5 = and i1 %tmp_5, %sel_tmp4

ST_1: sel_tmp8 (84)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:57 (grouped into LUT with out node storemerge3)
_ifconv:18  %sel_tmp8 = select i1 %sel_tmp5, i13 -4096, i13 1024

ST_1: tmp_11 (85)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:57 (out node of the LUT)
_ifconv:19  %tmp_11 = or i1 %sel_tmp5, %sel_tmp7

ST_1: storemerge3 (86)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:57 (out node of the LUT)
_ifconv:20  %storemerge3 = select i1 %tmp_11, i13 %sel_tmp8, i13 %sel_tmp3

ST_1: storemerge3_cast (87)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:57
_ifconv:21  %storemerge3_cast = zext i13 %storemerge3 to i16

ST_1: newSel_cast_cast (88)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:57 (grouped into LUT with out node newSel1)
_ifconv:22  %newSel_cast_cast = select i1 %sel_tmp5, i10 -1, i10 255

ST_1: newSel49_cast_cast (89)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:47 (grouped into LUT with out node newSel1)
_ifconv:23  %newSel49_cast_cast = select i1 %sel_tmp2, i10 511, i10 127

ST_1: newSel51_cast_cast (90)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:62 (grouped into LUT with out node newSel1)
_ifconv:24  %newSel51_cast_cast = select i1 %tmp_6, i11 -1, i11 511

ST_1: newSel (91)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:57 (grouped into LUT with out node newSel1)
_ifconv:25  %newSel = select i1 %tmp_11, i10 %newSel_cast_cast, i10 %newSel49_cast_cast

ST_1: newSel53_cast (92)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:57 (grouped into LUT with out node newSel1)
_ifconv:26  %newSel53_cast = zext i10 %newSel to i11

ST_1: or_cond2 (93)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:57 (grouped into LUT with out node newSel1)
_ifconv:27  %or_cond2 = or i1 %tmp_11, %tmp_9

ST_1: newSel1 (94)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:57 (out node of the LUT)
_ifconv:28  %newSel1 = select i1 %or_cond2, i11 %newSel53_cast, i11 %newSel51_cast_cast

ST_1: newSel55_cast (95)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:57
_ifconv:29  %newSel55_cast = zext i11 %newSel1 to i16

ST_1: StgValue_49 (96)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:44
_ifconv:30  store i16 %storemerge3_cast, i16* @max, align 2

ST_1: StgValue_50 (97)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:45
_ifconv:31  store i16 %newSel55_cast, i16* @trig, align 2

ST_1: StgValue_51 (98)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:72
_ifconv:32  br label %.critedge._crit_edge

ST_1: max_loc_1 (100)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:74
.critedge._crit_edge:0  %max_loc_1 = phi i13 [ %tmp_8, %.critedge ], [ %storemerge3, %_ifconv ], [ %tmp_8, %1 ]

ST_1: max_loc_1_cast (101)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:84
.critedge._crit_edge:1  %max_loc_1_cast = zext i13 %max_loc_1 to i16

ST_1: tmp_7 (102)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:84
.critedge._crit_edge:2  %tmp_7 = icmp slt i16 %read_cnt_load, %max_loc_1_cast

ST_1: or_cond1 (103)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:84
.critedge._crit_edge:3  %or_cond1 = and i1 %tmp_7, %rd_clk_in_read

ST_1: read_cnt_start_load (106)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:86
:0  %read_cnt_start_load = load i16* @read_cnt_start, align 2

ST_1: tmp_16 (107)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:86
:1  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %read_cnt_start_load, i32 15)

ST_1: StgValue_58 (108)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:86
:2  br i1 %tmp_16, label %7, label %_ifconv32

ST_1: tmp_15 (160)  [1/1] 1.46ns  loc: LDPC_Out/LDPC_Out.cpp:133
:3  %tmp_15 = add i16 %read_cnt_load, 1

ST_1: StgValue_60 (161)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:133
:4  store i16 %tmp_15, i16* @read_cnt, align 2

ST_1: tmp_s (164)  [1/1] 1.46ns  loc: LDPC_Out/LDPC_Out.cpp:136
:0  %tmp_s = add i16 %read_cnt_start_load, 1

ST_1: StgValue_62 (165)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:136
:1  store i16 %tmp_s, i16* @read_cnt_start, align 2


 <State 2>: 3.63ns
ST_2: pos_load (46)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:91
:23  %pos_load = load i16* @pos_r, align 2

ST_2: StgValue_64 (53)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:76
:0  store i16 0, i16* @pos_r, align 2

ST_2: StgValue_65 (62)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:83
:9  br label %._crit_edge63

ST_2: StgValue_66 (104)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:84
.critedge._crit_edge:4  br i1 %or_cond1, label %3, label %._crit_edge63

ST_2: tmp_10 (111)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:91
_ifconv32:1  %tmp_10 = sext i16 %pos_load to i32

ST_2: mem_out0_addr (112)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:91
_ifconv32:2  %mem_out0_addr = getelementptr [2048 x i1]* %mem_out0, i32 0, i32 %tmp_10

ST_2: data (113)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:91
_ifconv32:3  %data = load i1* %mem_out0_addr, align 1

ST_2: mem_out1_addr (114)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:95
_ifconv32:4  %mem_out1_addr = getelementptr [2048 x i1]* %mem_out1, i32 0, i32 %tmp_10

ST_2: data_1 (115)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:95
_ifconv32:5  %data_1 = load i1* %mem_out1_addr, align 1

ST_2: mem_out2_addr (116)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:99
_ifconv32:6  %mem_out2_addr = getelementptr [1024 x i1]* %mem_out2, i32 0, i32 %tmp_10

ST_2: data_2 (117)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:99
_ifconv32:7  %data_2 = load i1* %mem_out2_addr, align 1

ST_2: mem_out3_addr (118)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:103
_ifconv32:8  %mem_out3_addr = getelementptr [1024 x i1]* %mem_out3, i32 0, i32 %tmp_10

ST_2: data_3 (119)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:103
_ifconv32:9  %data_3 = load i1* %mem_out3_addr, align 1

ST_2: mem_out4_addr (120)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:107
_ifconv32:10  %mem_out4_addr = getelementptr [1024 x i1]* %mem_out4, i32 0, i32 %tmp_10

ST_2: data_4 (121)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:107
_ifconv32:11  %data_4 = load i1* %mem_out4_addr, align 1

ST_2: mem_out5_addr (122)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:111
_ifconv32:12  %mem_out5_addr = getelementptr [1024 x i1]* %mem_out5, i32 0, i32 %tmp_10

ST_2: data_5 (123)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:111
_ifconv32:13  %data_5 = load i1* %mem_out5_addr, align 1

ST_2: mem_out6_addr (124)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:115
_ifconv32:14  %mem_out6_addr = getelementptr [1024 x i1]* %mem_out6, i32 0, i32 %tmp_10

ST_2: data_6 (125)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:115
_ifconv32:15  %data_6 = load i1* %mem_out6_addr, align 1

ST_2: mem_out7_addr (126)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:119
_ifconv32:16  %mem_out7_addr = getelementptr [1024 x i1]* %mem_out7, i32 0, i32 %tmp_10

ST_2: data_7 (127)  [2/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:119
_ifconv32:17  %data_7 = load i1* %mem_out7_addr, align 1

ST_2: trig_load (146)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:124
_ifconv32:36  %trig_load = load i16* @trig, align 2

ST_2: tmp_12 (147)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:124
_ifconv32:37  %tmp_12 = icmp eq i16 %pos_load, %trig_load

ST_2: StgValue_86 (148)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:124
_ifconv32:38  br i1 %tmp_12, label %4, label %5

ST_2: tmp_14 (150)  [1/1] 1.46ns  loc: LDPC_Out/LDPC_Out.cpp:130
:0  %tmp_14 = add i16 %pos_load, 1

ST_2: StgValue_88 (151)  [1/1] 1.09ns
:1  br label %6

ST_2: StgValue_89 (155)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:128
:2  br label %6

ST_2: storemerge (157)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:130
:0  %storemerge = phi i16 [ %tmp_14, %5 ], [ 0, %4 ]

ST_2: StgValue_91 (158)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:127
:1  store i16 %storemerge, i16* @pos_r, align 2

ST_2: StgValue_92 (162)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:134
:5  br label %._crit_edge63

ST_2: StgValue_93 (166)  [1/1] 1.09ns
:2  br label %._crit_edge63


 <State 3>: 4.85ns
ST_3: StgValue_94 (23)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out), !map !40

ST_3: StgValue_95 (24)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !44

ST_3: StgValue_96 (25)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cur_read_pos_V), !map !50

ST_3: StgValue_97 (26)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16 %numbits_V), !map !54

ST_3: StgValue_98 (27)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %rd_clk_in), !map !58

ST_3: StgValue_99 (28)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rd_mux), !map !62

ST_3: StgValue_100 (29)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i1]* %mem_out0), !map !66

ST_3: StgValue_101 (30)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i1]* %mem_out1), !map !72

ST_3: StgValue_102 (31)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %mem_out2), !map !76

ST_3: StgValue_103 (32)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %mem_out3), !map !82

ST_3: StgValue_104 (33)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %mem_out4), !map !86

ST_3: StgValue_105 (34)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %mem_out5), !map !90

ST_3: StgValue_106 (35)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %mem_out6), !map !94

ST_3: StgValue_107 (36)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1]* %mem_out7), !map !98

ST_3: StgValue_108 (37)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @LDPC_Out_str) nounwind

ST_3: StgValue_109 (41)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:33
:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_110 (56)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:79
:3  store i16 0, i16* @mem, align 2

ST_3: mux_load (58)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:81
:5  %mux_load = load i1* @mux, align 1

ST_3: tmp_3 (59)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:81
:6  %tmp_3 = xor i1 %mux_load, true

ST_3: StgValue_113 (60)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:81
:7  store i1 %tmp_3, i1* @mux, align 1

ST_3: StgValue_114 (61)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:82
:8  call void @_ssdm_op_Write.ap_auto.i1P(i1* %rd_mux, i1 %tmp_3)

ST_3: mem_load (110)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:0  %mem_load = load i16* @mem, align 2

ST_3: data (113)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:91
_ifconv32:3  %data = load i1* %mem_out0_addr, align 1

ST_3: data_1 (115)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:95
_ifconv32:5  %data_1 = load i1* %mem_out1_addr, align 1

ST_3: data_2 (117)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:99
_ifconv32:7  %data_2 = load i1* %mem_out2_addr, align 1

ST_3: data_3 (119)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:103
_ifconv32:9  %data_3 = load i1* %mem_out3_addr, align 1

ST_3: data_4 (121)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:107
_ifconv32:11  %data_4 = load i1* %mem_out4_addr, align 1

ST_3: data_5 (123)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:111
_ifconv32:13  %data_5 = load i1* %mem_out5_addr, align 1

ST_3: data_6 (125)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:115
_ifconv32:15  %data_6 = load i1* %mem_out6_addr, align 1

ST_3: data_7 (127)  [1/2] 2.33ns  loc: LDPC_Out/LDPC_Out.cpp:119
_ifconv32:17  %data_7 = load i1* %mem_out7_addr, align 1

ST_3: sel_tmp9 (128)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:18  %sel_tmp9 = icmp eq i16 %mem_load, 6

ST_3: sel_tmp10 (129)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:19  %sel_tmp10 = icmp eq i16 %mem_load, 5

ST_3: sel_tmp11 (130)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:20  %sel_tmp11 = icmp eq i16 %mem_load, 4

ST_3: sel_tmp12 (131)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:21  %sel_tmp12 = icmp eq i16 %mem_load, 3

ST_3: sel_tmp13 (132)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:22  %sel_tmp13 = icmp eq i16 %mem_load, 2

ST_3: sel_tmp14 (133)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:23  %sel_tmp14 = icmp eq i16 %mem_load, 1

ST_3: sel_tmp15 (134)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:24  %sel_tmp15 = icmp eq i16 %mem_load, 0

ST_3: newSel2 (135)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:88 (grouped into LUT with out node newSel6)
_ifconv32:25  %newSel2 = select i1 %sel_tmp15, i1 %data, i1 %data_1

ST_3: or_cond3 (136)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv32:26  %or_cond3 = or i1 %sel_tmp15, %sel_tmp14

ST_3: newSel3 (137)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:88 (out node of the LUT)
_ifconv32:27  %newSel3 = select i1 %sel_tmp13, i1 %data_2, i1 %data_3

ST_3: or_cond4 (138)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:88 (grouped into LUT with out node data_8)
_ifconv32:28  %or_cond4 = or i1 %sel_tmp13, %sel_tmp12

ST_3: newSel4 (139)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:88 (grouped into LUT with out node newSel7)
_ifconv32:29  %newSel4 = select i1 %sel_tmp11, i1 %data_4, i1 %data_5

ST_3: or_cond5 (140)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:88 (grouped into LUT with out node newSel7)
_ifconv32:30  %or_cond5 = or i1 %sel_tmp11, %sel_tmp10

ST_3: newSel5 (141)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:88 (out node of the LUT)
_ifconv32:31  %newSel5 = select i1 %sel_tmp9, i1 %data_6, i1 %data_7

ST_3: newSel6 (142)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:88 (out node of the LUT)
_ifconv32:32  %newSel6 = select i1 %or_cond3, i1 %newSel2, i1 %newSel3

ST_3: or_cond6 (143)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:88 (grouped into LUT with out node data_8)
_ifconv32:33  %or_cond6 = or i1 %or_cond3, %or_cond4

ST_3: newSel7 (144)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:88 (out node of the LUT)
_ifconv32:34  %newSel7 = select i1 %or_cond5, i1 %newSel4, i1 %newSel5

ST_3: data_8 (145)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:88 (out node of the LUT)
_ifconv32:35  %data_8 = select i1 %or_cond6, i1 %newSel6, i1 %newSel7

ST_3: tmp_13 (153)  [1/1] 1.46ns  loc: LDPC_Out/LDPC_Out.cpp:126
:0  %tmp_13 = add i16 %mem_load, 1

ST_3: StgValue_143 (154)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:126
:1  store i16 %tmp_13, i16* @mem, align 2

ST_3: StgValue_144 (159)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:132
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %data_out, i1 %data_8)

ST_3: val_assign (168)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:74
._crit_edge63:0  %val_assign = phi i16 [ 0, %2 ], [ %read_cnt_load, %.critedge._crit_edge ], [ %tmp_15, %6 ], [ %read_cnt_load, %7 ]

ST_3: StgValue_146 (169)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:143
._crit_edge63:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %cur_read_pos_V, i16 %val_assign)

ST_3: StgValue_147 (170)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:145
._crit_edge63:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cur_read_pos_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ numbits_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_clk_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_mux]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mem_out0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zero]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pos_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ trig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_cnt_start]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mem]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mux]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rd_clk_in_read      (read         ) [ 0000]
numbits_V_read      (read         ) [ 0000]
reset_read          (read         ) [ 0111]
zero_load           (load         ) [ 0100]
max_load            (load         ) [ 0000]
tmp_8               (trunc        ) [ 0000]
read_cnt_load       (load         ) [ 0111]
StgValue_11         (br           ) [ 0000]
tmp_1               (icmp         ) [ 0000]
or_cond             (or           ) [ 0111]
StgValue_14         (br           ) [ 0000]
StgValue_15         (store        ) [ 0000]
StgValue_16         (store        ) [ 0000]
StgValue_17         (store        ) [ 0000]
StgValue_18         (br           ) [ 0000]
StgValue_19         (store        ) [ 0000]
tmp                 (icmp         ) [ 0000]
tmp_2               (icmp         ) [ 0000]
tmp_4               (icmp         ) [ 0000]
tmp_5               (icmp         ) [ 0000]
tmp_6               (icmp         ) [ 0000]
storemerge1         (select       ) [ 0000]
sel_tmp1            (xor          ) [ 0000]
sel_tmp2            (and          ) [ 0000]
sel_tmp             (select       ) [ 0000]
tmp_9               (or           ) [ 0000]
sel_tmp3            (select       ) [ 0000]
sel_tmp6_demorgan   (or           ) [ 0000]
sel_tmp6            (xor          ) [ 0000]
sel_tmp7            (and          ) [ 0000]
sel_tmp13_demorgan  (or           ) [ 0000]
sel_tmp4            (xor          ) [ 0000]
sel_tmp5            (and          ) [ 0000]
sel_tmp8            (select       ) [ 0000]
tmp_11              (or           ) [ 0000]
storemerge3         (select       ) [ 0000]
storemerge3_cast    (zext         ) [ 0000]
newSel_cast_cast    (select       ) [ 0000]
newSel49_cast_cast  (select       ) [ 0000]
newSel51_cast_cast  (select       ) [ 0000]
newSel              (select       ) [ 0000]
newSel53_cast       (zext         ) [ 0000]
or_cond2            (or           ) [ 0000]
newSel1             (select       ) [ 0000]
newSel55_cast       (zext         ) [ 0000]
StgValue_49         (store        ) [ 0000]
StgValue_50         (store        ) [ 0000]
StgValue_51         (br           ) [ 0000]
max_loc_1           (phi          ) [ 0000]
max_loc_1_cast      (zext         ) [ 0000]
tmp_7               (icmp         ) [ 0000]
or_cond1            (and          ) [ 0111]
read_cnt_start_load (load         ) [ 0000]
tmp_16              (bitselect    ) [ 0111]
StgValue_58         (br           ) [ 0000]
tmp_15              (add          ) [ 0111]
StgValue_60         (store        ) [ 0000]
tmp_s               (add          ) [ 0000]
StgValue_62         (store        ) [ 0000]
pos_load            (load         ) [ 0000]
StgValue_64         (store        ) [ 0000]
StgValue_65         (br           ) [ 0111]
StgValue_66         (br           ) [ 0111]
tmp_10              (sext         ) [ 0000]
mem_out0_addr       (getelementptr) [ 0101]
mem_out1_addr       (getelementptr) [ 0101]
mem_out2_addr       (getelementptr) [ 0101]
mem_out3_addr       (getelementptr) [ 0101]
mem_out4_addr       (getelementptr) [ 0101]
mem_out5_addr       (getelementptr) [ 0101]
mem_out6_addr       (getelementptr) [ 0101]
mem_out7_addr       (getelementptr) [ 0101]
trig_load           (load         ) [ 0000]
tmp_12              (icmp         ) [ 0111]
StgValue_86         (br           ) [ 0000]
tmp_14              (add          ) [ 0000]
StgValue_88         (br           ) [ 0000]
StgValue_89         (br           ) [ 0000]
storemerge          (phi          ) [ 0000]
StgValue_91         (store        ) [ 0000]
StgValue_92         (br           ) [ 0111]
StgValue_93         (br           ) [ 0111]
StgValue_94         (specbitsmap  ) [ 0000]
StgValue_95         (specbitsmap  ) [ 0000]
StgValue_96         (specbitsmap  ) [ 0000]
StgValue_97         (specbitsmap  ) [ 0000]
StgValue_98         (specbitsmap  ) [ 0000]
StgValue_99         (specbitsmap  ) [ 0000]
StgValue_100        (specbitsmap  ) [ 0000]
StgValue_101        (specbitsmap  ) [ 0000]
StgValue_102        (specbitsmap  ) [ 0000]
StgValue_103        (specbitsmap  ) [ 0000]
StgValue_104        (specbitsmap  ) [ 0000]
StgValue_105        (specbitsmap  ) [ 0000]
StgValue_106        (specbitsmap  ) [ 0000]
StgValue_107        (specbitsmap  ) [ 0000]
StgValue_108        (spectopmodule) [ 0000]
StgValue_109        (specpipeline ) [ 0000]
StgValue_110        (store        ) [ 0000]
mux_load            (load         ) [ 0000]
tmp_3               (xor          ) [ 0000]
StgValue_113        (store        ) [ 0000]
StgValue_114        (write        ) [ 0000]
mem_load            (load         ) [ 0000]
data                (load         ) [ 0000]
data_1              (load         ) [ 0000]
data_2              (load         ) [ 0000]
data_3              (load         ) [ 0000]
data_4              (load         ) [ 0000]
data_5              (load         ) [ 0000]
data_6              (load         ) [ 0000]
data_7              (load         ) [ 0000]
sel_tmp9            (icmp         ) [ 0000]
sel_tmp10           (icmp         ) [ 0000]
sel_tmp11           (icmp         ) [ 0000]
sel_tmp12           (icmp         ) [ 0000]
sel_tmp13           (icmp         ) [ 0000]
sel_tmp14           (icmp         ) [ 0000]
sel_tmp15           (icmp         ) [ 0000]
newSel2             (select       ) [ 0000]
or_cond3            (or           ) [ 0000]
newSel3             (select       ) [ 0000]
or_cond4            (or           ) [ 0000]
newSel4             (select       ) [ 0000]
or_cond5            (or           ) [ 0000]
newSel5             (select       ) [ 0000]
newSel6             (select       ) [ 0000]
or_cond6            (or           ) [ 0000]
newSel7             (select       ) [ 0000]
data_8              (select       ) [ 0000]
tmp_13              (add          ) [ 0000]
StgValue_143        (store        ) [ 0000]
StgValue_144        (write        ) [ 0000]
val_assign          (phi          ) [ 0101]
StgValue_146        (write        ) [ 0000]
StgValue_147        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cur_read_pos_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cur_read_pos_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numbits_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numbits_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rd_clk_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_clk_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rd_mux">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_mux"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mem_out0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mem_out1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_out2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mem_out3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mem_out4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mem_out5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mem_out6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mem_out7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="zero">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="read_cnt">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_cnt"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pos_r">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trig">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="read_cnt_start">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_cnt_start"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mem">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mux">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LDPC_Out_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="rd_clk_in_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_clk_in_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="numbits_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numbits_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="reset_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_114_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_114/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="StgValue_144_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_146_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_146/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="mem_out0_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out0_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mem_out1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out1_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mem_out2_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="16" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out2_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mem_out3_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out3_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="mem_out4_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="16" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out4_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mem_out5_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out5_addr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mem_out6_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="16" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out6_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mem_out7_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out7_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="max_loc_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="255" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="max_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="max_loc_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="13" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="13" slack="0"/>
<pin id="262" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_loc_1/1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="storemerge_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="266" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="storemerge_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="val_assign_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="val_assign_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="16" slack="2"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="16" slack="2"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="16" slack="2"/>
<pin id="286" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zero_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zero_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="max_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_8_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="read_cnt_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_cnt_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_cond_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_15_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="StgValue_16_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_17_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="StgValue_19_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="storemerge1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="13" slack="0"/>
<pin id="377" dir="0" index="2" bw="13" slack="0"/>
<pin id="378" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sel_tmp1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sel_tmp2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sel_tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="13" slack="0"/>
<pin id="397" dir="0" index="2" bw="13" slack="0"/>
<pin id="398" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sel_tmp3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="13" slack="0"/>
<pin id="411" dir="0" index="2" bw="13" slack="0"/>
<pin id="412" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sel_tmp6_demorgan_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sel_tmp6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sel_tmp7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sel_tmp13_demorgan_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sel_tmp4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sel_tmp5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sel_tmp8_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="13" slack="0"/>
<pin id="455" dir="0" index="2" bw="13" slack="0"/>
<pin id="456" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_11_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="storemerge3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="13" slack="0"/>
<pin id="469" dir="0" index="2" bw="13" slack="0"/>
<pin id="470" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge3/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="storemerge3_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="13" slack="0"/>
<pin id="477" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge3_cast/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="newSel_cast_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="10" slack="0"/>
<pin id="482" dir="0" index="2" bw="10" slack="0"/>
<pin id="483" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_cast_cast/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="newSel49_cast_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="10" slack="0"/>
<pin id="490" dir="0" index="2" bw="10" slack="0"/>
<pin id="491" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel49_cast_cast/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="newSel51_cast_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="11" slack="0"/>
<pin id="498" dir="0" index="2" bw="11" slack="0"/>
<pin id="499" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel51_cast_cast/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="newSel_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="0" index="2" bw="10" slack="0"/>
<pin id="507" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="newSel53_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel53_cast/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="or_cond2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="newSel1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="11" slack="0"/>
<pin id="524" dir="0" index="2" bw="11" slack="0"/>
<pin id="525" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="newSel55_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel55_cast/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="StgValue_49_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="13" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="StgValue_50_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="max_loc_1_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="0"/>
<pin id="547" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_loc_1_cast/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_7_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_cond1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="read_cnt_start_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_cnt_start_load/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_16_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_15_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="StgValue_60_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_s_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="StgValue_62_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="pos_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pos_load/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="StgValue_64_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_10_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trig_load_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="trig_load/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_12_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_14_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="StgValue_91_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="StgValue_110_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="16" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="mux_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_load/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="StgValue_113_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="mem_load_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_load/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sel_tmp9_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sel_tmp10_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="0" index="1" bw="16" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp10/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sel_tmp11_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp11/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sel_tmp12_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp12/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sel_tmp13_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp13/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sel_tmp14_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp14/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sel_tmp15_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp15/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="newSel2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_cond3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="newSel3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_cond4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="newSel4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="or_cond5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="newSel5_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="newSel6_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="or_cond6_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="newSel7_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="data_8_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_8/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_13_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="StgValue_143_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="0" index="1" bw="16" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/3 "/>
</bind>
</comp>

<comp id="804" class="1005" name="reset_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reset_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="read_cnt_load_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="2"/>
<pin id="813" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="read_cnt_load "/>
</bind>
</comp>

<comp id="817" class="1005" name="or_cond_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="821" class="1005" name="or_cond1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_16_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_15_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="2"/>
<pin id="831" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="834" class="1005" name="mem_out0_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="1"/>
<pin id="836" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mem_out0_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="mem_out1_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="11" slack="1"/>
<pin id="841" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mem_out1_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="mem_out2_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="1"/>
<pin id="846" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_out2_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="mem_out3_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="1"/>
<pin id="851" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_out3_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="mem_out4_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_out4_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="mem_out5_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="1"/>
<pin id="861" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_out5_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="mem_out6_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="1"/>
<pin id="866" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_out6_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="mem_out7_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="1"/>
<pin id="871" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_out7_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_12_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="104" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="104" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="116" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="88" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="88" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="88" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="88" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="88" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="288"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="278" pin="8"/><net_sink comp="150" pin=2"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="294" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="290" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="124" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="124" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="124" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="124" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="124" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="344" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="350" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="388" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="344" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="394" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="374" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="344" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="350" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="356" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="416" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="356" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="362" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="446" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="428" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="452" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="408" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="466" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="446" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="388" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="74" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="368" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="80" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="460" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="479" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="487" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="460" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="402" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="511" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="495" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="475" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="30" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="529" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="36" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="256" pin="6"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="304" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="545" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="118" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="38" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="82" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="304" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="86" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="32" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="561" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="86" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="38" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="34" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="48" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="34" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="597" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="616"><net_src comp="607" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="618"><net_src comp="607" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="622"><net_src comp="36" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="597" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="597" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="629" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="640"><net_src comp="267" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="34" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="48" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="42" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="52" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="652" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="42" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="40" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="106" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="665" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="108" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="665" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="110" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="665" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="112" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="665" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="114" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="665" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="86" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="665" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="48" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="164" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="176" pin="2"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="705" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="699" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="693" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="188" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="200" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="693" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="687" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="681" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="212" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="224" pin="2"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="681" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="675" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="669" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="236" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="248" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="719" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="711" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="725" pin="3"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="719" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="733" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="747" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="739" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="753" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="788"><net_src comp="769" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="761" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="775" pin="3"/><net_sink comp="783" pin=2"/></net>

<net id="791"><net_src comp="783" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="796"><net_src comp="665" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="86" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="40" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="130" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="814"><net_src comp="304" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="278" pin=6"/></net>

<net id="820"><net_src comp="314" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="555" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="565" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="573" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="837"><net_src comp="157" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="842"><net_src comp="169" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="847"><net_src comp="181" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="852"><net_src comp="193" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="857"><net_src comp="205" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="862"><net_src comp="217" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="867"><net_src comp="229" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="872"><net_src comp="241" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="877"><net_src comp="623" pin="2"/><net_sink comp="874" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {3 }
	Port: cur_read_pos_V | {3 }
	Port: rd_mux | {3 }
	Port: zero | {1 }
	Port: max | {1 }
	Port: read_cnt | {1 }
	Port: pos_r | {2 }
	Port: trig | {1 }
	Port: read_cnt_start | {1 }
	Port: mem | {3 }
	Port: mux | {3 }
 - Input state : 
	Port: LDPC_Out : reset | {1 }
	Port: LDPC_Out : numbits_V | {1 }
	Port: LDPC_Out : rd_clk_in | {1 }
	Port: LDPC_Out : mem_out0 | {2 3 }
	Port: LDPC_Out : mem_out1 | {2 3 }
	Port: LDPC_Out : mem_out2 | {2 3 }
	Port: LDPC_Out : mem_out3 | {2 3 }
	Port: LDPC_Out : mem_out4 | {2 3 }
	Port: LDPC_Out : mem_out5 | {2 3 }
	Port: LDPC_Out : mem_out6 | {2 3 }
	Port: LDPC_Out : mem_out7 | {2 3 }
	Port: LDPC_Out : zero | {1 }
	Port: LDPC_Out : max | {1 }
	Port: LDPC_Out : read_cnt | {1 }
	Port: LDPC_Out : pos_r | {2 }
	Port: LDPC_Out : trig | {2 }
	Port: LDPC_Out : read_cnt_start | {1 }
	Port: LDPC_Out : mem | {3 }
	Port: LDPC_Out : mux | {3 }
  - Chain level:
	State 1
		tmp_8 : 1
		tmp_1 : 1
		or_cond : 2
		StgValue_14 : 2
		StgValue_18 : 1
		storemerge1 : 1
		sel_tmp1 : 1
		sel_tmp2 : 1
		sel_tmp : 1
		tmp_9 : 1
		sel_tmp3 : 1
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		sel_tmp13_demorgan : 1
		sel_tmp4 : 1
		sel_tmp5 : 1
		sel_tmp8 : 1
		tmp_11 : 1
		storemerge3 : 1
		storemerge3_cast : 2
		newSel_cast_cast : 1
		newSel49_cast_cast : 1
		newSel51_cast_cast : 1
		newSel : 2
		newSel53_cast : 3
		or_cond2 : 1
		newSel1 : 4
		newSel55_cast : 5
		StgValue_49 : 3
		StgValue_50 : 6
		max_loc_1 : 2
		max_loc_1_cast : 3
		tmp_7 : 4
		or_cond1 : 5
		tmp_16 : 1
		StgValue_58 : 2
		tmp_15 : 1
		StgValue_60 : 2
		tmp_s : 1
		StgValue_62 : 2
	State 2
		tmp_10 : 1
		mem_out0_addr : 2
		data : 3
		mem_out1_addr : 2
		data_1 : 3
		mem_out2_addr : 2
		data_2 : 3
		mem_out3_addr : 2
		data_3 : 3
		mem_out4_addr : 2
		data_4 : 3
		mem_out5_addr : 2
		data_5 : 3
		mem_out6_addr : 2
		data_6 : 3
		mem_out7_addr : 2
		data_7 : 3
		tmp_12 : 1
		StgValue_86 : 2
		tmp_14 : 1
		storemerge : 2
		StgValue_91 : 3
	State 3
		tmp_3 : 1
		StgValue_113 : 1
		StgValue_114 : 1
		sel_tmp9 : 1
		sel_tmp10 : 1
		sel_tmp11 : 1
		sel_tmp12 : 1
		sel_tmp13 : 1
		sel_tmp14 : 1
		sel_tmp15 : 1
		newSel2 : 2
		or_cond3 : 2
		newSel3 : 2
		or_cond4 : 2
		newSel4 : 2
		or_cond5 : 2
		newSel5 : 2
		newSel6 : 2
		or_cond6 : 2
		newSel7 : 2
		data_8 : 2
		tmp_13 : 1
		StgValue_143 : 2
		StgValue_144 : 3
		StgValue_146 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     storemerge1_fu_374     |    0    |    13   |
|          |       sel_tmp_fu_394       |    0    |    13   |
|          |       sel_tmp3_fu_408      |    0    |    13   |
|          |       sel_tmp8_fu_452      |    0    |    13   |
|          |     storemerge3_fu_466     |    0    |    13   |
|          |   newSel_cast_cast_fu_479  |    0    |    10   |
|          |  newSel49_cast_cast_fu_487 |    0    |    10   |
|          |  newSel51_cast_cast_fu_495 |    0    |    11   |
|  select  |        newSel_fu_503       |    0    |    10   |
|          |       newSel1_fu_521       |    0    |    11   |
|          |       newSel2_fu_711       |    0    |    1    |
|          |       newSel3_fu_725       |    0    |    1    |
|          |       newSel4_fu_739       |    0    |    1    |
|          |       newSel5_fu_753       |    0    |    1    |
|          |       newSel6_fu_761       |    0    |    1    |
|          |       newSel7_fu_775       |    0    |    1    |
|          |        data_8_fu_783       |    0    |    1    |
|----------|----------------------------|---------|---------|
|          |        tmp_1_fu_308        |    0    |    6    |
|          |         tmp_fu_344         |    0    |    6    |
|          |        tmp_2_fu_350        |    0    |    6    |
|          |        tmp_4_fu_356        |    0    |    6    |
|          |        tmp_5_fu_362        |    0    |    6    |
|          |        tmp_6_fu_368        |    0    |    6    |
|          |        tmp_7_fu_549        |    0    |    6    |
|   icmp   |        tmp_12_fu_623       |    0    |    6    |
|          |       sel_tmp9_fu_669      |    0    |    6    |
|          |      sel_tmp10_fu_675      |    0    |    6    |
|          |      sel_tmp11_fu_681      |    0    |    6    |
|          |      sel_tmp12_fu_687      |    0    |    6    |
|          |      sel_tmp13_fu_693      |    0    |    6    |
|          |      sel_tmp14_fu_699      |    0    |    6    |
|          |      sel_tmp15_fu_705      |    0    |    6    |
|----------|----------------------------|---------|---------|
|          |        tmp_15_fu_573       |    0    |    16   |
|    add   |        tmp_s_fu_585        |    0    |    16   |
|          |        tmp_14_fu_629       |    0    |    16   |
|          |        tmp_13_fu_792       |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |       or_cond_fu_314       |    0    |    1    |
|          |        tmp_9_fu_402        |    0    |    1    |
|          |  sel_tmp6_demorgan_fu_416  |    0    |    1    |
|          |  sel_tmp13_demorgan_fu_434 |    0    |    1    |
|    or    |        tmp_11_fu_460       |    0    |    1    |
|          |       or_cond2_fu_515      |    0    |    1    |
|          |       or_cond3_fu_719      |    0    |    1    |
|          |       or_cond4_fu_733      |    0    |    1    |
|          |       or_cond5_fu_747      |    0    |    1    |
|          |       or_cond6_fu_769      |    0    |    1    |
|----------|----------------------------|---------|---------|
|          |       sel_tmp1_fu_382      |    0    |    1    |
|    xor   |       sel_tmp6_fu_422      |    0    |    1    |
|          |       sel_tmp4_fu_440      |    0    |    1    |
|          |        tmp_3_fu_652        |    0    |    1    |
|----------|----------------------------|---------|---------|
|          |       sel_tmp2_fu_388      |    0    |    1    |
|    and   |       sel_tmp7_fu_428      |    0    |    1    |
|          |       sel_tmp5_fu_446      |    0    |    1    |
|          |       or_cond1_fu_555      |    0    |    1    |
|----------|----------------------------|---------|---------|
|          | rd_clk_in_read_read_fu_118 |    0    |    0    |
|   read   | numbits_V_read_read_fu_124 |    0    |    0    |
|          |   reset_read_read_fu_130   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  StgValue_114_write_fu_136 |    0    |    0    |
|   write  |  StgValue_144_write_fu_143 |    0    |    0    |
|          |  StgValue_146_write_fu_150 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_8_fu_298        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   storemerge3_cast_fu_475  |    0    |    0    |
|   zext   |    newSel53_cast_fu_511    |    0    |    0    |
|          |    newSel55_cast_fu_529    |    0    |    0    |
|          |    max_loc_1_cast_fu_545   |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_16_fu_565       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        tmp_10_fu_607       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   296   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  max_loc_1_reg_253  |   13   |
|mem_out0_addr_reg_834|   11   |
|mem_out1_addr_reg_839|   11   |
|mem_out2_addr_reg_844|   10   |
|mem_out3_addr_reg_849|   10   |
|mem_out4_addr_reg_854|   10   |
|mem_out5_addr_reg_859|   10   |
|mem_out6_addr_reg_864|   10   |
|mem_out7_addr_reg_869|   10   |
|   or_cond1_reg_821  |    1   |
|   or_cond_reg_817   |    1   |
|read_cnt_load_reg_811|   16   |
|  reset_read_reg_804 |    1   |
|  storemerge_reg_264 |   16   |
|    tmp_12_reg_874   |    1   |
|    tmp_15_reg_829   |   16   |
|    tmp_16_reg_825   |    1   |
|  val_assign_reg_274 |   16   |
+---------------------+--------+
|        Total        |   164  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_164 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_176 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_188 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_200 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_212 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_224 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_236 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_248 |  p0  |   2  |  10  |   20   ||    10   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||   8.68  ||    82   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   296  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   82   |
|  Register |    -   |   164  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   164  |   378  |
+-----------+--------+--------+--------+
