

================================================================
== Vivado HLS Report for 'fdot_3d'
================================================================
* Date:           Thu Jun 24 05:07:59 2021

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pynqrealreal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (tmp_4)
	2  / (!tmp_4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true

* FSM state operations: 

 <State 1> : 2.55ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%res_1 = alloca float"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([15680 x float]* %A, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%B_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %B_offset)"
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%x_kw = add nsw i32 %x_read, 3" [pynqebnnrealcodes/ebnn.h:408]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%y_kh = add nsw i32 %y_read, 3" [pynqebnnrealcodes/ebnn.h:409]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%B_offset_cast = zext i5 %B_offset_read to i6"
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %res_1"
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:412]

 <State 2> : 2.55ns
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_assign = phi i32 [ %x_read, %0 ], [ %j_1, %2 ]" [pynqebnnrealcodes/ebnn.h:412]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_idx_1 = phi i32 [ 0, %0 ], [ %tmp_1, %2 ]" [pynqebnnrealcodes/ebnn.h:424]
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %i_assign, %x_kw" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %5" [pynqebnnrealcodes/ebnn.h:412]
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%tmp_1 = add i32 3, %b_idx_1" [pynqebnnrealcodes/ebnn.h:424]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_i1)   --->   "%tmp_2 = shl i32 %i_assign, 5" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_i1)   --->   "%tmp_5 = shl i32 %i_assign, 2" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]
ST_2 : Operation 29 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_i1 = sub i32 %tmp_2, %tmp_5" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %3" [pynqebnnrealcodes/ebnn.h:413]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%res_1_load = load float* %res_1" [pynqebnnrealcodes/ebnn.h:429]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret float %res_1_load" [pynqebnnrealcodes/ebnn.h:429]

 <State 3> : 6.20ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_assign = phi i32 [ %y_read, %4 ], [ %k_1, %_ifconv ]" [pynqebnnrealcodes/ebnn.h:413]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%n_assign = phi i32 [ %b_idx_1, %4 ], [ %tmp_3, %_ifconv ]" [pynqebnnrealcodes/ebnn.h:424]
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%tmp_4 = icmp slt i32 %j_assign, %y_kh" [pynqebnnrealcodes/ebnn.h:413]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %_ifconv, label %2" [pynqebnnrealcodes/ebnn.h:413]
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%tmp_i2 = add nsw i32 %tmp_i1, %j_assign" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %tmp_i2 to i64" [pynqebnnrealcodes/ebnn.h:419]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [15680 x float]* %A, i64 0, i64 %tmp_7" [pynqebnnrealcodes/ebnn.h:419]
ST_3 : Operation 40 [2/2] (2.56ns)   --->   "%A_load = load float* %A_addr, align 4" [pynqebnnrealcodes/ebnn.h:419]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_assign, i32 31)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%p_neg_i = sub i32 0, %n_assign" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_lshr_i_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_neg_i, i32 3, i32 8)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%p_neg_t_i = sub i6 0, %p_lshr_i_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sum_i)   --->   "%p_lshr_f_i_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %n_assign, i32 3, i32 8)" [pynqebnnrealcodes/ebnn.h:424]
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sum_i)   --->   "%tmp_i = select i1 %tmp_10, i6 %p_neg_t_i, i6 %p_lshr_f_i_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.82ns) (out node of the LUT)   --->   "%sum_i = add i6 %tmp_i, %B_offset_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %n_assign to i3" [pynqebnnrealcodes/ebnn.h:424]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %p_neg_i to i3" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_3 = add nsw i32 1, %n_assign" [pynqebnnrealcodes/ebnn.h:424]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %i_assign, 1" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:412]

 <State 4> : 7.18ns
ST_4 : Operation 53 [1/2] (2.56ns)   --->   "%A_load = load float* %A_addr, align 4" [pynqebnnrealcodes/ebnn.h:419]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node a1)   --->   "%tmp = or i32 %i_assign, %j_assign" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node a1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp, i32 31)" [pynqebnnrealcodes/ebnn.h:412]
ST_4 : Operation 56 [1/1] (1.37ns) (out node of the LUT)   --->   "%a1 = select i1 %tmp_6, float 0.000000e+00, float %A_load" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sum_i_cast = sext i6 %sum_i to i64" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%l_conv_pool_bn_bst0_s = getelementptr [20 x i8]* @l_conv_pool_bn_bst0_6, i64 0, i64 %sum_i_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_7 = load i8* %l_conv_pool_bn_bst0_s, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_11)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_12)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%p_neg_t = sub i32 0, %p_and_t" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.37ns)   --->   "%tmp_3_i = select i1 %tmp_10, i32 %p_neg_t, i32 %p_and_f" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4_i = sext i32 %tmp_3_i to i64" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bits_addr = getelementptr inbounds [8 x i8]* @bits, i64 0, i64 %tmp_4_i" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%bits_load = load i8* %bits_addr, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%k_1 = add nsw i32 1, %j_assign" [pynqebnnrealcodes/ebnn.h:413]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 6.17ns
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_7 = load i8* %l_conv_pool_bn_bst0_s, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%bits_load = load i8* %bits_addr, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_5_i = and i8 %bits_load, %l_conv_pool_bn_bst0_7" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.55ns) (out node of the LUT)   --->   "%tmp_6_i = icmp eq i8 %tmp_5_i, 0" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_37_to_int = bitcast float %a1 to i32" [pynqebnnrealcodes/ebnn.h:423]
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_37_neg = xor i32 %tmp_37_to_int, -2147483648" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_8 = bitcast i32 %tmp_37_neg to float" [pynqebnnrealcodes/ebnn.h:423]
ST_5 : Operation 75 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_9 = select i1 %tmp_6_i, float %tmp_8, float %a1" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 7.26ns
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%res_1_load_1 = load float* %res_1" [pynqebnnrealcodes/ebnn.h:423]
ST_6 : Operation 77 [5/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 7.26ns
ST_7 : Operation 78 [4/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 7.26ns
ST_8 : Operation 79 [3/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.26ns
ST_9 : Operation 80 [2/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 81 [1/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 1.77ns
ST_11 : Operation 82 [1/1] (1.76ns)   --->   "store float %res_3, float* %res_1" [pynqebnnrealcodes/ebnn.h:423]
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "br label %3" [pynqebnnrealcodes/ebnn.h:413]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'y' [9]  (0 ns)
	'add' operation ('y_kh', pynqebnnrealcodes/ebnn.h:409) [13]  (2.55 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i', pynqebnnrealcodes/ebnn.h:412) with incoming values : ('x') ('j_1', pynqebnnrealcodes/ebnn.h:412) [18]  (0 ns)
	'shl' operation ('tmp_2', pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419) [24]  (0 ns)
	'sub' operation ('tmp_i1', pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419) [26]  (2.55 ns)

 <State 3>: 6.2ns
The critical path consists of the following:
	'phi' operation ('n', pynqebnnrealcodes/ebnn.h:424) with incoming values : ('tmp_1', pynqebnnrealcodes/ebnn.h:424) ('tmp_3', pynqebnnrealcodes/ebnn.h:424) [30]  (0 ns)
	'sub' operation ('p_neg_i', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [43]  (2.55 ns)
	'sub' operation ('p_neg_t_i', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [45]  (1.83 ns)
	'select' operation ('tmp_i', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [47]  (0 ns)
	'add' operation ('sum_i', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [48]  (1.83 ns)

 <State 4>: 7.18ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [56]  (2.55 ns)
	'select' operation ('tmp_3_i', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [57]  (1.37 ns)
	'getelementptr' operation ('bits_addr', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [59]  (0 ns)
	'load' operation ('bits_load', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) on array 'bits' [60]  (3.25 ns)

 <State 5>: 6.17ns
The critical path consists of the following:
	'load' operation ('l_conv_pool_bn_bst0_7', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) on array 'l_conv_pool_bn_bst0_6' [51]  (3.25 ns)
	'and' operation ('tmp_5_i', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [61]  (0 ns)
	'icmp' operation ('tmp_6_i', pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422) [62]  (1.55 ns)
	'select' operation ('tmp_9', pynqebnnrealcodes/ebnn.h:423) [66]  (1.37 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'load' operation ('res_1_load_1', pynqebnnrealcodes/ebnn.h:423) on local variable 'res_1' [34]  (0 ns)
	'fadd' operation ('res_3', pynqebnnrealcodes/ebnn.h:423) [67]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_3', pynqebnnrealcodes/ebnn.h:423) [67]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_3', pynqebnnrealcodes/ebnn.h:423) [67]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_3', pynqebnnrealcodes/ebnn.h:423) [67]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res_3', pynqebnnrealcodes/ebnn.h:423) [67]  (7.26 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	'store' operation (pynqebnnrealcodes/ebnn.h:423) of variable 'res_3', pynqebnnrealcodes/ebnn.h:423 on local variable 'res_1' [70]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
