Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue May 02 11:49:12 2017
| Host             : SURFACE running 64-bit major release  (build 9200)
| Command          : report_power -file led_ip_v1_0_power_routed.rpt -pb led_ip_v1_0_power_summary_routed.pb -rpx led_ip_v1_0_power_routed.rpx
| Design           : led_ip_v1_0
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.811 |
| Dynamic (W)              | 4.516 |
| Device Static (W)        | 0.294 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 29.5  |
| Junction Temperature (C) | 80.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.098 |      377 |       --- |             --- |
|   LUT as Logic           |     0.085 |      136 |     53200 |            0.26 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Register               |     0.005 |      165 |    106400 |            0.16 |
|   CARRY4                 |     0.003 |       18 |     13300 |            0.14 |
|   LUT as Distributed RAM |    <0.001 |       34 |     17400 |            0.20 |
|   Others                 |     0.000 |        6 |       --- |             --- |
| Signals                  |     0.489 |      480 |       --- |             --- |
| Block RAM                |     0.002 |      0.5 |       140 |            0.36 |
| DSPs                     |     0.265 |        3 |       220 |            1.36 |
| I/O                      |     3.662 |       96 |       200 |           48.00 |
| Static Power             |     0.294 |          |           |                 |
| Total                    |     4.811 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.102 |       1.038 |      0.064 |
| Vccaux    |       1.800 |     0.319 |       0.285 |      0.034 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.648 |       1.647 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.102 |       0.000 |      0.102 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| led_ip_v1_0                      |     4.516 |
|   led_ip_v1_0_S_AXI_inst         |     0.522 |
|     kmd1                         |     0.365 |
|       memInputX_reg_0_15_0_0     |    <0.001 |
|       memInputX_reg_0_15_0_0__0  |    <0.001 |
|       memInputX_reg_0_15_0_0__1  |    <0.001 |
|       memInputX_reg_0_15_0_0__10 |    <0.001 |
|       memInputX_reg_0_15_0_0__11 |    <0.001 |
|       memInputX_reg_0_15_0_0__12 |    <0.001 |
|       memInputX_reg_0_15_0_0__13 |    <0.001 |
|       memInputX_reg_0_15_0_0__14 |    <0.001 |
|       memInputX_reg_0_15_0_0__15 |    <0.001 |
|       memInputX_reg_0_15_0_0__16 |    <0.001 |
|       memInputX_reg_0_15_0_0__17 |    <0.001 |
|       memInputX_reg_0_15_0_0__18 |    <0.001 |
|       memInputX_reg_0_15_0_0__19 |    <0.001 |
|       memInputX_reg_0_15_0_0__2  |    <0.001 |
|       memInputX_reg_0_15_0_0__20 |    <0.001 |
|       memInputX_reg_0_15_0_0__21 |    <0.001 |
|       memInputX_reg_0_15_0_0__22 |    <0.001 |
|       memInputX_reg_0_15_0_0__23 |    <0.001 |
|       memInputX_reg_0_15_0_0__24 |    <0.001 |
|       memInputX_reg_0_15_0_0__25 |    <0.001 |
|       memInputX_reg_0_15_0_0__26 |    <0.001 |
|       memInputX_reg_0_15_0_0__27 |    <0.001 |
|       memInputX_reg_0_15_0_0__28 |    <0.001 |
|       memInputX_reg_0_15_0_0__29 |    <0.001 |
|       memInputX_reg_0_15_0_0__3  |    <0.001 |
|       memInputX_reg_0_15_0_0__30 |    <0.001 |
|       memInputX_reg_0_15_0_0__31 |     0.000 |
|       memInputX_reg_0_15_0_0__32 |     0.000 |
|       memInputX_reg_0_15_0_0__4  |    <0.001 |
|       memInputX_reg_0_15_0_0__5  |    <0.001 |
|       memInputX_reg_0_15_0_0__6  |    <0.001 |
|       memInputX_reg_0_15_0_0__7  |    <0.001 |
|       memInputX_reg_0_15_0_0__8  |    <0.001 |
|       memInputX_reg_0_15_0_0__9  |    <0.001 |
+----------------------------------+-----------+


