<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Abhijit Karale | VLSI & Electronics Engineer</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
    <link rel="stylesheet" href="css/style.css">
</head>
<body>
    <!-- Navigation -->
    <nav class="nav">
        <ul class="nav-links">
            <li><a href="#home">Home</a></li>
            <li><a href="#about">About</a></li>
            <li><a href="#projects">Projects</a></li>
            <li><a href="#skills">Skills</a></li>
            <li><a href="#certifications">Certifications</a></li>
            <li><a href="#resume">Resume</a></li>
            <li><a href="#contact">Contact</a></li>
        </ul>
    </nav>

    <!-- Hero Section -->
    <section class="hero" id="home">
        <div class="hero-content">
            <h1>Abhijit Karale</h1>
            <p>VLSI Design & Verification Engineer</p>
            <p>Specializing in Analog Design and ASIC/SoC Verification</p>
            <a href="#projects" class="btn">View My Work</a>
        </div>
    </section>

    <!-- About Section -->
    <section id="about">
        <div class="container">
            <h2 class="section-title">About Me</h2>
            <div class="about-content">
                <div class="about-text">
                    <div class="education-career">
                        <div class="section-item">
                            <h3><i class="fas fa-graduation-cap"></i> Education</h3>
                            <p class="highlight">B.E. Electronics & Telecommunication</p>
                            <p>Savitribai Phule Pune University</p>
                            <p class="date">Expected Graduation: 2025</p>
                        </div>
                        
                        <div class="section-item">
                            <h3><i class="fas fa-briefcase"></i> Professional Experience</h3>
                            <div class="experience-item">
                                <p class="highlight">Analog Design Engineer Trainee</p>
                                <p>Aksham Semiconductor</p>
                                <p class="date">2024 - Present</p>
                            </div>
                            <div class="experience-item">
                                <p class="highlight">ASIC / SoC Design Verification Intern</p>
                                <p>• UVM environment setup and test case development</p>
                                <p>• Coverage analysis and verification planning</p>
                                <p class="date">2024</p>
                            </div>
                        </div>
                    </div>
                    <div class="about-summary">
                        <p>Passionate about semiconductor technology and digital design verification. Currently focusing on analog design while pursuing interests in ASIC/SoC verification.</p>
                        <p>My goal is to contribute to cutting-edge semiconductor technology, working on innovative chip designs that power the future.</p>
                        <a href="assets/docs/Abhijit_Karale_Resume.pdf" class="btn" target="_blank">
                            <i class="fas fa-download"></i> Download Resume
                        </a>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects">
        <div class="container">
            <h2 class="section-title">Featured Projects</h2>
            <div class="project-filters">
                <button class="filter-btn active" data-filter="all">All</button>
                <button class="filter-btn" data-filter="digital">Digital</button>
                <button class="filter-btn" data-filter="analog">Analog</button>
                <button class="filter-btn" data-filter="verification">Verification</button>
                <button class="filter-btn" data-filter="protocols">Protocols</button>
            </div>
            <div class="projects-grid">
                <div class="project-card" data-category="digital verification protocols">
                    <div class="project-image">
                        <img src="images/axi-block-diagram.jpg" alt="AXI4-Lite Protocol" 
                             onerror="this.src='https://via.placeholder.com/400x200?text=AXI4-Lite+Protocol'">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">AXI4-Lite Slave Interface</h3>
                        <p>Designed and verified an AXI4-Lite slave peripheral using Verilog & SystemVerilog. Implemented comprehensive UVM testbench for functional verification.</p>
                        <div class="project-tags">
                            <span class="tag">Verilog</span>
                            <span class="tag">SystemVerilog</span>
                            <span class="tag">UVM</span>
                            <span class="tag">Protocols</span>
                        </div>
                        <a href="#" class="btn-small view-details" data-project="axi">View Details</a>
                    </div>
                </div>

                <div class="project-card" data-category="analog">
                    <div class="project-image">
                        <img src="images/circuit-schematic.jpg" alt="CMOS Amplifier" 
                             onerror="this.src='https://via.placeholder.com/400x200?text=CMOS+Amplifier'">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">CMOS Amplifier Design (130nm)</h3>
                        <p>Designed single-stage CMOS amplifier in Cadence Virtuoso. Performed comprehensive DC, AC, and transient analysis for gain and bandwidth optimization.</p>
                        <div class="project-tags">
                            <span class="tag">Cadence Virtuoso</span>
                            <span class="tag">130nm Technology</span>
                            <span class="tag">Analog Design</span>
                        </div>
                        <a href="#" class="btn-small view-details" data-project="amplifier">View Details</a>
                    </div>
                </div>

                <div class="project-card" data-category="digital verification">
                    <div class="project-image">
                        <img src="images/counter-diagram.jpg" alt="Digital Counter" 
                             onerror="this.src='https://via.placeholder.com/400x200?text=Digital+Counter'">
                    </div>
                    <div class="project-content">
                        <h3 class="project-title">Digital Counter with UVM Verification</h3>
                        <p>RTL design of a synchronous up-counter with comprehensive UVM verification environment. Implemented functional coverage and assertions for validation.</p>
                        <div class="project-tags">
                            <span class="tag">RTL Design</span>
                            <span class="tag">UVM</span>
                            <span class="tag">Coverage</span>
                        </div>
                        <a href="#" class="btn-small view-details" data-project="counter">View Details</a>
                    </div>
                </div>
            </div>
            
            <!-- Project Details Modal -->
            <div class="modal" id="projectModal">
                <div class="modal-content">
                    <span class="close">&times;</span>
                    <div id="modalContent"></div>
                </div>
            </div>
        </div>
    </section>

    <!-- Skills Section -->
    <section id="skills">
        <div class="container">
            <h2 class="section-title">Skills & Expertise</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h3>VLSI Design</h3>
                    <ul class="skill-list">
                        <li>SystemVerilog</li>
                        <li>UVM Methodology</li>
                        <li>RTL Design</li>
                        <li>Functional Verification</li>
                    </ul>
                </div>
                
                <div class="skill-category">
                    <h3>Analog Design</h3>
                    <ul class="skill-list">
                        <li>CMOS Circuit Design</li>
                        <li>Cadence Virtuoso</li>
                        <li>Circuit Simulation</li>
                        <li>Performance Optimization</li>
                    </ul>
                </div>

                <div class="skill-category">
                    <h3>Tools & Technologies</h3>
                    <ul class="skill-list">
                        <li>ModelSim/QuestaSim</li>
                        <li>Cadence Xcelium</li>
                        <li>MATLAB</li>
                        <li>Python</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Certifications Section -->
    <section id="certifications">
        <div class="container">
            <h2 class="section-title">Certifications</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h3>VLSI Training Program</h3>
                    <p class="certification-date">2024</p>
                    <p class="certification-institute">Semicon Academy</p>
                    <p class="certification-details">Comprehensive training in VLSI design and verification methodologies</p>
                </div>
                <div class="skill-category">
                    <h3>Analog Design Engineer Training</h3>
                    <p class="certification-date">2024</p>
                    <p class="certification-institute">Aksham Semiconductor</p>
                    <p class="certification-details">Hands-on training in analog circuit design and simulation</p>
                </div>
                <div class="skill-category">
                    <h3>ASIC / SoC Design Verification Workshop</h3>
                    <p class="certification-date">2024</p>
                    <p class="certification-institute">Silicluster</p>
                    <p class="certification-details">Advanced workshop on ASIC verification and UVM methodology</p>
                </div>
                <div class="skill-category">
                    <h3>FPGA Design & Implementation</h3>
                    <p class="certification-date">2023</p>
                    <p class="certification-institute">XYZ Institute</p>
                    <p class="certification-details">Practical training in FPGA design and implementation techniques</p>
                </div>
            </div>
        </div>
    </section>

    <!-- Resume Section -->
    <section id="resume">
        <div class="container">
            <h2 class="section-title">Resume</h2>
            <div class="resume-content">
                <div class="resume-preview">
                    <div class="resume-card">
                        <div class="resume-header">
                            <i class="fas fa-file-pdf"></i>
                            <h3>Professional Resume</h3>
                        </div>
                        <div class="resume-details">
                            <ul>
                                <li><i class="fas fa-check"></i> Detailed Work Experience</li>
                                <li><i class="fas fa-check"></i> Technical Skills</li>
                                <li><i class="fas fa-check"></i> Project Highlights</li>
                                <li><i class="fas fa-check"></i> Educational Background</li>
                            </ul>
                        </div>
                        <div class="resume-actions">
                            <a href="assets/Abhijit_Karale_Resume.pdf" class="btn btn-primary" target="_blank">
                                <i class="fas fa-eye"></i> View Resume
                            </a>
                            <a href="assets/Abhijit_Karale_Resume.pdf" class="btn btn-secondary" download>
                                <i class="fas fa-download"></i> Download PDF
                            </a>
                        </div>
                    </div>
                </div>
                <div class="resume-highlights">
                    <div class="highlight-item">
                        <i class="fas fa-microchip"></i>
                        <h4>VLSI Expertise</h4>
                        <p>Digital design, verification, and analog circuit implementation</p>
                    </div>
                    <div class="highlight-item">
                        <i class="fas fa-code-branch"></i>
                        <h4>Technical Skills</h4>
                        <p>SystemVerilog, UVM, Cadence tools, and more</p>
                    </div>
                    <div class="highlight-item">
                        <i class="fas fa-project-diagram"></i>
                        <h4>Project Portfolio</h4>
                        <p>Hands-on experience with industry-standard protocols and tools</p>
                    </div>
                    <div class="highlight-item">
                        <i class="fas fa-graduation-cap"></i>
                        <h4>Education</h4>
                        <p>B.E. E&TC with focus on semiconductor technology</p>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact">
        <div class="container">
            <h2 class="section-title">Get In Touch</h2>
            <div class="contact-links">
                <a href="mailto:abhijitkarale8@gmail.com" class="contact-item">
                    <i class="fas fa-envelope"></i>
                    <span>abhijitkarale8@gmail.com</span>
                </a>
                <a href="https://www.linkedin.com/in/abhijitkarale-vlsi/" target="_blank" class="contact-item">
                    <i class="fab fa-linkedin"></i>
                    <span>LinkedIn Profile</span>
                </a>
                <a href="https://github.com/abhijitkarale8" target="_blank" class="contact-item">
                    <i class="fab fa-github"></i>
                    <span>GitHub Profile</span>
                </a>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <p>&copy; 2025 Abhijit Karale | VLSI & Electronics Engineer</p>
        </div>
    </footer>

    <script src="js/main.js"></script>
    <!-- Old script removed as it's now in main.js -->
        document.querySelectorAll('a[href^="#"]').forEach(anchor => {
            anchor.addEventListener('click', function (e) {
                e.preventDefault();
                document.querySelector(this.getAttribute('href')).scrollIntoView({
                    behavior: 'smooth'
                });
            });
        });

        // Navigation bar scroll effect
        window.addEventListener('scroll', function() {
            const nav = document.querySelector('.nav');
            if (window.scrollY > 100) {
                nav.classList.add('scrolled');
            } else {
                nav.classList.remove('scrolled');
            }
        });

        // Project Filtering
        const filterButtons = document.querySelectorAll('.filter-btn');
        const projects = document.querySelectorAll('.project-card');

        filterButtons.forEach(button => {
            button.addEventListener('click', () => {
                // Remove active class from all buttons
                filterButtons.forEach(btn => btn.classList.remove('active'));
                // Add active class to clicked button
                button.classList.add('active');

                const filter = button.getAttribute('data-filter');

                projects.forEach(project => {
                    if (filter === 'all') {
                        project.style.display = 'block';
                    } else {
                        const categories = project.getAttribute('data-category').split(' ');
                        if (categories.includes(filter)) {
                            project.style.display = 'block';
                        } else {
                            project.style.display = 'none';
                        }
                    }
                });
            });
        });

        // Project Modal
        const modal = document.getElementById('projectModal');
        const modalContent = document.getElementById('modalContent');
        const closeBtn = document.querySelector('.close');
        const viewButtons = document.querySelectorAll('.view-details');

        const projectDetails = {
            axi: {
                title: 'AXI4-Lite Slave Interface',
                description: `
                    <h3>Project Overview</h3>
                    <p>Designed and implemented an AXI4-Lite slave peripheral interface with complete verification environment.</p>
                    
                    <h3>Key Features</h3>
                    <ul>
                        <li>Full AXI4-Lite protocol compliance</li>
                        <li>Configurable address and data width</li>
                        <li>UVM-based verification environment</li>
                        <li>100% functional coverage achievement</li>
                    </ul>
                    
                    <h3>Technical Details</h3>
                    <ul>
                        <li>RTL Design: Verilog HDL</li>
                        <li>Verification: SystemVerilog & UVM</li>
                        <li>Simulation Tool: QuestaSim</li>
                        <li>Coverage: Functional & Code Coverage</li>
                    </ul>
                    
                    <div class="project-images">
                        <img src="images/axi-block-diagram.jpg" alt="AXI Block Diagram">
                        <img src="images/axi-waveform.jpg" alt="Simulation Waveform">
                    </div>
                `
            },
            amplifier: {
                title: 'CMOS Amplifier Design (130nm)',
                description: `
                    <h3>Project Overview</h3>
                    <p>Designed and optimized a single-stage CMOS amplifier in 130nm technology.</p>
                    
                    <h3>Specifications</h3>
                    <ul>
                        <li>Gain: 40dB</li>
                        <li>Bandwidth: 100MHz</li>
                        <li>Power Consumption: < 1mW</li>
                        <li>Supply Voltage: 1.2V</li>
                    </ul>
                    
                    <h3>Design Process</h3>
                    <ul>
                        <li>Schematic design in Cadence Virtuoso</li>
                        <li>DC operating point analysis</li>
                        <li>AC analysis for frequency response</li>
                        <li>Transient analysis for time-domain behavior</li>
                    </ul>
                    
                    <div class="project-images">
                        <img src="images/circuit-schematic.jpg" alt="Circuit Schematic">
                        <img src="images/frequency-response.jpg" alt="Frequency Response">
                    </div>
                `
            },
            counter: {
                title: 'Digital Counter with UVM Verification',
                description: `
                    <h3>Project Overview</h3>
                    <p>Implemented a configurable synchronous up-counter with comprehensive UVM verification.</p>
                    
                    <h3>Features</h3>
                    <ul>
                        <li>Configurable bit width</li>
                        <li>Synchronous reset</li>
                        <li>Enable control</li>
                        <li>Overflow flag</li>
                    </ul>
                    
                    <h3>Verification Environment</h3>
                    <ul>
                        <li>UVM testbench architecture</li>
                        <li>Functional coverage metrics</li>
                        <li>Assertions for protocol checking</li>
                        <li>Random stimulus generation</li>
                    </ul>
                    
                    <div class="project-images">
                        <img src="images/counter-diagram.jpg" alt="Counter Block Diagram">
                        <img src="images/coverage-report.jpg" alt="Coverage Report">
                    </div>
                `
            }
        };

        viewButtons.forEach(button => {
            button.addEventListener('click', (e) => {
                e.preventDefault();
                const project = button.getAttribute('data-project');
                const details = projectDetails[project];
                
                modalContent.innerHTML = `
                    <h2>${details.title}</h2>
                    ${details.description}
                `;
                
                modal.style.display = 'block';
            });
        });

        closeBtn.addEventListener('click', () => {
            modal.style.display = 'none';
        });

        window.addEventListener('click', (e) => {
            if (e.target === modal) {
                modal.style.display = 'none';
            }
        });
    </script>
</body>
</html>
