

================================================================
== Vivado HLS Report for 'MadgwickAHRSupdateIM'
================================================================
* Date:           Tue Dec  5 11:58:57 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.67|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  178|  502|  178|  502|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |                          |               |  Latency  |  Interval | Pipeline |
        |         Instance         |     Module    | min | max | min | max |   Type   |
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |grp_feedbackStep_fu_192   |feedbackStep   |   13|   13|    1|    1| function |
        |grp_normalise_1_fu_205    |normalise_1    |  113|  113|  113|  113|   none   |
        |grp_normalise_fu_213      |normalise      |  118|  118|  118|  118|   none   |
        |grp_integrateQdot_fu_220  |integrateQdot  |   16|   16|   10|   10| function |
        +--------------------------+---------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    175|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     79|    8258|  13522|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1833|
|Register         |        -|      -|    1542|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     79|    9800|  15530|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     35|       9|     29|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |MadgwickAHRSupdatbkb_U41  |MadgwickAHRSupdatbkb  |        0|      2|   324|   424|
    |MadgwickAHRSupdatbkb_U42  |MadgwickAHRSupdatbkb  |        0|      2|   324|   424|
    |MadgwickAHRSupdatbkb_U43  |MadgwickAHRSupdatbkb  |        0|      2|   324|   424|
    |MadgwickAHRSupdatbkb_U44  |MadgwickAHRSupdatbkb  |        0|      2|   324|   424|
    |MadgwickAHRSupdatcud_U45  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U46  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U47  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U48  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U49  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U50  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U51  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U52  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U53  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U54  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U55  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatcud_U56  |MadgwickAHRSupdatcud  |        0|      3|   151|   325|
    |MadgwickAHRSupdatdEe_U57  |MadgwickAHRSupdatdEe  |        0|      0|    75|   248|
    |grp_feedbackStep_fu_192   |feedbackStep          |        0|     20|  2412|  3124|
    |grp_integrateQdot_fu_220  |integrateQdot         |        0|      5|   711|   956|
    |grp_normalise_fu_213      |normalise             |        0|      5|   932|  1738|
    |grp_normalise_1_fu_205    |normalise_1           |        0|      5|  1020|  1860|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|     79|  8258| 13522|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_65_fu_561_p2   |    and   |      0|  0|   8|           1|           1|
    |tmp_70_fu_601_p2   |    and   |      0|  0|   8|           1|           1|
    |tmp_75_fu_641_p2   |    and   |      0|  0|   8|           1|           1|
    |notlhs3_fu_585_p2  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs5_fu_625_p2  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_545_p2   |   icmp   |      0|  0|  11|           8|           2|
    |notrhs4_fu_591_p2  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs6_fu_631_p2  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_551_p2   |   icmp   |      0|  0|  18|          23|           1|
    |tmp_22_fu_557_p2   |    or    |      0|  0|   8|           1|           1|
    |tmp_68_fu_597_p2   |    or    |      0|  0|   8|           1|           1|
    |tmp_73_fu_637_p2   |    or    |      0|  0|   8|           1|           1|
    |tmp_neg_fu_517_p2  |    xor   |      0|  0|  40|          32|          33|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 175|         131|          48|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |a_address0                          |   41|          8|    2|         16|
    |a_ce0                               |   15|          3|    1|          3|
    |a_we0                               |    9|          2|    1|          2|
    |ap_NS_fsm                           |  685|        155|    1|        155|
    |ap_phi_mux_qDot_1_12_phi_fu_175_p4  |    9|          2|   32|         64|
    |ap_phi_mux_qDot_2_11_phi_fu_165_p4  |    9|          2|   32|         64|
    |ap_phi_mux_qDot_3_10_phi_fu_155_p4  |    9|          2|   32|         64|
    |ap_phi_mux_qDot_phi_fu_185_p4       |    9|          2|   32|         64|
    |g_address0                          |   15|          3|    2|          6|
    |grp_fu_234_opcode                   |   15|          3|    2|          6|
    |grp_fu_234_p0                       |   27|          5|   32|        160|
    |grp_fu_234_p1                       |   47|         10|   32|        320|
    |grp_fu_238_opcode                   |   15|          3|    2|          6|
    |grp_fu_238_p0                       |   27|          5|   32|        160|
    |grp_fu_238_p1                       |   47|         10|   32|        320|
    |grp_fu_242_opcode                   |   15|          3|    2|          6|
    |grp_fu_242_p0                       |   21|          4|   32|        128|
    |grp_fu_242_p1                       |   33|          6|   32|        192|
    |grp_fu_246_opcode                   |   15|          3|    2|          6|
    |grp_fu_246_p0                       |   21|          4|   32|        128|
    |grp_fu_246_p1                       |   33|          6|   32|        192|
    |grp_fu_254_p0                       |   50|         11|   32|        352|
    |grp_fu_254_p1                       |   56|         13|   32|        416|
    |grp_fu_258_p0                       |   41|          8|   32|        256|
    |grp_fu_258_p1                       |   38|          7|   32|        224|
    |grp_fu_262_p0                       |   38|          7|   32|        224|
    |grp_fu_262_p1                       |   33|          6|   32|        192|
    |grp_fu_266_p0                       |   27|          5|   32|        160|
    |grp_fu_266_p1                       |   41|          8|   32|        256|
    |grp_fu_270_p0                       |   27|          5|   32|        160|
    |grp_fu_270_p1                       |   27|          5|   32|        160|
    |grp_fu_274_p0                       |   21|          4|   32|        128|
    |grp_fu_274_p1                       |   21|          4|   32|        128|
    |grp_fu_278_p0                       |   21|          4|   32|        128|
    |grp_fu_278_p1                       |   21|          4|   32|        128|
    |grp_fu_282_p0                       |   15|          3|   32|         96|
    |grp_fu_282_p1                       |   15|          3|   32|         96|
    |grp_normalise_fu_213_in_r_q0        |   15|          3|   32|         96|
    |qDot_1_12_reg_172                   |    9|          2|   32|         64|
    |qDot_2_11_reg_162                   |    9|          2|   32|         64|
    |qDot_3_10_reg_152                   |    9|          2|   32|         64|
    |qDot_reg_182                        |    9|          2|   32|         64|
    |q_address0                          |   38|          7|    2|         14|
    |q_address1                          |   33|          6|    2|         12|
    |q_ce0                               |   21|          4|    1|          4|
    |q_ce1                               |   15|          3|    1|          3|
    |q_d0                                |   15|          3|   32|         96|
    |q_we0                               |   15|          3|    1|          3|
    |q_we1                               |    9|          2|    1|          2|
    |reg_320                             |    9|          2|   32|         64|
    |reg_331                             |    9|          2|   32|         64|
    |reg_341                             |    9|          2|   32|         64|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1833|        383| 1207|       5844|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |a_load_4_reg_819                          |   32|   0|   32|          0|
    |ap_CS_fsm                                 |  154|   0|  154|          0|
    |ap_reg_grp_integrateQdot_fu_220_ap_start  |    1|   0|    1|          0|
    |ap_reg_grp_normalise_1_fu_205_ap_start    |    1|   0|    1|          0|
    |ap_reg_grp_normalise_fu_213_ap_start      |    1|   0|    1|          0|
    |g_load_1_reg_710                          |   32|   0|   32|          0|
    |g_load_2_reg_717                          |   32|   0|   32|          0|
    |g_load_reg_688                            |   32|   0|   32|          0|
    |notlhs3_reg_754                           |    1|   0|    1|          0|
    |notlhs5_reg_773                           |    1|   0|    1|          0|
    |notlhs_reg_735                            |    1|   0|    1|          0|
    |notrhs4_reg_759                           |    1|   0|    1|          0|
    |notrhs6_reg_778                           |    1|   0|    1|          0|
    |notrhs_reg_740                            |    1|   0|    1|          0|
    |p_4q1_reg_797                             |   32|   0|   32|          0|
    |p_4q2_reg_808                             |   32|   0|   32|          0|
    |qDot_0_1_reg_852                          |   32|   0|   32|          0|
    |qDot_1_12_reg_172                         |   32|   0|   32|          0|
    |qDot_1_1_reg_857                          |   32|   0|   32|          0|
    |qDot_2_11_reg_162                         |   32|   0|   32|          0|
    |qDot_2_1_reg_862                          |   32|   0|   32|          0|
    |qDot_3_10_reg_152                         |   32|   0|   32|          0|
    |qDot_3_1_reg_867                          |   32|   0|   32|          0|
    |qDot_reg_182                              |   32|   0|   32|          0|
    |q_load_6_reg_787                          |   32|   0|   32|          0|
    |reg_320                                   |   32|   0|   32|          0|
    |reg_331                                   |   32|   0|   32|          0|
    |reg_341                                   |   32|   0|   32|          0|
    |reg_354                                   |   32|   0|   32|          0|
    |reg_362                                   |   32|   0|   32|          0|
    |reg_370                                   |   32|   0|   32|          0|
    |reg_378                                   |   32|   0|   32|          0|
    |reg_386                                   |   32|   0|   32|          0|
    |reg_396                                   |   32|   0|   32|          0|
    |reg_406                                   |   32|   0|   32|          0|
    |reg_413                                   |   32|   0|   32|          0|
    |reg_419                                   |   32|   0|   32|          0|
    |reg_427                                   |   32|   0|   32|          0|
    |reg_435                                   |   32|   0|   32|          0|
    |reg_442                                   |   32|   0|   32|          0|
    |reg_450                                   |   32|   0|   32|          0|
    |reg_459                                   |   32|   0|   32|          0|
    |reg_470                                   |   32|   0|   32|          0|
    |reg_479                                   |   32|   0|   32|          0|
    |reg_488                                   |   32|   0|   32|          0|
    |reg_499                                   |   32|   0|   32|          0|
    |reg_505                                   |   32|   0|   32|          0|
    |tmp_44_reg_803                            |   32|   0|   32|          0|
    |tmp_57_reg_827                            |   32|   0|   32|          0|
    |tmp_58_reg_832                            |   32|   0|   32|          0|
    |tmp_60_reg_837                            |   32|   0|   32|          0|
    |tmp_63_reg_842                            |   32|   0|   32|          0|
    |tmp_65_reg_745                            |    1|   0|    1|          0|
    |tmp_70_reg_764                            |    1|   0|    1|          0|
    |tmp_75_reg_783                            |    1|   0|    1|          0|
    |tmp_neg_reg_705                           |   32|   0|   32|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 1542|   0| 1542|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | MadgwickAHRSupdateIM | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | MadgwickAHRSupdateIM | return value |
|ap_start    |  in |    1| ap_ctrl_hs | MadgwickAHRSupdateIM | return value |
|ap_done     | out |    1| ap_ctrl_hs | MadgwickAHRSupdateIM | return value |
|ap_idle     | out |    1| ap_ctrl_hs | MadgwickAHRSupdateIM | return value |
|ap_ready    | out |    1| ap_ctrl_hs | MadgwickAHRSupdateIM | return value |
|g_address0  | out |    2|  ap_memory |           g          |     array    |
|g_ce0       | out |    1|  ap_memory |           g          |     array    |
|g_q0        |  in |   32|  ap_memory |           g          |     array    |
|g_address1  | out |    2|  ap_memory |           g          |     array    |
|g_ce1       | out |    1|  ap_memory |           g          |     array    |
|g_q1        |  in |   32|  ap_memory |           g          |     array    |
|a_address0  | out |    2|  ap_memory |           a          |     array    |
|a_ce0       | out |    1|  ap_memory |           a          |     array    |
|a_we0       | out |    1|  ap_memory |           a          |     array    |
|a_d0        | out |   32|  ap_memory |           a          |     array    |
|a_q0        |  in |   32|  ap_memory |           a          |     array    |
|beta        |  in |   32|   ap_none  |         beta         |    pointer   |
|q_address0  | out |    2|  ap_memory |           q          |     array    |
|q_ce0       | out |    1|  ap_memory |           q          |     array    |
|q_we0       | out |    1|  ap_memory |           q          |     array    |
|q_d0        | out |   32|  ap_memory |           q          |     array    |
|q_q0        |  in |   32|  ap_memory |           q          |     array    |
|q_address1  | out |    2|  ap_memory |           q          |     array    |
|q_ce1       | out |    1|  ap_memory |           q          |     array    |
|q_we1       | out |    1|  ap_memory |           q          |     array    |
|q_d1        | out |   32|  ap_memory |           q          |     array    |
|q_q1        |  in |   32|  ap_memory |           q          |     array    |
+------------+-----+-----+------------+----------------------+--------------+

