// Seed: 4157753407
module module_0 ();
  initial begin : LABEL_0
    id_1 <= {id_1 * id_1 % 1{1}};
  end
  wire id_2;
  tri  id_3;
  assign id_2 = id_2;
  assign id_2 = id_2;
  assign id_3 = 1;
  wor id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    output tri id_2
    , id_7,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5
);
  assign id_7 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  tri1 id_8 = 1 + id_4 * 1;
endmodule
