<stg><name>weightDram</name>


<trans_list>

<trans id="183" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="72" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="74" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %ki = alloca i32 1

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %gmem2_addr = getelementptr i8 %gmem2, i64 0

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:8 %store_ln19 = store i2 0, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="94" st_id="17" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="96" st_id="19" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="97" st_id="20" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="98" st_id="21" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="99" st_id="22" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="100" st_id="23" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="101" st_id="24" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="102" st_id="25" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="103" st_id="26" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="104" st_id="27" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="105" st_id="28" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="106" st_id="29" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="107" st_id="30" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="108" st_id="31" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="109" st_id="32" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="110" st_id="33" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="111" st_id="34" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="112" st_id="35" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="113" st_id="36" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="114" st_id="37" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="115" st_id="38" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="116" st_id="39" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="117" st_id="40" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="118" st_id="41" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="119" st_id="42" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="120" st_id="43" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="121" st_id="44" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="122" st_id="45" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="123" st_id="46" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="124" st_id="47" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="125" st_id="48" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="126" st_id="49" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="127" st_id="50" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="128" st_id="51" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="129" st_id="52" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="130" st_id="53" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="131" st_id="54" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="132" st_id="55" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="133" st_id="56" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="134" st_id="57" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="135" st_id="58" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="136" st_id="59" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="137" st_id="60" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="138" st_id="61" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="139" st_id="62" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="140" st_id="63" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="141" st_id="64" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="142" st_id="65" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="143" st_id="66" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="144" st_id="67" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="145" st_id="68" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="146" st_id="69" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="147" st_id="70" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %channel_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %channel_i

]]></Node>
<StgValue><ssdm name="channel_i_read"/></StgValue>
</operation>

<operation id="148" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:2 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="149" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:3 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf_1, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="150" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
entry:5 %tmp_i = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %channel_i_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="152" st_id="70" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln19 = br void %VITIS_LOOP_21_1.i.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="154" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_1.i.i:0 %ki_2 = load i2 %ki

]]></Node>
<StgValue><ssdm name="ki_2"/></StgValue>
</operation>

<operation id="155" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_21_1.i.i:1 %icmp_ln19 = icmp_eq  i2 %ki_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="156" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_21_1.i.i:2 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="157" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_21_1.i.i:3 %add_ln19 = add i2 %ki_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="158" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_21_1.i.i:4 %br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_21_1.split.i.i, void %weightDram.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="159" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_21_1.split.i.i:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="160" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_21_1.split.i.i:1 %empty_31 = trunc i2 %ki_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="161" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_21_1.split.i.i:2 %br_ln21 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="162" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
weightDram.exit:0 %ret_ln122 = ret

]]></Node>
<StgValue><ssdm name="ret_ln122"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="163" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %ci = phi i2 %add_ln21, void %arrayidx1321.exit.i.i, i2 0, void %VITIS_LOOP_21_1.split.i.i

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="164" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="2">
<![CDATA[
for.inc.i.i:1 %zext_ln24 = zext i2 %ci

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="165" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.i:2 %add_ln24 = add i3 %tmp_i, i3 %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="166" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.i:3 %zext_ln24_1 = zext i3 %add_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="167" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i:4 %weight_buf_addr = getelementptr i8 %weight_buf, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="weight_buf_addr"/></StgValue>
</operation>

<operation id="168" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i:5 %weight_buf_1_addr = getelementptr i8 %weight_buf_1, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="weight_buf_1_addr"/></StgValue>
</operation>

<operation id="169" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i.i:6 %icmp_ln21 = icmp_eq  i2 %ci, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="170" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:7 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="171" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i.i:8 %add_ln21 = add i2 %ci, i2 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="172" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:9 %br_ln21 = br i1 %icmp_ln21, void %for.inc.split.i.i, void %for.inc16.i.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="173" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16.i.i:0 %store_ln19 = store i2 %add_ln19, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="174" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc16.i.i:1 %br_ln19 = br void %VITIS_LOOP_21_1.i.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="175" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i.i:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="176" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.split.i.i:1 %gmem2_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="177" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.i.i:2 %br_ln24 = br i1 %empty_31, void %arrayidx1321.case.0.i.i, void %arrayidx1321.case.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="178" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx1321.case.0.i.i:0 %store_ln24 = store i8 %gmem2_addr_read, i3 %weight_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="179" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1321.case.0.i.i:1 %br_ln24 = br void %arrayidx1321.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="180" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx1321.case.1.i.i:0 %store_ln24 = store i8 %gmem2_addr_read, i3 %weight_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="181" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1321.case.1.i.i:1 %br_ln24 = br void %arrayidx1321.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="182" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1321.exit.i.i:0 %br_ln21 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="258" name="gmem2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/></StgValue>
</port>
<port id="259" name="weight_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="260" name="weight_buf_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="261" name="channel_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="channel_i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="263" from="StgValue_262" to="ki" fromId="262" toId="75">
</dataflow>
<dataflow id="264" from="gmem2" to="gmem2_addr" fromId="258" toId="76">
</dataflow>
<dataflow id="266" from="StgValue_265" to="gmem2_addr" fromId="265" toId="76">
</dataflow>
<dataflow id="268" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="77">
</dataflow>
<dataflow id="269" from="gmem2_addr" to="empty" fromId="76" toId="77">
</dataflow>
<dataflow id="271" from="StgValue_270" to="empty" fromId="270" toId="77">
</dataflow>
<dataflow id="273" from="StgValue_272" to="store_ln19" fromId="272" toId="78">
</dataflow>
<dataflow id="274" from="ki" to="store_ln19" fromId="75" toId="78">
</dataflow>
<dataflow id="275" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="79">
</dataflow>
<dataflow id="276" from="gmem2_addr" to="empty" fromId="76" toId="79">
</dataflow>
<dataflow id="277" from="StgValue_270" to="empty" fromId="270" toId="79">
</dataflow>
<dataflow id="278" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="80">
</dataflow>
<dataflow id="279" from="gmem2_addr" to="empty" fromId="76" toId="80">
</dataflow>
<dataflow id="280" from="StgValue_270" to="empty" fromId="270" toId="80">
</dataflow>
<dataflow id="281" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="81">
</dataflow>
<dataflow id="282" from="gmem2_addr" to="empty" fromId="76" toId="81">
</dataflow>
<dataflow id="283" from="StgValue_270" to="empty" fromId="270" toId="81">
</dataflow>
<dataflow id="284" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="82">
</dataflow>
<dataflow id="285" from="gmem2_addr" to="empty" fromId="76" toId="82">
</dataflow>
<dataflow id="286" from="StgValue_270" to="empty" fromId="270" toId="82">
</dataflow>
<dataflow id="287" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="83">
</dataflow>
<dataflow id="288" from="gmem2_addr" to="empty" fromId="76" toId="83">
</dataflow>
<dataflow id="289" from="StgValue_270" to="empty" fromId="270" toId="83">
</dataflow>
<dataflow id="290" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="84">
</dataflow>
<dataflow id="291" from="gmem2_addr" to="empty" fromId="76" toId="84">
</dataflow>
<dataflow id="292" from="StgValue_270" to="empty" fromId="270" toId="84">
</dataflow>
<dataflow id="293" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="85">
</dataflow>
<dataflow id="294" from="gmem2_addr" to="empty" fromId="76" toId="85">
</dataflow>
<dataflow id="295" from="StgValue_270" to="empty" fromId="270" toId="85">
</dataflow>
<dataflow id="296" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="86">
</dataflow>
<dataflow id="297" from="gmem2_addr" to="empty" fromId="76" toId="86">
</dataflow>
<dataflow id="298" from="StgValue_270" to="empty" fromId="270" toId="86">
</dataflow>
<dataflow id="299" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="87">
</dataflow>
<dataflow id="300" from="gmem2_addr" to="empty" fromId="76" toId="87">
</dataflow>
<dataflow id="301" from="StgValue_270" to="empty" fromId="270" toId="87">
</dataflow>
<dataflow id="302" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="88">
</dataflow>
<dataflow id="303" from="gmem2_addr" to="empty" fromId="76" toId="88">
</dataflow>
<dataflow id="304" from="StgValue_270" to="empty" fromId="270" toId="88">
</dataflow>
<dataflow id="305" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="89">
</dataflow>
<dataflow id="306" from="gmem2_addr" to="empty" fromId="76" toId="89">
</dataflow>
<dataflow id="307" from="StgValue_270" to="empty" fromId="270" toId="89">
</dataflow>
<dataflow id="308" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="90">
</dataflow>
<dataflow id="309" from="gmem2_addr" to="empty" fromId="76" toId="90">
</dataflow>
<dataflow id="310" from="StgValue_270" to="empty" fromId="270" toId="90">
</dataflow>
<dataflow id="311" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="91">
</dataflow>
<dataflow id="312" from="gmem2_addr" to="empty" fromId="76" toId="91">
</dataflow>
<dataflow id="313" from="StgValue_270" to="empty" fromId="270" toId="91">
</dataflow>
<dataflow id="314" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="92">
</dataflow>
<dataflow id="315" from="gmem2_addr" to="empty" fromId="76" toId="92">
</dataflow>
<dataflow id="316" from="StgValue_270" to="empty" fromId="270" toId="92">
</dataflow>
<dataflow id="317" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="93">
</dataflow>
<dataflow id="318" from="gmem2_addr" to="empty" fromId="76" toId="93">
</dataflow>
<dataflow id="319" from="StgValue_270" to="empty" fromId="270" toId="93">
</dataflow>
<dataflow id="320" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="94">
</dataflow>
<dataflow id="321" from="gmem2_addr" to="empty" fromId="76" toId="94">
</dataflow>
<dataflow id="322" from="StgValue_270" to="empty" fromId="270" toId="94">
</dataflow>
<dataflow id="323" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="95">
</dataflow>
<dataflow id="324" from="gmem2_addr" to="empty" fromId="76" toId="95">
</dataflow>
<dataflow id="325" from="StgValue_270" to="empty" fromId="270" toId="95">
</dataflow>
<dataflow id="326" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="96">
</dataflow>
<dataflow id="327" from="gmem2_addr" to="empty" fromId="76" toId="96">
</dataflow>
<dataflow id="328" from="StgValue_270" to="empty" fromId="270" toId="96">
</dataflow>
<dataflow id="329" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="97">
</dataflow>
<dataflow id="330" from="gmem2_addr" to="empty" fromId="76" toId="97">
</dataflow>
<dataflow id="331" from="StgValue_270" to="empty" fromId="270" toId="97">
</dataflow>
<dataflow id="332" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="98">
</dataflow>
<dataflow id="333" from="gmem2_addr" to="empty" fromId="76" toId="98">
</dataflow>
<dataflow id="334" from="StgValue_270" to="empty" fromId="270" toId="98">
</dataflow>
<dataflow id="335" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="99">
</dataflow>
<dataflow id="336" from="gmem2_addr" to="empty" fromId="76" toId="99">
</dataflow>
<dataflow id="337" from="StgValue_270" to="empty" fromId="270" toId="99">
</dataflow>
<dataflow id="338" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="100">
</dataflow>
<dataflow id="339" from="gmem2_addr" to="empty" fromId="76" toId="100">
</dataflow>
<dataflow id="340" from="StgValue_270" to="empty" fromId="270" toId="100">
</dataflow>
<dataflow id="341" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="101">
</dataflow>
<dataflow id="342" from="gmem2_addr" to="empty" fromId="76" toId="101">
</dataflow>
<dataflow id="343" from="StgValue_270" to="empty" fromId="270" toId="101">
</dataflow>
<dataflow id="344" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="102">
</dataflow>
<dataflow id="345" from="gmem2_addr" to="empty" fromId="76" toId="102">
</dataflow>
<dataflow id="346" from="StgValue_270" to="empty" fromId="270" toId="102">
</dataflow>
<dataflow id="347" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="103">
</dataflow>
<dataflow id="348" from="gmem2_addr" to="empty" fromId="76" toId="103">
</dataflow>
<dataflow id="349" from="StgValue_270" to="empty" fromId="270" toId="103">
</dataflow>
<dataflow id="350" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="104">
</dataflow>
<dataflow id="351" from="gmem2_addr" to="empty" fromId="76" toId="104">
</dataflow>
<dataflow id="352" from="StgValue_270" to="empty" fromId="270" toId="104">
</dataflow>
<dataflow id="353" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="105">
</dataflow>
<dataflow id="354" from="gmem2_addr" to="empty" fromId="76" toId="105">
</dataflow>
<dataflow id="355" from="StgValue_270" to="empty" fromId="270" toId="105">
</dataflow>
<dataflow id="356" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="106">
</dataflow>
<dataflow id="357" from="gmem2_addr" to="empty" fromId="76" toId="106">
</dataflow>
<dataflow id="358" from="StgValue_270" to="empty" fromId="270" toId="106">
</dataflow>
<dataflow id="359" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="107">
</dataflow>
<dataflow id="360" from="gmem2_addr" to="empty" fromId="76" toId="107">
</dataflow>
<dataflow id="361" from="StgValue_270" to="empty" fromId="270" toId="107">
</dataflow>
<dataflow id="362" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="108">
</dataflow>
<dataflow id="363" from="gmem2_addr" to="empty" fromId="76" toId="108">
</dataflow>
<dataflow id="364" from="StgValue_270" to="empty" fromId="270" toId="108">
</dataflow>
<dataflow id="365" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="109">
</dataflow>
<dataflow id="366" from="gmem2_addr" to="empty" fromId="76" toId="109">
</dataflow>
<dataflow id="367" from="StgValue_270" to="empty" fromId="270" toId="109">
</dataflow>
<dataflow id="368" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="110">
</dataflow>
<dataflow id="369" from="gmem2_addr" to="empty" fromId="76" toId="110">
</dataflow>
<dataflow id="370" from="StgValue_270" to="empty" fromId="270" toId="110">
</dataflow>
<dataflow id="371" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="111">
</dataflow>
<dataflow id="372" from="gmem2_addr" to="empty" fromId="76" toId="111">
</dataflow>
<dataflow id="373" from="StgValue_270" to="empty" fromId="270" toId="111">
</dataflow>
<dataflow id="374" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="112">
</dataflow>
<dataflow id="375" from="gmem2_addr" to="empty" fromId="76" toId="112">
</dataflow>
<dataflow id="376" from="StgValue_270" to="empty" fromId="270" toId="112">
</dataflow>
<dataflow id="377" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="113">
</dataflow>
<dataflow id="378" from="gmem2_addr" to="empty" fromId="76" toId="113">
</dataflow>
<dataflow id="379" from="StgValue_270" to="empty" fromId="270" toId="113">
</dataflow>
<dataflow id="380" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="114">
</dataflow>
<dataflow id="381" from="gmem2_addr" to="empty" fromId="76" toId="114">
</dataflow>
<dataflow id="382" from="StgValue_270" to="empty" fromId="270" toId="114">
</dataflow>
<dataflow id="383" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="115">
</dataflow>
<dataflow id="384" from="gmem2_addr" to="empty" fromId="76" toId="115">
</dataflow>
<dataflow id="385" from="StgValue_270" to="empty" fromId="270" toId="115">
</dataflow>
<dataflow id="386" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="116">
</dataflow>
<dataflow id="387" from="gmem2_addr" to="empty" fromId="76" toId="116">
</dataflow>
<dataflow id="388" from="StgValue_270" to="empty" fromId="270" toId="116">
</dataflow>
<dataflow id="389" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="117">
</dataflow>
<dataflow id="390" from="gmem2_addr" to="empty" fromId="76" toId="117">
</dataflow>
<dataflow id="391" from="StgValue_270" to="empty" fromId="270" toId="117">
</dataflow>
<dataflow id="392" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="118">
</dataflow>
<dataflow id="393" from="gmem2_addr" to="empty" fromId="76" toId="118">
</dataflow>
<dataflow id="394" from="StgValue_270" to="empty" fromId="270" toId="118">
</dataflow>
<dataflow id="395" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="119">
</dataflow>
<dataflow id="396" from="gmem2_addr" to="empty" fromId="76" toId="119">
</dataflow>
<dataflow id="397" from="StgValue_270" to="empty" fromId="270" toId="119">
</dataflow>
<dataflow id="398" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="120">
</dataflow>
<dataflow id="399" from="gmem2_addr" to="empty" fromId="76" toId="120">
</dataflow>
<dataflow id="400" from="StgValue_270" to="empty" fromId="270" toId="120">
</dataflow>
<dataflow id="401" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="121">
</dataflow>
<dataflow id="402" from="gmem2_addr" to="empty" fromId="76" toId="121">
</dataflow>
<dataflow id="403" from="StgValue_270" to="empty" fromId="270" toId="121">
</dataflow>
<dataflow id="404" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="122">
</dataflow>
<dataflow id="405" from="gmem2_addr" to="empty" fromId="76" toId="122">
</dataflow>
<dataflow id="406" from="StgValue_270" to="empty" fromId="270" toId="122">
</dataflow>
<dataflow id="407" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="123">
</dataflow>
<dataflow id="408" from="gmem2_addr" to="empty" fromId="76" toId="123">
</dataflow>
<dataflow id="409" from="StgValue_270" to="empty" fromId="270" toId="123">
</dataflow>
<dataflow id="410" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="124">
</dataflow>
<dataflow id="411" from="gmem2_addr" to="empty" fromId="76" toId="124">
</dataflow>
<dataflow id="412" from="StgValue_270" to="empty" fromId="270" toId="124">
</dataflow>
<dataflow id="413" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="125">
</dataflow>
<dataflow id="414" from="gmem2_addr" to="empty" fromId="76" toId="125">
</dataflow>
<dataflow id="415" from="StgValue_270" to="empty" fromId="270" toId="125">
</dataflow>
<dataflow id="416" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="126">
</dataflow>
<dataflow id="417" from="gmem2_addr" to="empty" fromId="76" toId="126">
</dataflow>
<dataflow id="418" from="StgValue_270" to="empty" fromId="270" toId="126">
</dataflow>
<dataflow id="419" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="127">
</dataflow>
<dataflow id="420" from="gmem2_addr" to="empty" fromId="76" toId="127">
</dataflow>
<dataflow id="421" from="StgValue_270" to="empty" fromId="270" toId="127">
</dataflow>
<dataflow id="422" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="128">
</dataflow>
<dataflow id="423" from="gmem2_addr" to="empty" fromId="76" toId="128">
</dataflow>
<dataflow id="424" from="StgValue_270" to="empty" fromId="270" toId="128">
</dataflow>
<dataflow id="425" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="129">
</dataflow>
<dataflow id="426" from="gmem2_addr" to="empty" fromId="76" toId="129">
</dataflow>
<dataflow id="427" from="StgValue_270" to="empty" fromId="270" toId="129">
</dataflow>
<dataflow id="428" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="130">
</dataflow>
<dataflow id="429" from="gmem2_addr" to="empty" fromId="76" toId="130">
</dataflow>
<dataflow id="430" from="StgValue_270" to="empty" fromId="270" toId="130">
</dataflow>
<dataflow id="431" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="131">
</dataflow>
<dataflow id="432" from="gmem2_addr" to="empty" fromId="76" toId="131">
</dataflow>
<dataflow id="433" from="StgValue_270" to="empty" fromId="270" toId="131">
</dataflow>
<dataflow id="434" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="132">
</dataflow>
<dataflow id="435" from="gmem2_addr" to="empty" fromId="76" toId="132">
</dataflow>
<dataflow id="436" from="StgValue_270" to="empty" fromId="270" toId="132">
</dataflow>
<dataflow id="437" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="133">
</dataflow>
<dataflow id="438" from="gmem2_addr" to="empty" fromId="76" toId="133">
</dataflow>
<dataflow id="439" from="StgValue_270" to="empty" fromId="270" toId="133">
</dataflow>
<dataflow id="440" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="134">
</dataflow>
<dataflow id="441" from="gmem2_addr" to="empty" fromId="76" toId="134">
</dataflow>
<dataflow id="442" from="StgValue_270" to="empty" fromId="270" toId="134">
</dataflow>
<dataflow id="443" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="135">
</dataflow>
<dataflow id="444" from="gmem2_addr" to="empty" fromId="76" toId="135">
</dataflow>
<dataflow id="445" from="StgValue_270" to="empty" fromId="270" toId="135">
</dataflow>
<dataflow id="446" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="136">
</dataflow>
<dataflow id="447" from="gmem2_addr" to="empty" fromId="76" toId="136">
</dataflow>
<dataflow id="448" from="StgValue_270" to="empty" fromId="270" toId="136">
</dataflow>
<dataflow id="449" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="137">
</dataflow>
<dataflow id="450" from="gmem2_addr" to="empty" fromId="76" toId="137">
</dataflow>
<dataflow id="451" from="StgValue_270" to="empty" fromId="270" toId="137">
</dataflow>
<dataflow id="452" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="138">
</dataflow>
<dataflow id="453" from="gmem2_addr" to="empty" fromId="76" toId="138">
</dataflow>
<dataflow id="454" from="StgValue_270" to="empty" fromId="270" toId="138">
</dataflow>
<dataflow id="455" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="139">
</dataflow>
<dataflow id="456" from="gmem2_addr" to="empty" fromId="76" toId="139">
</dataflow>
<dataflow id="457" from="StgValue_270" to="empty" fromId="270" toId="139">
</dataflow>
<dataflow id="458" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="140">
</dataflow>
<dataflow id="459" from="gmem2_addr" to="empty" fromId="76" toId="140">
</dataflow>
<dataflow id="460" from="StgValue_270" to="empty" fromId="270" toId="140">
</dataflow>
<dataflow id="461" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="141">
</dataflow>
<dataflow id="462" from="gmem2_addr" to="empty" fromId="76" toId="141">
</dataflow>
<dataflow id="463" from="StgValue_270" to="empty" fromId="270" toId="141">
</dataflow>
<dataflow id="464" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="142">
</dataflow>
<dataflow id="465" from="gmem2_addr" to="empty" fromId="76" toId="142">
</dataflow>
<dataflow id="466" from="StgValue_270" to="empty" fromId="270" toId="142">
</dataflow>
<dataflow id="467" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="143">
</dataflow>
<dataflow id="468" from="gmem2_addr" to="empty" fromId="76" toId="143">
</dataflow>
<dataflow id="469" from="StgValue_270" to="empty" fromId="270" toId="143">
</dataflow>
<dataflow id="470" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="144">
</dataflow>
<dataflow id="471" from="gmem2_addr" to="empty" fromId="76" toId="144">
</dataflow>
<dataflow id="472" from="StgValue_270" to="empty" fromId="270" toId="144">
</dataflow>
<dataflow id="473" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="145">
</dataflow>
<dataflow id="474" from="gmem2_addr" to="empty" fromId="76" toId="145">
</dataflow>
<dataflow id="475" from="StgValue_270" to="empty" fromId="270" toId="145">
</dataflow>
<dataflow id="476" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="146">
</dataflow>
<dataflow id="477" from="gmem2_addr" to="empty" fromId="76" toId="146">
</dataflow>
<dataflow id="478" from="StgValue_270" to="empty" fromId="270" toId="146">
</dataflow>
<dataflow id="480" from="_ssdm_op_Read.ap_auto.i2" to="channel_i_read" fromId="479" toId="147">
</dataflow>
<dataflow id="481" from="channel_i" to="channel_i_read" fromId="261" toId="147">
</dataflow>
<dataflow id="483" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="482" toId="148">
</dataflow>
<dataflow id="484" from="weight_buf" to="specstablecontent_ln0" fromId="259" toId="148">
</dataflow>
<dataflow id="486" from="StgValue_485" to="specstablecontent_ln0" fromId="485" toId="148">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="482" toId="149">
</dataflow>
<dataflow id="488" from="weight_buf_1" to="specstablecontent_ln0" fromId="260" toId="149">
</dataflow>
<dataflow id="489" from="StgValue_485" to="specstablecontent_ln0" fromId="485" toId="149">
</dataflow>
<dataflow id="491" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="490" toId="150">
</dataflow>
<dataflow id="492" from="gmem2" to="specinterface_ln0" fromId="258" toId="150">
</dataflow>
<dataflow id="494" from="empty" to="specinterface_ln0" fromId="493" toId="150">
</dataflow>
<dataflow id="496" from="StgValue_495" to="specinterface_ln0" fromId="495" toId="150">
</dataflow>
<dataflow id="497" from="StgValue_495" to="specinterface_ln0" fromId="495" toId="150">
</dataflow>
<dataflow id="499" from="empty_0" to="specinterface_ln0" fromId="498" toId="150">
</dataflow>
<dataflow id="501" from="StgValue_500" to="specinterface_ln0" fromId="500" toId="150">
</dataflow>
<dataflow id="502" from="StgValue_500" to="specinterface_ln0" fromId="500" toId="150">
</dataflow>
<dataflow id="504" from="empty_3" to="specinterface_ln0" fromId="503" toId="150">
</dataflow>
<dataflow id="506" from="empty_2" to="specinterface_ln0" fromId="505" toId="150">
</dataflow>
<dataflow id="507" from="empty_0" to="specinterface_ln0" fromId="498" toId="150">
</dataflow>
<dataflow id="509" from="StgValue_508" to="specinterface_ln0" fromId="508" toId="150">
</dataflow>
<dataflow id="510" from="StgValue_508" to="specinterface_ln0" fromId="508" toId="150">
</dataflow>
<dataflow id="511" from="StgValue_508" to="specinterface_ln0" fromId="508" toId="150">
</dataflow>
<dataflow id="512" from="StgValue_508" to="specinterface_ln0" fromId="508" toId="150">
</dataflow>
<dataflow id="513" from="empty_0" to="specinterface_ln0" fromId="498" toId="150">
</dataflow>
<dataflow id="514" from="empty_0" to="specinterface_ln0" fromId="498" toId="150">
</dataflow>
<dataflow id="516" from="StgValue_515" to="specinterface_ln0" fromId="515" toId="150">
</dataflow>
<dataflow id="517" from="StgValue_495" to="specinterface_ln0" fromId="495" toId="150">
</dataflow>
<dataflow id="519" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp_i" fromId="518" toId="151">
</dataflow>
<dataflow id="520" from="channel_i_read" to="tmp_i" fromId="147" toId="151">
</dataflow>
<dataflow id="522" from="StgValue_521" to="tmp_i" fromId="521" toId="151">
</dataflow>
<dataflow id="523" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="267" toId="152">
</dataflow>
<dataflow id="524" from="gmem2_addr" to="empty" fromId="76" toId="152">
</dataflow>
<dataflow id="525" from="StgValue_270" to="empty" fromId="270" toId="152">
</dataflow>
<dataflow id="526" from="ki" to="ki_2" fromId="75" toId="154">
</dataflow>
<dataflow id="527" from="ki_2" to="icmp_ln19" fromId="154" toId="155">
</dataflow>
<dataflow id="529" from="StgValue_528" to="icmp_ln19" fromId="528" toId="155">
</dataflow>
<dataflow id="531" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="530" toId="156">
</dataflow>
<dataflow id="533" from="StgValue_532" to="empty_30" fromId="532" toId="156">
</dataflow>
<dataflow id="534" from="StgValue_532" to="empty_30" fromId="532" toId="156">
</dataflow>
<dataflow id="535" from="StgValue_532" to="empty_30" fromId="532" toId="156">
</dataflow>
<dataflow id="536" from="ki_2" to="add_ln19" fromId="154" toId="157">
</dataflow>
<dataflow id="538" from="StgValue_537" to="add_ln19" fromId="537" toId="157">
</dataflow>
<dataflow id="539" from="icmp_ln19" to="br_ln19" fromId="155" toId="158">
</dataflow>
<dataflow id="541" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="540" toId="159">
</dataflow>
<dataflow id="543" from="empty_22" to="specloopname_ln19" fromId="542" toId="159">
</dataflow>
<dataflow id="544" from="ki_2" to="empty_31" fromId="154" toId="160">
</dataflow>
<dataflow id="545" from="add_ln21" to="ci" fromId="171" toId="163">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="546" from="br_ln21" to="ci" fromId="182" toId="163">
<BackEdge/>
</dataflow>
<dataflow id="547" from="StgValue_272" to="ci" fromId="272" toId="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="548" from="br_ln21" to="ci" fromId="161" toId="163">
</dataflow>
<dataflow id="549" from="ci" to="zext_ln24" fromId="163" toId="164">
</dataflow>
<dataflow id="550" from="tmp_i" to="add_ln24" fromId="151" toId="165">
</dataflow>
<dataflow id="551" from="zext_ln24" to="add_ln24" fromId="164" toId="165">
</dataflow>
<dataflow id="552" from="add_ln24" to="zext_ln24_1" fromId="165" toId="166">
</dataflow>
<dataflow id="553" from="weight_buf" to="weight_buf_addr" fromId="259" toId="167">
</dataflow>
<dataflow id="555" from="StgValue_554" to="weight_buf_addr" fromId="554" toId="167">
</dataflow>
<dataflow id="556" from="zext_ln24_1" to="weight_buf_addr" fromId="166" toId="167">
</dataflow>
<dataflow id="557" from="weight_buf_1" to="weight_buf_1_addr" fromId="260" toId="168">
</dataflow>
<dataflow id="558" from="StgValue_554" to="weight_buf_1_addr" fromId="554" toId="168">
</dataflow>
<dataflow id="559" from="zext_ln24_1" to="weight_buf_1_addr" fromId="166" toId="168">
</dataflow>
<dataflow id="560" from="ci" to="icmp_ln21" fromId="163" toId="169">
</dataflow>
<dataflow id="561" from="StgValue_528" to="icmp_ln21" fromId="528" toId="169">
</dataflow>
<dataflow id="562" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="530" toId="170">
</dataflow>
<dataflow id="563" from="StgValue_532" to="empty_32" fromId="532" toId="170">
</dataflow>
<dataflow id="564" from="StgValue_532" to="empty_32" fromId="532" toId="170">
</dataflow>
<dataflow id="565" from="StgValue_532" to="empty_32" fromId="532" toId="170">
</dataflow>
<dataflow id="566" from="ci" to="add_ln21" fromId="163" toId="171">
</dataflow>
<dataflow id="567" from="StgValue_537" to="add_ln21" fromId="537" toId="171">
</dataflow>
<dataflow id="568" from="icmp_ln21" to="br_ln21" fromId="169" toId="172">
</dataflow>
<dataflow id="569" from="add_ln19" to="store_ln19" fromId="157" toId="173">
</dataflow>
<dataflow id="570" from="ki" to="store_ln19" fromId="75" toId="173">
</dataflow>
<dataflow id="571" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="540" toId="175">
</dataflow>
<dataflow id="573" from="empty_21" to="specloopname_ln21" fromId="572" toId="175">
</dataflow>
<dataflow id="575" from="_ssdm_op_Read.m_axi.p1i8" to="gmem2_addr_read" fromId="574" toId="176">
</dataflow>
<dataflow id="576" from="gmem2_addr" to="gmem2_addr_read" fromId="76" toId="176">
</dataflow>
<dataflow id="577" from="empty_31" to="br_ln24" fromId="160" toId="177">
</dataflow>
<dataflow id="578" from="gmem2_addr_read" to="store_ln24" fromId="176" toId="178">
</dataflow>
<dataflow id="579" from="weight_buf_addr" to="store_ln24" fromId="167" toId="178">
</dataflow>
<dataflow id="580" from="gmem2_addr_read" to="store_ln24" fromId="176" toId="180">
</dataflow>
<dataflow id="581" from="weight_buf_1_addr" to="store_ln24" fromId="168" toId="180">
</dataflow>
<dataflow id="582" from="icmp_ln19" to="StgValue_71" fromId="155" toId="71">
</dataflow>
<dataflow id="583" from="icmp_ln21" to="StgValue_72" fromId="169" toId="72">
</dataflow>
<dataflow id="584" from="empty_31" to="StgValue_74" fromId="160" toId="74">
</dataflow>
</dataflows>


</stg>
