
*** Running vivado
    with args -log principal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source principal.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source principal.tcl -notrace
Command: synth_design -top principal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3528 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 392.121 ; gain = 111.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'principal' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/principal.v:2]
INFO: [Synth 8-6157] synthesizing module 'PIPO' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/PIPO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PIPO' (1#1) [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/PIPO.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALUU' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:117]
INFO: [Synth 8-6157] synthesizing module 'sumador' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sumador' (2#1) [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:11]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:221]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:247]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:283]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:325]
INFO: [Synth 8-6157] synthesizing module 'muxshift' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:25]
INFO: [Synth 8-6155] done synthesizing module 'muxshift' (3#1) [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:25]
INFO: [Synth 8-6157] synthesizing module 'complementoa2' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:43]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:65]
INFO: [Synth 8-6155] done synthesizing module 'complementoa2' (4#1) [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:43]
INFO: [Synth 8-6157] synthesizing module 'muxflagin1' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:75]
INFO: [Synth 8-6155] done synthesizing module 'muxflagin1' (5#1) [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:75]
INFO: [Synth 8-6155] done synthesizing module 'ALUU' (6#1) [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:117]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (13) of module 'PIPO' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/principal.v:41]
WARNING: [Synth 8-3848] Net reset in module/entity principal does not have driver. [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/principal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'principal' (7#1) [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/principal.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 428.059 ; gain = 147.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin genblk1[1].h:B to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:65]
WARNING: [Synth 8-3295] tying undriven pin genblk1[2].h:B to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:65]
WARNING: [Synth 8-3295] tying undriven pin genblk1[3].h:B to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:65]
WARNING: [Synth 8-3295] tying undriven pin dec:num[3] to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:309]
WARNING: [Synth 8-3295] tying undriven pin dec:num[2] to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:309]
WARNING: [Synth 8-3295] tying undriven pin dec:num[1] to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:309]
WARNING: [Synth 8-3295] tying undriven pin genblk3[1].mas1:B to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:277]
WARNING: [Synth 8-3295] tying undriven pin genblk3[2].mas1:B to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:277]
WARNING: [Synth 8-3295] tying undriven pin genblk3[3].mas1:B to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:277]
WARNING: [Synth 8-3295] tying undriven pin PI:reset to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/principal.v:26]
WARNING: [Synth 8-3295] tying undriven pin PO:reset to constant 0 [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/principal.v:41]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 428.059 ; gain = 147.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 428.059 ; gain = 147.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/constrs_1/new/Restricciones.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/constrs_1/new/Restricciones.xdc:42]
Finished Parsing XDC File [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/constrs_1/new/Restricciones.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/constrs_1/new/Restricciones.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/principal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/principal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 789.418 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 789.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.418 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 789.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 789.418 ; gain = 509.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 789.418 ; gain = 509.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 789.418 ; gain = 509.020
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "negativo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:413]
WARNING: [Synth 8-327] inferring latch for variable 'negativo_reg' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:419]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:423]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/Johan/Final_Tiempo/Final_Tiempo.srcs/sources_1/new/ALUU.v:415]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 789.418 ; gain = 509.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 24    
+---Registers : 
	               13 Bit    Registers := 2     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PIPO 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module sumador 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module ALUU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'PO/dout_reg[2]' (FDR) to 'PO/dout_reg[3]'
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[3]) is unused and will be removed from module principal.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[2]) is unused and will be removed from module principal.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[1]) is unused and will be removed from module principal.
WARNING: [Synth 8-3332] Sequential element (alu/result_reg[0]) is unused and will be removed from module principal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 789.418 ; gain = 509.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 789.418 ; gain = 509.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 789.418 ; gain = 509.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     6|
|4     |LUT4  |     4|
|5     |LUT5  |    12|
|6     |LUT6  |    21|
|7     |MUXF7 |     2|
|8     |FDRE  |     7|
|9     |LD    |     1|
|10    |LDC   |     1|
|11    |LDP   |     1|
|12    |IBUF  |    14|
|13    |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    80|
|2     |  PO     |PIPO   |    33|
|3     |  alu    |ALUU   |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 790.699 ; gain = 148.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 790.699 ; gain = 510.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 802.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 802.531 ; gain = 535.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 802.531 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Johan/Final_Tiempo/Final_Tiempo.runs/synth_1/principal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file principal_utilization_synth.rpt -pb principal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 16:25:34 2019...
