\hypertarget{group___t_i_m___encoder___mode}{}\doxysection{TIM Encoder Mode}
\label{group___t_i_m___encoder___mode}\index{TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_gaff047abefa78b0f0a7bbd0f648905d7d}{TIM\+\_\+\+ENCODERMODE\+\_\+\+TI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_ga9166e985a35358cb3ed942c2a36e018d}{TIM\+\_\+\+ENCODERMODE\+\_\+\+TI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_ga8046f1021dc578551fcff88891239e67}{TIM\+\_\+\+ENCODERMODE\+\_\+\+TI12}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_gaaf581593da2f246530fbe4c98e563378}{TIM\+\_\+\+ENCODERMODE\+\_\+\+CLOCKPLUSDIRECTION\+\_\+\+X2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_ga426df23fc05cf8343ffca219d91531f0}{TIM\+\_\+\+ENCODERMODE\+\_\+\+CLOCKPLUSDIRECTION\+\_\+\+X1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_ga711ca06f4b82ffc7dad1ae1a44aa5e85}{TIM\+\_\+\+ENCODERMODE\+\_\+\+DIRECTIONALCLOCK\+\_\+\+X2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_ga707d937eaf56af226f99da3f9c99579b}{TIM\+\_\+\+ENCODERMODE\+\_\+\+DIRECTIONALCLOCK\+\_\+\+X1\+\_\+\+TI12}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_gaab1c81d846e2dbe2119a687e9f8b45ef}{TIM\+\_\+\+ENCODERMODE\+\_\+\+X1\+\_\+\+TI1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_gadc523f1d02a3f8d9a2e7970e8e4bb6b3}{TIM\+\_\+\+ENCODERMODE\+\_\+\+X1\+\_\+\+TI2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___encoder___mode_ga426df23fc05cf8343ffca219d91531f0}\label{group___t_i_m___encoder___mode_ga426df23fc05cf8343ffca219d91531f0}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1@{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1}}
\index{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1@{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1}{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+CLOCKPLUSDIRECTION\+\_\+\+X1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})}

Encoder mode\+: Clock plus direction, x1 mode, TI2\+FP2 edge sensitivity is set by CC2P \mbox{\Hypertarget{group___t_i_m___encoder___mode_gaaf581593da2f246530fbe4c98e563378}\label{group___t_i_m___encoder___mode_gaaf581593da2f246530fbe4c98e563378}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2@{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2}}
\index{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2@{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2}{TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+CLOCKPLUSDIRECTION\+\_\+\+X2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}})}

Encoder mode\+: Clock plus direction, x2 mode \mbox{\Hypertarget{group___t_i_m___encoder___mode_ga707d937eaf56af226f99da3f9c99579b}\label{group___t_i_m___encoder___mode_ga707d937eaf56af226f99da3f9c99579b}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12@{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12}}
\index{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12@{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12}{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+DIRECTIONALCLOCK\+\_\+\+X1\+\_\+\+TI12~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})}

Encoder mode\+: Directional Clock, x1 mode, TI1\+FP1 and TI2\+FP2 edge sensitivity is set by CC1P and CC2P \mbox{\Hypertarget{group___t_i_m___encoder___mode_ga711ca06f4b82ffc7dad1ae1a44aa5e85}\label{group___t_i_m___encoder___mode_ga711ca06f4b82ffc7dad1ae1a44aa5e85}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2@{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2}}
\index{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2@{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2}{TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+DIRECTIONALCLOCK\+\_\+\+X2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}})}

Encoder mode\+: Directional Clock, x2 mode \mbox{\Hypertarget{group___t_i_m___encoder___mode_gaff047abefa78b0f0a7bbd0f648905d7d}\label{group___t_i_m___encoder___mode_gaff047abefa78b0f0a7bbd0f648905d7d}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_TI1@{TIM\_ENCODERMODE\_TI1}}
\index{TIM\_ENCODERMODE\_TI1@{TIM\_ENCODERMODE\_TI1}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_TI1}{TIM\_ENCODERMODE\_TI1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+TI1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}}

Quadrature encoder mode 1, x2 mode, counts up/down on TI1\+FP1 edge depending on TI2\+FP2 level ~\newline
 \mbox{\Hypertarget{group___t_i_m___encoder___mode_ga8046f1021dc578551fcff88891239e67}\label{group___t_i_m___encoder___mode_ga8046f1021dc578551fcff88891239e67}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_TI12@{TIM\_ENCODERMODE\_TI12}}
\index{TIM\_ENCODERMODE\_TI12@{TIM\_ENCODERMODE\_TI12}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_TI12}{TIM\_ENCODERMODE\_TI12}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+TI12~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})}

Quadrature encoder mode 3, x4 mode, counts up/down on both TI1\+FP1 and TI2\+FP2 edges depending on the level of the other input. \mbox{\Hypertarget{group___t_i_m___encoder___mode_ga9166e985a35358cb3ed942c2a36e018d}\label{group___t_i_m___encoder___mode_ga9166e985a35358cb3ed942c2a36e018d}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_TI2@{TIM\_ENCODERMODE\_TI2}}
\index{TIM\_ENCODERMODE\_TI2@{TIM\_ENCODERMODE\_TI2}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_TI2}{TIM\_ENCODERMODE\_TI2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+TI2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}}

Quadrature encoder mode 2, x2 mode, counts up/down on TI2\+FP2 edge depending on TI1\+FP1 level. \mbox{\Hypertarget{group___t_i_m___encoder___mode_gaab1c81d846e2dbe2119a687e9f8b45ef}\label{group___t_i_m___encoder___mode_gaab1c81d846e2dbe2119a687e9f8b45ef}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_X1\_TI1@{TIM\_ENCODERMODE\_X1\_TI1}}
\index{TIM\_ENCODERMODE\_X1\_TI1@{TIM\_ENCODERMODE\_X1\_TI1}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_X1\_TI1}{TIM\_ENCODERMODE\_X1\_TI1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+X1\+\_\+\+TI1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}})}

Quadrature encoder mode\+: x1 mode, counting on TI1\+FP1 edges only, edge sensitivity is set by CC1P \mbox{\Hypertarget{group___t_i_m___encoder___mode_gadc523f1d02a3f8d9a2e7970e8e4bb6b3}\label{group___t_i_m___encoder___mode_gadc523f1d02a3f8d9a2e7970e8e4bb6b3}} 
\index{TIM Encoder Mode@{TIM Encoder Mode}!TIM\_ENCODERMODE\_X1\_TI2@{TIM\_ENCODERMODE\_X1\_TI2}}
\index{TIM\_ENCODERMODE\_X1\_TI2@{TIM\_ENCODERMODE\_X1\_TI2}!TIM Encoder Mode@{TIM Encoder Mode}}
\doxysubsubsection{\texorpdfstring{TIM\_ENCODERMODE\_X1\_TI2}{TIM\_ENCODERMODE\_X1\_TI2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ENCODERMODE\+\_\+\+X1\+\_\+\+TI2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})}

Quadrature encoder mode\+: x1 mode, counting on TI2\+FP2 edges only, edge sensitivity is set by CC1P 