// Seed: 4277249616
module module_0 #(
    parameter id_2 = 32'd20,
    parameter id_3 = 32'd36,
    parameter id_4 = 32'd44,
    parameter id_6 = 32'd26
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  output wire _id_2;
  inout wor id_1;
  assign id_3 = id_1;
  wire _id_4;
  logic id_5 = id_1;
  wire _id_6;
  logic [id_3 : id_2] id_7;
  wire [(  (  -1  )  ) : id_4] id_8;
  id_9 :
  assert property (@(id_8 or id_4) "" == -1)
  else;
  assign id_1 = -1;
  parameter id_10 = 1'b0;
  wire id_11, id_12;
  wire id_13;
  wire id_14;
  wire [id_4 : id_6] id_15, id_16, id_17, id_18, id_19, id_20;
  logic id_21, id_22, id_23;
endmodule
module module_1 #(
    parameter id_1  = 32'd21,
    parameter id_13 = 32'd19,
    parameter id_6  = 32'd84
) (
    input supply1 id_0,
    input tri0 _id_1,
    output tri0 id_2,
    output supply0 id_3
    , id_5
);
  logic [7:0]
      _id_6,
      id_7,
      id_8[id_6 : id_1],
      id_9,
      id_10,
      id_11,
      id_12,
      _id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  assign id_15[1'b0] = id_9;
  assign id_6 = id_11.id_20[id_13];
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
