// Seed: 427757462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign {id_4, ~1} = id_4;
  tri0 id_5;
  assign id_5 = 1 - "";
  module_0 modCall_1 (
      id_4,
      id_1,
      id_5,
      id_4
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3(
      .id_0(1), .id_1(1'd0 - id_1), .id_2(1), .id_3(1), .id_4(1)
  );
  assign id_2[1'b0 : 1] = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
