Info: Starting: Create testbench Platform Designer system
Info: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System.ipx
Info: qsys-generate "C:\Users\ayoub\Desktop\Pj_Radar_2D_LADJICI_Ayoub\Partie 1\DE10_Lite_Computer_YD\Computer_System.qsys" --testbench=STANDARD --output-directory="C:\Users\ayoub\Desktop\Pj_Radar_2D_LADJICI_Ayoub\Partie 1\DE10_Lite_Computer_YD" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys
Progress: Reading input file
Progress: Adding Arduino_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module Arduino_GPIO
Progress: Adding Arduino_Reset_N [altera_avalon_pio 18.1]
Progress: Parameterizing module Arduino_Reset_N
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Char_Buf_Subsystem [Char_Buf_Subsystem 1.0]
Progress: Reading input file
Progress: Adding ASCII_to_Image [altera_up_avalon_video_ascii_to_image 18.0]
Progress: Parameterizing module ASCII_to_Image
Progress: Adding Char_Buf_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module Char_Buf_DMA
Progress: Adding Char_Buf_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Char_Buf_RGB_Resampler
Progress: Adding Char_Buf_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Char_Buf_Scaler
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Set_Black_Transparent [altera_up_avalon_video_change_alpha 18.0]
Progress: Parameterizing module Set_Black_Transparent
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Char_Buf_Subsystem
Progress: Adding Sys_Clk [clock_source 18.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Clk [clock_source 18.1]
Progress: Parameterizing module VGA_Clk
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_PLL
Progress: Adding avalon_telemetre_0 [avalon_telemetre 1.0]
Progress: Parameterizing module avalon_telemetre_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\Users\ayoub\Desktop\Pj_Radar_2D_LADJICI_Ayoub\Partie 1\DE10_Lite_Computer_YD\Computer_System\testbench\Computer_System.ipx
Progress: Loading DE10_Lite_Computer_YD/avalon_telemetre_hw.tcl
Progress: Loading DE10_Lite_Computer_YD/Char_Buf_Subsystem.qsys
Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys
Progress: Loading DE10_Lite_Computer_YD/VGA_Subsystem.qsys
Info: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/* matched 32 files in 0,04 seconds
Info: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/*/* matched 1204 files in 0,04 seconds
Info: C:\Users\ayoub\Desktop\Pj_Radar_2D_LADJICI_Ayoub\Partie 1\DE10_Lite_Computer_YD\Computer_System\testbench\Computer_System.ipx described 0 plugins, 3 paths, in 0,09 seconds
Info: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/* matched 4 files in 0,09 seconds
Info: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/*/* matched 0 files in 0,00 seconds
Info: C:/Users/ayoub/AppData/Roaming/SPB_16.6/.altera.quartus/ip/18.1/**/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0,13 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\up.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\up.ipx described 3 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 140 files in 0,13 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0,01 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0,01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,26 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,26 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: Computer_System
Info: TB_Gen: System design is: Computer_System
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property avalon_telemetre_0_telemetre EXPORT_OF
Info: get_instance_property avalon_telemetre_0 CLASS_NAME
Info: get_instance_assignment avalon_telemetre_0 testbench.partner.map.telemetre
Info: get_interface_property hex3_hex0 EXPORT_OF
Info: get_instance_property HEX3_HEX0 CLASS_NAME
Info: get_instance_assignment HEX3_HEX0 testbench.partner.map.external_connection
Info: get_interface_property hex5_hex4 EXPORT_OF
Info: get_instance_property HEX5_HEX4 CLASS_NAME
Info: get_instance_assignment HEX5_HEX4 testbench.partner.map.external_connection
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property LEDs CLASS_NAME
Info: get_instance_assignment LEDs testbench.partner.map.external_connection
Info: get_interface_property pushbuttons EXPORT_OF
Info: get_instance_property Pushbuttons CLASS_NAME
Info: get_instance_assignment Pushbuttons testbench.partner.map.external_connection
Info: get_interface_property sdram EXPORT_OF
Info: get_instance_property SDRAM CLASS_NAME
Info: get_instance_assignment SDRAM testbench.partner.map.wire
Info: get_instance_assignment SDRAM testbench.partner.map.wire
Info: get_instance_assignment SDRAM testbench.partner.map.wire
Info: get_instance_assignment SDRAM testbench.partner.my_partner.class
Info: get_instance_assignment SDRAM testbench.partner.my_partner.version
Info: get_instance_assignments SDRAM
Info: get_instance_assignment SDRAM testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment SDRAM testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment SDRAM testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment SDRAM testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment SDRAM testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment SDRAM testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment SDRAM testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'sdram' partner_name: 'SDRAM_my_partner'
Info: TB_Gen: Interface 'sdram' partner_name: 'SDRAM_my_partner'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' sdram.partner_intf: 'conduit'
Info: TB_Gen: Interface 'SDRAM_my_partner' sdram.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_version: ''
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_param.CONTR_NAME: 'Computer_System_SDRAM'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_param.CONTR_NAME: 'Computer_System_SDRAM'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: send_message Info TB_Gen: Interface 'SDRAM_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'SDRAM_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments SDRAM
Info: get_instance_interfaces SDRAM
Info: get_instance_interfaces SDRAM
Info: get_interface_property avalon_telemetre_0_telemetre EXPORT_OF
Info: get_interface_property hex3_hex0 EXPORT_OF
Info: get_interface_property hex5_hex4 EXPORT_OF
Info: get_interface_property leds EXPORT_OF
Info: get_interface_property pushbuttons EXPORT_OF
Info: get_interface_property sdram EXPORT_OF
Info: get_interface_property sdram_clk EXPORT_OF
Info: get_interface_property slider_switches EXPORT_OF
Info: get_interface_property system_pll_ref_clk EXPORT_OF
Info: get_interface_property system_pll_ref_reset EXPORT_OF
Info: get_interface_property video_pll_ref_clk EXPORT_OF
Info: get_interface_property video_pll_ref_reset EXPORT_OF
Info: get_instance_assignment SDRAM testbench.partner.map.clk
Info: get_instance_assignment SDRAM testbench.partner.map.clk
Info: get_instance_assignment SDRAM testbench.partner.map.clk
Info: get_instance_interface_property SDRAM clk CLASS_NAME
Info: get_instance_interface_parameter_value SDRAM clk clockRate
Info: get_instance_interface_property SDRAM clk CLASS_NAME
Info: get_interface_property avalon_telemetre_0_telemetre EXPORT_OF
Info: get_interface_property hex3_hex0 EXPORT_OF
Info: get_interface_property hex5_hex4 EXPORT_OF
Info: get_interface_property leds EXPORT_OF
Info: get_interface_property pushbuttons EXPORT_OF
Info: get_interface_property sdram EXPORT_OF
Info: get_interface_property sdram_clk EXPORT_OF
Info: get_interface_property slider_switches EXPORT_OF
Info: get_interface_property system_pll_ref_clk EXPORT_OF
Info: get_interface_property system_pll_ref_reset EXPORT_OF
Info: get_interface_property video_pll_ref_clk EXPORT_OF
Info: get_interface_property video_pll_ref_reset EXPORT_OF
Info: get_instance_property System_PLL CLASS_NAME
Info: get_interface_property avalon_telemetre_0_telemetre EXPORT_OF
Info: get_interface_property hex3_hex0 EXPORT_OF
Info: get_interface_property hex5_hex4 EXPORT_OF
Info: get_interface_property leds EXPORT_OF
Info: get_interface_property pushbuttons EXPORT_OF
Info: get_interface_property sdram EXPORT_OF
Info: get_interface_property sdram_clk EXPORT_OF
Info: get_interface_property slider_switches EXPORT_OF
Info: get_interface_property system_pll_ref_clk EXPORT_OF
Info: get_interface_property system_pll_ref_reset EXPORT_OF
Info: get_interface_property video_pll_ref_clk EXPORT_OF
Info: get_interface_property video_pll_ref_reset EXPORT_OF
Info: get_instance_property HEX3_HEX0 CLASS_NAME
Info: get_instance_property HEX5_HEX4 CLASS_NAME
Info: get_instance_property Interval_Timer CLASS_NAME
Info: get_instance_property Interval_Timer_2 CLASS_NAME
Info: get_instance_property JTAG_UART CLASS_NAME
Info: get_instance_property JTAG_to_FPGA_Bridge CLASS_NAME
Info: get_instance_property LEDs CLASS_NAME
Info: get_instance_property Nios2 CLASS_NAME
Info: get_instance_property Onchip_SRAM CLASS_NAME
Info: get_instance_property Pushbuttons CLASS_NAME
Info: get_instance_property SDRAM CLASS_NAME
Info: get_instance_property Slider_Switches CLASS_NAME
Info: get_instance_property SysID CLASS_NAME
Info: get_instance_property avalon_telemetre_0 CLASS_NAME
Info: get_instance_interface_parameter_value System_PLL sys_clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'SDRAM_my_partner' partner_implicit_name: 'SDRAM_my_partner'
Info: TB_Gen: Implicit assignment 'SDRAM_my_partner' partner_implicit_name: 'SDRAM_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'SDRAM_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'SDRAM_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'SDRAM_my_partner' clk.partner_implicit_clk_rate: '100000000.0'
Info: TB_Gen: Implicit assignment 'SDRAM_my_partner' clk.partner_implicit_clk_rate: '100000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'SDRAM_my_partner' clk.partner_implicit_clk_export: ''
Info: TB_Gen: Implicit assignment 'SDRAM_my_partner' clk.partner_implicit_clk_export: ''
Info: get_instance_property SDRAM CLASS_NAME
Info: get_interface_property sdram_clk EXPORT_OF
Info: get_instance_property System_PLL CLASS_NAME
Info: get_instance_assignment System_PLL testbench.partner.map.sdram_clk
Info: get_interface_property slider_switches EXPORT_OF
Info: get_instance_property Slider_Switches CLASS_NAME
Info: get_instance_assignment Slider_Switches testbench.partner.map.external_connection
Info: get_interface_property system_pll_ref_clk EXPORT_OF
Info: get_instance_property System_PLL CLASS_NAME
Info: get_instance_assignment System_PLL testbench.partner.map.ref_clk
Info: get_interface_property system_pll_ref_reset EXPORT_OF
Info: get_instance_property System_PLL CLASS_NAME
Info: get_instance_assignment System_PLL testbench.partner.map.ref_reset
Info: get_interface_property video_pll_ref_clk EXPORT_OF
Info: get_instance_property Video_PLL CLASS_NAME
Info: get_instance_assignment Video_PLL testbench.partner.map.ref_clk
Info: get_interface_property video_pll_ref_reset EXPORT_OF
Info: get_instance_property Video_PLL CLASS_NAME
Info: get_instance_assignment Video_PLL testbench.partner.map.ref_reset
Info: send_message Info TB_Gen: Creating testbench system : Computer_System_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : Computer_System_tb with all standard BFMs
Info: create_system Computer_System_tb
Info: add_instance Computer_System_inst Computer_System 
Info: set_use_testbench_naming_pattern true Computer_System
Info: get_instance_interfaces Computer_System_inst
Info: get_instance_interface_property Computer_System_inst avalon_telemetre_0_telemetre CLASS_NAME
Info: get_instance_interface_property Computer_System_inst hex3_hex0 CLASS_NAME
Info: get_instance_interface_property Computer_System_inst hex5_hex4 CLASS_NAME
Info: get_instance_interface_property Computer_System_inst leds CLASS_NAME
Info: get_instance_interface_property Computer_System_inst pushbuttons CLASS_NAME
Info: get_instance_interface_property Computer_System_inst sdram CLASS_NAME
Info: get_instance_interface_property Computer_System_inst sdram_clk CLASS_NAME
Info: get_instance_interface_property Computer_System_inst slider_switches CLASS_NAME
Info: get_instance_interface_property Computer_System_inst system_pll_ref_clk CLASS_NAME
Info: get_instance_interface_property Computer_System_inst system_pll_ref_reset CLASS_NAME
Info: get_instance_interface_property Computer_System_inst video_pll_ref_clk CLASS_NAME
Info: get_instance_interface_property Computer_System_inst video_pll_ref_reset CLASS_NAME
Info: get_instance_interface_property Computer_System_inst system_pll_ref_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: system_pll_ref_clk
Info: TB_Gen: clock_sink found: system_pll_ref_clk
Info: get_instance_interface_property Computer_System_inst system_pll_ref_clk CLASS_NAME
Info: add_instance Computer_System_inst_system_pll_ref_clk_bfm altera_avalon_clock_source 
Info: get_instance_property Computer_System_inst_system_pll_ref_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst system_pll_ref_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value Computer_System_inst_system_pll_ref_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value Computer_System_inst_system_pll_ref_clk_bfm CLOCK_UNIT 1
Info: get_instance_property Computer_System_inst_system_pll_ref_clk_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst system_pll_ref_clk CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_system_pll_ref_clk_bfm
Info: get_instance_interface_property Computer_System_inst_system_pll_ref_clk_bfm clk CLASS_NAME
Info: add_connection Computer_System_inst_system_pll_ref_clk_bfm.clk Computer_System_inst.system_pll_ref_clk
Info: get_instance_interface_property Computer_System_inst video_pll_ref_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: video_pll_ref_clk
Info: TB_Gen: clock_sink found: video_pll_ref_clk
Info: get_instance_interface_property Computer_System_inst video_pll_ref_clk CLASS_NAME
Info: add_instance Computer_System_inst_video_pll_ref_clk_bfm altera_avalon_clock_source 
Info: get_instance_property Computer_System_inst_video_pll_ref_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst video_pll_ref_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value Computer_System_inst_video_pll_ref_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value Computer_System_inst_video_pll_ref_clk_bfm CLOCK_UNIT 1
Info: get_instance_property Computer_System_inst_video_pll_ref_clk_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst video_pll_ref_clk CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_video_pll_ref_clk_bfm
Info: get_instance_interface_property Computer_System_inst_video_pll_ref_clk_bfm clk CLASS_NAME
Info: add_connection Computer_System_inst_video_pll_ref_clk_bfm.clk Computer_System_inst.video_pll_ref_clk
Info: get_instance_interface_property Computer_System_inst system_pll_ref_reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: system_pll_ref_reset
Info: TB_Gen: reset_sink found: system_pll_ref_reset
Info: get_instance_interface_property Computer_System_inst system_pll_ref_reset CLASS_NAME
Info: add_instance Computer_System_inst_system_pll_ref_reset_bfm altera_avalon_reset_source 
Info: get_instance_property Computer_System_inst_system_pll_ref_reset_bfm CLASS_NAME
Info: get_instance_interface_ports Computer_System_inst system_pll_ref_reset
Info: get_instance_interface_port_property Computer_System_inst system_pll_ref_reset system_pll_ref_reset_reset ROLE
Info: get_instance_interface_port_property Computer_System_inst system_pll_ref_reset system_pll_ref_reset_reset ROLE
Info: set_instance_parameter_value Computer_System_inst_system_pll_ref_reset_bfm ASSERT_HIGH_RESET 1
Info: set_instance_parameter_value Computer_System_inst_system_pll_ref_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property Computer_System_inst_system_pll_ref_reset_bfm CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_system_pll_ref_reset_bfm
Info: get_instance_interface_property Computer_System_inst_system_pll_ref_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Computer_System_inst_system_pll_ref_reset_bfm reset CLASS_NAME
Info: get_instance_property Computer_System_inst_system_pll_ref_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst system_pll_ref_reset associatedClock
Info: get_instance_interface_property Computer_System_inst system_pll_ref_clk CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_system_pll_ref_clk_bfm
Info: get_instance_interface_property Computer_System_inst_system_pll_ref_clk_bfm clk CLASS_NAME
Info: add_connection Computer_System_inst_system_pll_ref_clk_bfm.clk Computer_System_inst_system_pll_ref_reset_bfm.clk
Info: get_instance_interface_property Computer_System_inst system_pll_ref_reset CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_system_pll_ref_reset_bfm
Info: get_instance_interface_property Computer_System_inst_system_pll_ref_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Computer_System_inst_system_pll_ref_reset_bfm reset CLASS_NAME
Info: add_connection Computer_System_inst_system_pll_ref_reset_bfm.reset Computer_System_inst.system_pll_ref_reset
Info: get_instance_interface_property Computer_System_inst video_pll_ref_reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: video_pll_ref_reset
Info: TB_Gen: reset_sink found: video_pll_ref_reset
Info: get_instance_interface_property Computer_System_inst video_pll_ref_reset CLASS_NAME
Info: add_instance Computer_System_inst_video_pll_ref_reset_bfm altera_avalon_reset_source 
Info: get_instance_property Computer_System_inst_video_pll_ref_reset_bfm CLASS_NAME
Info: get_instance_interface_ports Computer_System_inst video_pll_ref_reset
Info: get_instance_interface_port_property Computer_System_inst video_pll_ref_reset video_pll_ref_reset_reset ROLE
Info: get_instance_interface_port_property Computer_System_inst video_pll_ref_reset video_pll_ref_reset_reset ROLE
Info: set_instance_parameter_value Computer_System_inst_video_pll_ref_reset_bfm ASSERT_HIGH_RESET 1
Info: set_instance_parameter_value Computer_System_inst_video_pll_ref_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property Computer_System_inst_video_pll_ref_reset_bfm CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_video_pll_ref_reset_bfm
Info: get_instance_interface_property Computer_System_inst_video_pll_ref_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Computer_System_inst_video_pll_ref_reset_bfm reset CLASS_NAME
Info: get_instance_property Computer_System_inst_video_pll_ref_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst video_pll_ref_reset associatedClock
Info: get_instance_interface_property Computer_System_inst video_pll_ref_clk CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_video_pll_ref_clk_bfm
Info: get_instance_interface_property Computer_System_inst_video_pll_ref_clk_bfm clk CLASS_NAME
Info: add_connection Computer_System_inst_video_pll_ref_clk_bfm.clk Computer_System_inst_video_pll_ref_reset_bfm.clk
Info: get_instance_interface_property Computer_System_inst video_pll_ref_reset CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_video_pll_ref_reset_bfm
Info: get_instance_interface_property Computer_System_inst_video_pll_ref_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Computer_System_inst_video_pll_ref_reset_bfm reset CLASS_NAME
Info: add_connection Computer_System_inst_video_pll_ref_reset_bfm.reset Computer_System_inst.video_pll_ref_reset
Info: get_instance_interface_property Computer_System_inst avalon_telemetre_0_telemetre CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: avalon_telemetre_0_telemetre
Info: TB_Gen: conduit_end found: avalon_telemetre_0_telemetre
Info: get_instance_interface_property Computer_System_inst avalon_telemetre_0_telemetre CLASS_NAME
Info: add_instance Computer_System_inst_avalon_telemetre_0_telemetre_bfm altera_conduit_bfm 
Info: get_instance_property Computer_System_inst_avalon_telemetre_0_telemetre_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst avalon_telemetre_0_telemetre associatedClock
Info: get_instance_interface_parameter_value Computer_System_inst avalon_telemetre_0_telemetre associatedReset
Info: get_instance_interface_ports Computer_System_inst avalon_telemetre_0_telemetre
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_echo ROLE
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_echo WIDTH
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_echo DIRECTION
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_readdata ROLE
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_readdata WIDTH
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_readdata DIRECTION
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_trig ROLE
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_trig WIDTH
Info: get_instance_interface_port_property Computer_System_inst avalon_telemetre_0_telemetre avalon_telemetre_0_telemetre_trig DIRECTION
Info: set_instance_parameter_value Computer_System_inst_avalon_telemetre_0_telemetre_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Computer_System_inst_avalon_telemetre_0_telemetre_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Computer_System_inst_avalon_telemetre_0_telemetre_bfm SIGNAL_ROLES echo readdata trig
Info: set_instance_parameter_value Computer_System_inst_avalon_telemetre_0_telemetre_bfm SIGNAL_WIDTHS 1 10 1
Info: set_instance_parameter_value Computer_System_inst_avalon_telemetre_0_telemetre_bfm SIGNAL_DIRECTIONS output input input
Info: get_instance_property Computer_System_inst_avalon_telemetre_0_telemetre_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst avalon_telemetre_0_telemetre CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_avalon_telemetre_0_telemetre_bfm
Info: get_instance_interface_property Computer_System_inst_avalon_telemetre_0_telemetre_bfm conduit CLASS_NAME
Info: add_connection Computer_System_inst_avalon_telemetre_0_telemetre_bfm.conduit Computer_System_inst.avalon_telemetre_0_telemetre
Info: get_instance_interface_property Computer_System_inst hex3_hex0 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hex3_hex0
Info: TB_Gen: conduit_end found: hex3_hex0
Info: get_instance_interface_property Computer_System_inst hex3_hex0 CLASS_NAME
Info: add_instance Computer_System_inst_hex3_hex0_bfm altera_conduit_bfm 
Info: get_instance_property Computer_System_inst_hex3_hex0_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst hex3_hex0 associatedClock
Info: get_instance_interface_parameter_value Computer_System_inst hex3_hex0 associatedReset
Info: get_instance_interface_ports Computer_System_inst hex3_hex0
Info: get_instance_interface_port_property Computer_System_inst hex3_hex0 hex3_hex0_export ROLE
Info: get_instance_interface_port_property Computer_System_inst hex3_hex0 hex3_hex0_export WIDTH
Info: get_instance_interface_port_property Computer_System_inst hex3_hex0 hex3_hex0_export DIRECTION
Info: set_instance_parameter_value Computer_System_inst_hex3_hex0_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Computer_System_inst_hex3_hex0_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Computer_System_inst_hex3_hex0_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Computer_System_inst_hex3_hex0_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value Computer_System_inst_hex3_hex0_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property Computer_System_inst_hex3_hex0_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst hex3_hex0 CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_hex3_hex0_bfm
Info: get_instance_interface_property Computer_System_inst_hex3_hex0_bfm conduit CLASS_NAME
Info: add_connection Computer_System_inst_hex3_hex0_bfm.conduit Computer_System_inst.hex3_hex0
Info: get_instance_interface_property Computer_System_inst hex5_hex4 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hex5_hex4
Info: TB_Gen: conduit_end found: hex5_hex4
Info: get_instance_interface_property Computer_System_inst hex5_hex4 CLASS_NAME
Info: add_instance Computer_System_inst_hex5_hex4_bfm altera_conduit_bfm 
Info: get_instance_property Computer_System_inst_hex5_hex4_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst hex5_hex4 associatedClock
Info: get_instance_interface_parameter_value Computer_System_inst hex5_hex4 associatedReset
Info: get_instance_interface_ports Computer_System_inst hex5_hex4
Info: get_instance_interface_port_property Computer_System_inst hex5_hex4 hex5_hex4_export ROLE
Info: get_instance_interface_port_property Computer_System_inst hex5_hex4 hex5_hex4_export WIDTH
Info: get_instance_interface_port_property Computer_System_inst hex5_hex4 hex5_hex4_export DIRECTION
Info: set_instance_parameter_value Computer_System_inst_hex5_hex4_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Computer_System_inst_hex5_hex4_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Computer_System_inst_hex5_hex4_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Computer_System_inst_hex5_hex4_bfm SIGNAL_WIDTHS 16
Info: set_instance_parameter_value Computer_System_inst_hex5_hex4_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property Computer_System_inst_hex5_hex4_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst hex5_hex4 CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_hex5_hex4_bfm
Info: get_instance_interface_property Computer_System_inst_hex5_hex4_bfm conduit CLASS_NAME
Info: add_connection Computer_System_inst_hex5_hex4_bfm.conduit Computer_System_inst.hex5_hex4
Info: get_instance_interface_property Computer_System_inst leds CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: leds
Info: TB_Gen: conduit_end found: leds
Info: get_instance_interface_property Computer_System_inst leds CLASS_NAME
Info: add_instance Computer_System_inst_leds_bfm altera_conduit_bfm 
Info: get_instance_property Computer_System_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst leds associatedClock
Info: get_instance_interface_parameter_value Computer_System_inst leds associatedReset
Info: get_instance_interface_ports Computer_System_inst leds
Info: get_instance_interface_port_property Computer_System_inst leds leds_export ROLE
Info: get_instance_interface_port_property Computer_System_inst leds leds_export WIDTH
Info: get_instance_interface_port_property Computer_System_inst leds leds_export DIRECTION
Info: set_instance_parameter_value Computer_System_inst_leds_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Computer_System_inst_leds_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Computer_System_inst_leds_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Computer_System_inst_leds_bfm SIGNAL_WIDTHS 10
Info: set_instance_parameter_value Computer_System_inst_leds_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property Computer_System_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst leds CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_leds_bfm
Info: get_instance_interface_property Computer_System_inst_leds_bfm conduit CLASS_NAME
Info: add_connection Computer_System_inst_leds_bfm.conduit Computer_System_inst.leds
Info: get_instance_interface_property Computer_System_inst pushbuttons CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pushbuttons
Info: TB_Gen: conduit_end found: pushbuttons
Info: get_instance_interface_property Computer_System_inst pushbuttons CLASS_NAME
Info: add_instance Computer_System_inst_pushbuttons_bfm altera_conduit_bfm 
Info: get_instance_property Computer_System_inst_pushbuttons_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst pushbuttons associatedClock
Info: get_instance_interface_parameter_value Computer_System_inst pushbuttons associatedReset
Info: get_instance_interface_ports Computer_System_inst pushbuttons
Info: get_instance_interface_port_property Computer_System_inst pushbuttons pushbuttons_export ROLE
Info: get_instance_interface_port_property Computer_System_inst pushbuttons pushbuttons_export WIDTH
Info: get_instance_interface_port_property Computer_System_inst pushbuttons pushbuttons_export DIRECTION
Info: set_instance_parameter_value Computer_System_inst_pushbuttons_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Computer_System_inst_pushbuttons_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Computer_System_inst_pushbuttons_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Computer_System_inst_pushbuttons_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value Computer_System_inst_pushbuttons_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property Computer_System_inst_pushbuttons_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst pushbuttons CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_pushbuttons_bfm
Info: get_instance_interface_property Computer_System_inst_pushbuttons_bfm conduit CLASS_NAME
Info: add_connection Computer_System_inst_pushbuttons_bfm.conduit Computer_System_inst.pushbuttons
Info: get_instance_interface_property Computer_System_inst slider_switches CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: slider_switches
Info: TB_Gen: conduit_end found: slider_switches
Info: get_instance_interface_property Computer_System_inst slider_switches CLASS_NAME
Info: add_instance Computer_System_inst_slider_switches_bfm altera_conduit_bfm 
Info: get_instance_property Computer_System_inst_slider_switches_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Computer_System_inst slider_switches associatedClock
Info: get_instance_interface_parameter_value Computer_System_inst slider_switches associatedReset
Info: get_instance_interface_ports Computer_System_inst slider_switches
Info: get_instance_interface_port_property Computer_System_inst slider_switches slider_switches_export ROLE
Info: get_instance_interface_port_property Computer_System_inst slider_switches slider_switches_export WIDTH
Info: get_instance_interface_port_property Computer_System_inst slider_switches slider_switches_export DIRECTION
Info: set_instance_parameter_value Computer_System_inst_slider_switches_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Computer_System_inst_slider_switches_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Computer_System_inst_slider_switches_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Computer_System_inst_slider_switches_bfm SIGNAL_WIDTHS 10
Info: set_instance_parameter_value Computer_System_inst_slider_switches_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property Computer_System_inst_slider_switches_bfm CLASS_NAME
Info: get_instance_interface_property Computer_System_inst slider_switches CLASS_NAME
Info: get_instance_interfaces Computer_System_inst_slider_switches_bfm
Info: get_instance_interface_property Computer_System_inst_slider_switches_bfm conduit CLASS_NAME
Info: add_connection Computer_System_inst_slider_switches_bfm.conduit Computer_System_inst.slider_switches
Info: get_instance_interface_property Computer_System_inst sdram CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: sdram
Info: TB_Gen: conduit_end (for partner module) found: sdram
Info: add_instance SDRAM_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value SDRAM_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value SDRAM_my_partner CONTR_NAME Computer_System_SDRAM
Info: set_instance_parameter_value SDRAM_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value SDRAM_my_partner SDRAM_COL_WIDTH 10
Info: set_instance_parameter_value SDRAM_my_partner SDRAM_DATA_WIDTH 16
Info: set_instance_parameter_value SDRAM_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value SDRAM_my_partner SDRAM_ROW_WIDTH 13
Info: get_instance_interface_property Computer_System_inst sdram CLASS_NAME
Info: get_instance_interface_property SDRAM_my_partner conduit CLASS_NAME
Info: get_instance_interface_property Computer_System_inst sdram CLASS_NAME
Info: get_instance_interface_property SDRAM_my_partner conduit CLASS_NAME
Info: add_connection SDRAM_my_partner.conduit Computer_System_inst.sdram
Info: get_instance_interface_property SDRAM_my_partner clk CLASS_NAME
Info: get_instance_interface_property SDRAM_my_partner clk CLASS_NAME
Info: add_instance SDRAM_my_partner_clk_bfm altera_avalon_clock_source 
Info: set_instance_parameter_value SDRAM_my_partner_clk_bfm CLOCK_RATE 100000000.0
Info: set_instance_parameter_value SDRAM_my_partner_clk_bfm CLOCK_UNIT 1
Info: get_instance_interface_property SDRAM_my_partner clk CLASS_NAME
Info: get_instance_interfaces SDRAM_my_partner_clk_bfm
Info: get_instance_interface_property SDRAM_my_partner_clk_bfm clk CLASS_NAME
Info: add_connection SDRAM_my_partner_clk_bfm.clk SDRAM_my_partner.clk
Info: send_message Info TB_Gen: Saving testbench system: Computer_System_tb.qsys
Info: TB_Gen: Saving testbench system: Computer_System_tb.qsys
Info: save_system Computer_System_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb.qsys
Info: Done
Info: qsys-generate "C:\Users\ayoub\Desktop\Pj_Radar_2D_LADJICI_Ayoub\Partie 1\DE10_Lite_Computer_YD\Computer_System.qsys" --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory="C:\Users\ayoub\Desktop\Pj_Radar_2D_LADJICI_Ayoub\Partie 1\DE10_Lite_Computer_YD\Computer_System\testbench\Computer_System_tb\simulation" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading testbench/Computer_System_tb.qsys
Progress: Reading input file
Progress: Adding Computer_System_inst [Computer_System 1.0]
Progress: Parameterizing module Computer_System_inst
Progress: Adding Computer_System_inst_avalon_telemetre_0_telemetre_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module Computer_System_inst_avalon_telemetre_0_telemetre_bfm
Progress: Adding Computer_System_inst_hex3_hex0_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module Computer_System_inst_hex3_hex0_bfm
Progress: Adding Computer_System_inst_hex5_hex4_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module Computer_System_inst_hex5_hex4_bfm
Progress: Adding Computer_System_inst_leds_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module Computer_System_inst_leds_bfm
Progress: Adding Computer_System_inst_pushbuttons_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module Computer_System_inst_pushbuttons_bfm
Progress: Adding Computer_System_inst_slider_switches_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module Computer_System_inst_slider_switches_bfm
Progress: Adding Computer_System_inst_system_pll_ref_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module Computer_System_inst_system_pll_ref_clk_bfm
Progress: Adding Computer_System_inst_system_pll_ref_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module Computer_System_inst_system_pll_ref_reset_bfm
Progress: Adding Computer_System_inst_video_pll_ref_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module Computer_System_inst_video_pll_ref_clk_bfm
Progress: Adding Computer_System_inst_video_pll_ref_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module Computer_System_inst_video_pll_ref_reset_bfm
Progress: Adding SDRAM_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module SDRAM_my_partner
Progress: Adding SDRAM_my_partner_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module SDRAM_my_partner_clk_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System_tb.Computer_System_inst.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System_tb.Computer_System_inst.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System_tb.Computer_System_inst.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System_tb.Computer_System_inst.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System_tb.Computer_System_inst.System_PLL: Refclk Freq: 50.0
Info: Computer_System_tb.Computer_System_inst_system_pll_ref_clk_bfm: Elaborate: altera_clock_source
Info: Computer_System_tb.Computer_System_inst_system_pll_ref_clk_bfm:            $Revision: #1 $
Info: Computer_System_tb.Computer_System_inst_system_pll_ref_clk_bfm:            $Date: 2018/07/18 $
Info: Computer_System_tb.Computer_System_inst_system_pll_ref_reset_bfm: Elaborate: altera_reset_source
Info: Computer_System_tb.Computer_System_inst_system_pll_ref_reset_bfm:            $Revision: #1 $
Info: Computer_System_tb.Computer_System_inst_system_pll_ref_reset_bfm:            $Date: 2018/07/18 $
Info: Computer_System_tb.Computer_System_inst_system_pll_ref_reset_bfm: Reset is positively asserted.
Info: Computer_System_tb.Computer_System_inst_video_pll_ref_clk_bfm: Elaborate: altera_clock_source
Info: Computer_System_tb.Computer_System_inst_video_pll_ref_clk_bfm:            $Revision: #1 $
Info: Computer_System_tb.Computer_System_inst_video_pll_ref_clk_bfm:            $Date: 2018/07/18 $
Info: Computer_System_tb.Computer_System_inst_video_pll_ref_reset_bfm: Elaborate: altera_reset_source
Info: Computer_System_tb.Computer_System_inst_video_pll_ref_reset_bfm:            $Revision: #1 $
Info: Computer_System_tb.Computer_System_inst_video_pll_ref_reset_bfm:            $Date: 2018/07/18 $
Info: Computer_System_tb.Computer_System_inst_video_pll_ref_reset_bfm: Reset is positively asserted.
Info: Computer_System_tb.SDRAM_my_partner_clk_bfm: Elaborate: altera_clock_source
Info: Computer_System_tb.SDRAM_my_partner_clk_bfm:            $Revision: #1 $
Info: Computer_System_tb.SDRAM_my_partner_clk_bfm:            $Date: 2018/07/18 $
Info: Computer_System_tb: Generating Computer_System_tb "Computer_System_tb" for SIM_VERILOG
Warning: Computer_System_inst: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Computer_System_inst: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: Computer_System_inst: "Computer_System_tb" instantiated Computer_System "Computer_System_inst"
Info: Computer_System_inst_avalon_telemetre_0_telemetre_bfm: "Computer_System_tb" instantiated altera_conduit_bfm "Computer_System_inst_avalon_telemetre_0_telemetre_bfm"
Info: Computer_System_inst_hex3_hex0_bfm: "Computer_System_tb" instantiated altera_conduit_bfm "Computer_System_inst_hex3_hex0_bfm"
Info: Reusing file C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv
Info: Computer_System_inst_hex5_hex4_bfm: "Computer_System_tb" instantiated altera_conduit_bfm "Computer_System_inst_hex5_hex4_bfm"
Info: Reusing file C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv
Info: Computer_System_inst_leds_bfm: "Computer_System_tb" instantiated altera_conduit_bfm "Computer_System_inst_leds_bfm"
Info: Reusing file C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv
Info: Computer_System_inst_pushbuttons_bfm: "Computer_System_tb" instantiated altera_conduit_bfm "Computer_System_inst_pushbuttons_bfm"
Info: Reusing file C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv
Info: Computer_System_inst_slider_switches_bfm: "Computer_System_tb" instantiated altera_conduit_bfm "Computer_System_inst_slider_switches_bfm"
Info: Reusing file C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv
Info: Computer_System_inst_system_pll_ref_clk_bfm: "Computer_System_tb" instantiated altera_avalon_clock_source "Computer_System_inst_system_pll_ref_clk_bfm"
Info: Reusing file C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv
Info: Computer_System_inst_system_pll_ref_reset_bfm: "Computer_System_tb" instantiated altera_avalon_reset_source "Computer_System_inst_system_pll_ref_reset_bfm"
Info: Reusing file C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie 1/DE10_Lite_Computer_YD/Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv
Info: SDRAM_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: SDRAM_my_partner:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- C:/intelfpga_lite/18.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0066_sopcgen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --language=verilog --sdram_data_width=16 --sdram_bank_width=2 --sdram_col_width=10 --sdram_row_width=13 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: SDRAM_my_partner: # 2024.12.07 12:55:35 (*) Starting SDRAM Simulation Partner Module generation
Info: SDRAM_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: SDRAM_my_partner: "Computer_System_tb" instantiated altera_sdram_partner_module "SDRAM_my_partner"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0067_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0067_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0067_HEX3_HEX0_gen/  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System_inst" instantiated altera_avalon_pio "HEX3_HEX0"
Info: HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'
Info: HEX5_HEX4:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0068_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0068_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0068_HEX5_HEX4_gen/  ]
Info: HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'
Info: HEX5_HEX4: "Computer_System_inst" instantiated altera_avalon_pio "HEX5_HEX4"
Info: Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0069_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0069_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0069_Interval_Timer_gen/  ]
Info: Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'
Info: Interval_Timer: "Computer_System_inst" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0070_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0070_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0070_JTAG_UART_gen/  ]
Info: JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'
Info: JTAG_UART: "Computer_System_inst" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: JTAG_to_FPGA_Bridge: "Computer_System_inst" instantiated altera_jtag_avalon_master "JTAG_to_FPGA_Bridge"
Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0071_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0071_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0071_LEDs_gen/  ]
Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: LEDs: "Computer_System_inst" instantiated altera_avalon_pio "LEDs"
Info: Nios2: "Computer_System_inst" instantiated altera_nios2_gen2 "Nios2"
Info: Nios2_Floating_Point: "Computer_System_inst" instantiated altera_nios_custom_instr_floating_point "Nios2_Floating_Point"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0072_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0072_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0072_Onchip_SRAM_gen/  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System_inst" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0073_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0073_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0073_Pushbuttons_gen/  ]
Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons: "Computer_System_inst" instantiated altera_avalon_pio "Pushbuttons"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0074_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0074_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0074_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System_inst" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0075_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0075_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ayoub/AppData/Local/Temp/alt0064_2551029984068562381.dir/0075_Slider_Switches_gen/  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System_inst" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: "Computer_System_inst" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "Computer_System_inst" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: Video_PLL: "Computer_System_inst" instantiated altera_up_avalon_video_pll "Video_PLL"
Error: avalon_telemetre_0: avalon_telemetre does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 21 or more modules remaining
Info: Computer_System_tb: Done "Computer_System_tb" with 44 modules, 31 files
Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Platform Designer system
