Classic Timing Analyzer report for lab4
Sun Oct 20 16:39:37 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'start/stop'
  7. Clock Hold: 'clk'
  8. Clock Hold: 'start/stop'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                   ; To                                                                                                ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 0.328 ns                         ; start/stop                                                                                                             ; control:inst2|inst4                                                                               ; --         ; clk        ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 32.031 ns                        ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[7]                                                                                 ; start/stop ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.325 ns                         ; clk                                                                                                                    ; control:inst2|inst4                                                                               ; --         ; start/stop ; 0            ;
; Clock Setup: 'start/stop'    ; N/A                                      ; None          ; 23.96 MHz ( period = 41.728 ns ) ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                 ; start/stop ; start/stop ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 24.09 MHz ( period = 41.510 ns ) ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                 ; clk        ; clk        ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                      ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] ; clk        ; clk        ; 197          ;
; Clock Hold: 'start/stop'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                      ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] ; start/stop ; start/stop ; 197          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                        ;                                                                                                   ;            ;            ; 394          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start/stop      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                 ; To                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.09 MHz ( period = 41.510 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.474 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.472 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.11 MHz ( period = 41.468 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.12 MHz ( period = 41.456 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.14 MHz ( period = 41.430 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.15 MHz ( period = 41.412 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.39 MHz ( period = 41.002 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.89 MHz ( period = 22.783 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.94 MHz ( period = 22.758 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 44.03 MHz ( period = 22.712 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 46.39 MHz ( period = 21.555 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A   ; 46.51 MHz ( period = 21.501 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 50.85 MHz ( period = 19.667 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 51.03 MHz ( period = 19.596 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 51.03 MHz ( period = 19.596 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.58 MHz ( period = 17.992 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; 55.81 MHz ( period = 17.918 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; 58.26 MHz ( period = 17.163 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 60.32 MHz ( period = 16.578 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; 60.32 MHz ( period = 16.578 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; 60.45 MHz ( period = 16.543 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; 60.45 MHz ( period = 16.543 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; 60.52 MHz ( period = 16.524 ns )               ; Ron:inst1|inst7                                                                                                                      ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.579 ns                ;
; N/A   ; 65.18 MHz ( period = 15.341 ns )               ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 68.47 MHz ( period = 14.606 ns )               ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; 71.11 MHz ( period = 14.062 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 71.11 MHz ( period = 14.062 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 71.33 MHz ( period = 14.020 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; 71.37 MHz ( period = 14.012 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; 71.57 MHz ( period = 13.972 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; 73.19 MHz ( period = 13.664 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; clk        ; clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; 73.67 MHz ( period = 13.574 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; clk        ; clk      ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; 75.44 MHz ( period = 13.256 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; clk        ; clk      ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; 82.47 MHz ( period = 12.125 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; 83.70 MHz ( period = 11.947 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; 88.68 MHz ( period = 11.276 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; 89.44 MHz ( period = 11.181 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; clk        ; clk      ; None                        ; None                      ; 1.148 ns                ;
; N/A   ; 89.63 MHz ( period = 11.157 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; 89.72 MHz ( period = 11.146 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; clk        ; clk      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; 89.86 MHz ( period = 11.129 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; clk        ; clk      ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; 90.06 MHz ( period = 11.104 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; clk        ; clk      ; None                        ; None                      ; 1.071 ns                ;
; N/A   ; 91.50 MHz ( period = 10.929 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; clk        ; clk      ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; 91.64 MHz ( period = 10.912 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; clk        ; clk      ; None                        ; None                      ; 0.879 ns                ;
; N/A   ; 93.64 MHz ( period = 10.679 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A   ; 93.64 MHz ( period = 10.679 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A   ; 93.95 MHz ( period = 10.644 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; clk        ; clk      ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; 93.95 MHz ( period = 10.644 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; clk        ; clk      ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; 97.19 MHz ( period = 10.289 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 107.87 MHz ( period = 9.270 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 116.62 MHz ( period = 8.575 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; 154.34 MHz ( period = 6.479 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; 160.46 MHz ( period = 6.232 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; 160.93 MHz ( period = 6.214 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.333 ns                ;
; N/A   ; 204.37 MHz ( period = 4.893 ns )               ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 225.68 MHz ( period = 4.431 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 4.247 ns                ;
; N/A   ; 225.68 MHz ( period = 4.431 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 4.247 ns                ;
; N/A   ; 256.21 MHz ( period = 3.903 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; 258.53 MHz ( period = 3.868 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 258.53 MHz ( period = 3.868 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 263.30 MHz ( period = 3.798 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 263.30 MHz ( period = 3.798 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 263.30 MHz ( period = 3.798 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 263.30 MHz ( period = 3.798 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 272.63 MHz ( period = 3.668 ns )               ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 273.15 MHz ( period = 3.661 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 280.19 MHz ( period = 3.569 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; control:inst2|inst4                                                                                                                  ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 427.53 MHz ( period = 2.339 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 427.53 MHz ( period = 2.339 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.275 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start/stop'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                 ; To                                                                                                                                   ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.96 MHz ( period = 41.728 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.607 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.692 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.690 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 23.99 MHz ( period = 41.686 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.00 MHz ( period = 41.674 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.01 MHz ( period = 41.648 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.02 MHz ( period = 41.630 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 24.26 MHz ( period = 41.220 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.340 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.68 MHz ( period = 22.892 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.73 MHz ( period = 22.867 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 43.82 MHz ( period = 22.821 ns )               ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 46.98 MHz ( period = 21.285 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 2.060 ns                ;
; N/A   ; 47.10 MHz ( period = 21.231 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 51.02 MHz ( period = 19.600 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 51.21 MHz ( period = 19.529 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 51.21 MHz ( period = 19.529 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 56.46 MHz ( period = 17.713 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; 56.69 MHz ( period = 17.639 ns )               ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; 59.20 MHz ( period = 16.893 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 61.35 MHz ( period = 16.299 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; 61.35 MHz ( period = 16.299 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 1.633 ns                ;
; N/A   ; 61.49 MHz ( period = 16.264 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; 61.49 MHz ( period = 16.264 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; 61.56 MHz ( period = 16.245 ns )               ; Ron:inst1|inst7                                                                                                                      ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                        ; None                      ; 1.579 ns                ;
; N/A   ; 66.39 MHz ( period = 15.062 ns )               ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; start/stop ; start/stop ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 69.80 MHz ( period = 14.327 ns )               ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; 71.28 MHz ( period = 14.030 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; start/stop ; start/stop ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 71.28 MHz ( period = 14.030 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; start/stop ; start/stop ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 71.49 MHz ( period = 13.988 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; start/stop ; start/stop ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; 71.53 MHz ( period = 13.980 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; start/stop ; start/stop ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; 71.74 MHz ( period = 13.940 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; start/stop ; start/stop ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; 73.36 MHz ( period = 13.632 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; start/stop ; start/stop ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; 73.84 MHz ( period = 13.542 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; start/stop ; start/stop ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; 75.62 MHz ( period = 13.224 ns )               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; start/stop ; start/stop ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; 84.42 MHz ( period = 11.845 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; 85.71 MHz ( period = 11.667 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; 88.81 MHz ( period = 11.260 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; start/stop ; start/stop ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; 89.57 MHz ( period = 11.165 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; start/stop ; start/stop ; None                        ; None                      ; 1.148 ns                ;
; N/A   ; 89.76 MHz ( period = 11.141 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; start/stop ; start/stop ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; 89.85 MHz ( period = 11.130 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; start/stop ; start/stop ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; 89.98 MHz ( period = 11.113 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; start/stop ; start/stop ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; 90.19 MHz ( period = 11.088 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; start/stop ; start/stop ; None                        ; None                      ; 1.071 ns                ;
; N/A   ; 91.63 MHz ( period = 10.913 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; start/stop ; start/stop ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; 91.78 MHz ( period = 10.896 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; start/stop ; start/stop ; None                        ; None                      ; 0.879 ns                ;
; N/A   ; 96.16 MHz ( period = 10.399 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                        ; None                      ; 1.805 ns                ;
; N/A   ; 96.16 MHz ( period = 10.399 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                        ; None                      ; 1.805 ns                ;
; N/A   ; 96.49 MHz ( period = 10.364 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; 96.49 MHz ( period = 10.364 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; 99.91 MHz ( period = 10.009 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 111.23 MHz ( period = 8.990 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; start/stop ; start/stop ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 120.55 MHz ( period = 8.295 ns )               ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; 151.79 MHz ( period = 6.588 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; 155.04 MHz ( period = 6.450 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; 158.15 MHz ( period = 6.323 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                        ; None                      ; 1.333 ns                ;
; N/A   ; 199.92 MHz ( period = 5.002 ns )               ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 225.68 MHz ( period = 4.431 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 4.247 ns                ;
; N/A   ; 225.68 MHz ( period = 4.431 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 4.247 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; 251.45 MHz ( period = 3.977 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 251.45 MHz ( period = 3.977 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 253.68 MHz ( period = 3.942 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 253.68 MHz ( period = 3.942 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 253.68 MHz ( period = 3.942 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 255.95 MHz ( period = 3.907 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 255.95 MHz ( period = 3.907 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 255.95 MHz ( period = 3.907 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 255.95 MHz ( period = 3.907 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 258.26 MHz ( period = 3.872 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 258.26 MHz ( period = 3.872 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 258.26 MHz ( period = 3.872 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 258.26 MHz ( period = 3.872 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 258.26 MHz ( period = 3.872 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 264.76 MHz ( period = 3.777 ns )               ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 265.25 MHz ( period = 3.770 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; start/stop ; start/stop ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 269.83 MHz ( period = 3.706 ns )               ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 269.83 MHz ( period = 3.706 ns )               ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 271.89 MHz ( period = 3.678 ns )               ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 427.53 MHz ( period = 2.339 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 427.53 MHz ( period = 2.339 ns )               ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; 435.54 MHz ( period = 2.296 ns )               ; control:inst2|inst4                                                                                                                  ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.275 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                 ; To                                                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; clk        ; clk      ; None                       ; None                       ; 0.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; clk        ; clk      ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; clk        ; clk      ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; clk        ; clk      ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; clk        ; clk      ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; clk        ; clk      ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; clk        ; clk      ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; clk        ; clk      ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                       ; None                       ; 1.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|inst7                                                                                                                      ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; clk        ; clk      ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; clk        ; clk      ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; clk        ; clk      ; None                       ; None                       ; 1.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; clk        ; clk      ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; clk        ; clk      ; None                       ; None                       ; 1.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; clk        ; clk      ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; clk        ; clk      ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; clk        ; clk      ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; clk        ; clk      ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                       ; None                       ; 0.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 0.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; clk        ; clk      ; None                       ; None                       ; 0.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|inst4                                                                                                                  ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|inst4                                                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.441 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'start/stop'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                 ; To                                                                                                                                   ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; start/stop ; start/stop ; None                       ; None                       ; 0.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; start/stop ; start/stop ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; start/stop ; start/stop ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; start/stop ; start/stop ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; start/stop ; start/stop ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; start/stop ; start/stop ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; start/stop ; start/stop ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; start/stop ; start/stop ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                       ; None                       ; 1.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|inst7                                                                                                                      ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                     ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                       ; None                       ; 1.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; start/stop ; start/stop ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; start/stop ; start/stop ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; start/stop ; start/stop ; None                       ; None                       ; 1.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; start/stop ; start/stop ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; start/stop ; start/stop ; None                       ; None                       ; 1.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; start/stop ; start/stop ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; start/stop ; start/stop ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; start/stop ; start/stop ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]  ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                 ; start/stop ; start/stop ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; control:inst2|ClkRouter:inst15|inst4                                                                                                 ; start/stop ; start/stop ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|inst4                                                                                                                  ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0] ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1] ; control:inst2|inst4                                                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.441 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+------------+---------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                  ; To Clock   ;
+-------+--------------+------------+------------+---------------------+------------+
; N/A   ; None         ; 0.328 ns   ; start/stop ; control:inst2|inst4 ; clk        ;
; N/A   ; None         ; -0.067 ns  ; start/stop ; control:inst2|inst4 ; start/stop ;
; N/A   ; None         ; -0.067 ns  ; clk        ; control:inst2|inst4 ; clk        ;
; N/A   ; None         ; -0.462 ns  ; clk        ; control:inst2|inst4 ; start/stop ;
+-------+--------------+------------+------------+---------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                         ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                   ; To                ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 32.031 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[7] ; start/stop ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.906 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[7] ; clk        ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.772 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[5] ; start/stop ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.647 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[5] ; clk        ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.432 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[0] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.350 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[4] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.322 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[1] ; start/stop ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.307 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[0] ; clk        ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.296 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[6] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.227 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[3] ; start/stop ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.225 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[4] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.197 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[1] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.171 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[6] ; clk        ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.154 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[2] ; start/stop ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.102 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[3] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; dataFromMemory[2] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; dataFromMemory[2] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; dataFromMemory[2] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; dataFromMemory[2] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; dataFromMemory[2] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; dataFromMemory[2] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; dataFromMemory[2] ; clk        ;
; N/A   ; None         ; 31.029 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; dataFromMemory[2] ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+------------+---------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                  ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------+------------+
; N/A           ; None        ; 2.325 ns  ; clk        ; control:inst2|inst4 ; start/stop ;
; N/A           ; None        ; 2.200 ns  ; clk        ; control:inst2|inst4 ; clk        ;
; N/A           ; None        ; 1.930 ns  ; start/stop ; control:inst2|inst4 ; start/stop ;
; N/A           ; None        ; 1.805 ns  ; start/stop ; control:inst2|inst4 ; clk        ;
+---------------+-------------+-----------+------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Oct 20 16:39:36 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "start/stop" is an undefined clock
Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst2|ClkRouter:inst15|inst12" as buffer
    Info: Detected ripple clock "control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst2|ClkRouter:inst15|inst4" as buffer
    Info: Detected gated clock "control:inst2|ClkRouter:inst15|inst8" as buffer
    Info: Detected ripple clock "control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "control:inst2|CommandDecoder:inst1|JMP:inst3|inst9" as buffer
    Info: Detected gated clock "control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst2|CommandDecoder:inst1|JMP:inst3|inst11" as buffer
    Info: Detected gated clock "control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12" as buffer
    Info: Detected gated clock "Ron:inst1|inst12" as buffer
    Info: Detected gated clock "control:inst2|inst16" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|JMP:inst3|inst4" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5" as buffer
    Info: Detected ripple clock "Ron:inst1|inst7" as buffer
    Info: Detected ripple clock "control:inst2|inst4" as buffer
    Info: Detected gated clock "control:inst2|clkRouter1:inst3|inst13" as buffer
    Info: Detected gated clock "control:inst2|CommandDecoder:inst1|JMP:inst3|inst8" as buffer
    Info: Detected gated clock "control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8" as buffer
    Info: Detected gated clock "Ron:inst1|inst8" as buffer
    Info: Detected gated clock "control:inst2|inst14" as buffer
    Info: Detected ripple clock "control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "control:inst2|IPreg:inst|inst1" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "memory:inst|inst2~0" as buffer
    Info: Detected ripple clock "control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst2|CommandDecoder:inst1|inst12" as buffer
    Info: Detected gated clock "memory:inst|inst2" as buffer
    Info: Detected ripple clock "control:inst2|CommandDecoder:inst1|inst4" as buffer
Info: Clock "clk" has Internal fmax of 24.09 MHz between source memory "memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0" and destination register "control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]" (period= 41.51 ns)
    Info: + Longest memory to register delay is 2.607 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[1]'
        Info: 3: + IC(0.549 ns) + CELL(0.053 ns) = 2.452 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 3; COMB Node = 'memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.607 ns; Loc. = LCFF_X21_Y8_N9; Fanout = 2; REG Node = 'control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 2.058 ns ( 78.94 % )
        Info: Total interconnect delay = 0.549 ns ( 21.06 % )
    Info: - Smallest clock skew is -17.922 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.244 ns) + CELL(0.228 ns) = 2.336 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'control:inst2|inst14'
            Info: 3: + IC(0.214 ns) + CELL(0.712 ns) = 3.262 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 5; REG Node = 'control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 4: + IC(0.229 ns) + CELL(0.053 ns) = 3.544 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'control:inst2|clkRouter1:inst3|inst13'
            Info: 5: + IC(0.522 ns) + CELL(0.712 ns) = 4.778 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 6; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 6: + IC(1.703 ns) + CELL(0.000 ns) = 6.481 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]~clkctrl'
            Info: 7: + IC(0.651 ns) + CELL(0.618 ns) = 7.750 ns; Loc. = LCFF_X21_Y8_N9; Fanout = 2; REG Node = 'control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 3.187 ns ( 41.12 % )
            Info: Total interconnect delay = 4.563 ns ( 58.88 % )
        Info: - Longest clock path from clock "clk" to source memory is 25.672 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.246 ns) + CELL(0.228 ns) = 2.338 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.359 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 8; REG Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.362 ns) + CELL(0.228 ns) = 3.949 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
            Info: 5: + IC(0.224 ns) + CELL(0.712 ns) = 4.885 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
            Info: 6: + IC(0.202 ns) + CELL(0.053 ns) = 5.140 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'control:inst2|inst14'
            Info: 7: + IC(0.214 ns) + CELL(0.712 ns) = 6.066 ns; Loc. = LCFF_X26_Y11_N3; Fanout = 4; REG Node = 'control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.242 ns) + CELL(0.225 ns) = 6.533 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'control:inst2|clkRouter1:inst3|inst13'
            Info: 9: + IC(0.522 ns) + CELL(0.712 ns) = 7.767 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 6; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 10: + IC(0.230 ns) + CELL(0.712 ns) = 8.709 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 2; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 11: + IC(0.209 ns) + CELL(0.154 ns) = 9.072 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst12'
            Info: 12: + IC(0.316 ns) + CELL(0.712 ns) = 10.100 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 4; REG Node = 'control:inst2|ClkRouter:inst15|inst4'
            Info: 13: + IC(0.252 ns) + CELL(0.272 ns) = 10.624 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst8'
            Info: 14: + IC(0.472 ns) + CELL(0.712 ns) = 11.808 ns; Loc. = LCFF_X25_Y10_N1; Fanout = 7; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 15: + IC(0.815 ns) + CELL(0.053 ns) = 12.676 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11'
            Info: 16: + IC(0.569 ns) + CELL(0.712 ns) = 13.957 ns; Loc. = LCFF_X22_Y9_N21; Fanout = 2; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 17: + IC(0.777 ns) + CELL(0.228 ns) = 14.962 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12'
            Info: 18: + IC(0.314 ns) + CELL(0.712 ns) = 15.988 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 4; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5'
            Info: 19: + IC(0.601 ns) + CELL(0.228 ns) = 16.817 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 20: + IC(0.527 ns) + CELL(0.712 ns) = 18.056 ns; Loc. = LCFF_X26_Y12_N1; Fanout = 7; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 21: + IC(0.331 ns) + CELL(0.712 ns) = 19.099 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 22: + IC(0.540 ns) + CELL(0.053 ns) = 19.692 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'Ron:inst1|inst12'
            Info: 23: + IC(0.315 ns) + CELL(0.712 ns) = 20.719 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 4; REG Node = 'Ron:inst1|inst7'
            Info: 24: + IC(0.301 ns) + CELL(0.053 ns) = 21.073 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 25: + IC(0.517 ns) + CELL(0.712 ns) = 22.302 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 26: + IC(0.497 ns) + CELL(0.053 ns) = 22.852 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 1; COMB Node = 'memory:inst|inst2~0'
            Info: 27: + IC(0.198 ns) + CELL(0.053 ns) = 23.103 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 1; COMB Node = 'memory:inst|inst2'
            Info: 28: + IC(1.415 ns) + CELL(0.000 ns) = 24.518 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'memory:inst|inst2~clkctrl'
            Info: 29: + IC(0.673 ns) + CELL(0.481 ns) = 25.672 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 12.482 ns ( 48.62 % )
            Info: Total interconnect delay = 13.190 ns ( 51.38 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "start/stop" has Internal fmax of 23.96 MHz between source memory "memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0" and destination register "control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]" (period= 41.728 ns)
    Info: + Longest memory to register delay is 2.607 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[1]'
        Info: 3: + IC(0.549 ns) + CELL(0.053 ns) = 2.452 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 3; COMB Node = 'memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.607 ns; Loc. = LCFF_X21_Y8_N9; Fanout = 2; REG Node = 'control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 2.058 ns ( 78.94 % )
        Info: Total interconnect delay = 0.549 ns ( 21.06 % )
    Info: - Smallest clock skew is -18.031 ns
        Info: + Shortest clock path from clock "start/stop" to destination register is 7.766 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 7; CLK Node = 'start/stop'
            Info: 2: + IC(1.318 ns) + CELL(0.225 ns) = 2.352 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'control:inst2|inst14'
            Info: 3: + IC(0.214 ns) + CELL(0.712 ns) = 3.278 ns; Loc. = LCFF_X26_Y11_N1; Fanout = 5; REG Node = 'control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 4: + IC(0.229 ns) + CELL(0.053 ns) = 3.560 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'control:inst2|clkRouter1:inst3|inst13'
            Info: 5: + IC(0.522 ns) + CELL(0.712 ns) = 4.794 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 6; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 6: + IC(1.703 ns) + CELL(0.000 ns) = 6.497 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]~clkctrl'
            Info: 7: + IC(0.651 ns) + CELL(0.618 ns) = 7.766 ns; Loc. = LCFF_X21_Y8_N9; Fanout = 2; REG Node = 'control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 3.129 ns ( 40.29 % )
            Info: Total interconnect delay = 4.637 ns ( 59.71 % )
        Info: - Longest clock path from clock "start/stop" to source memory is 25.797 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 7; CLK Node = 'start/stop'
            Info: 2: + IC(1.429 ns) + CELL(0.225 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.484 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 8; REG Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.362 ns) + CELL(0.228 ns) = 4.074 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
            Info: 5: + IC(0.224 ns) + CELL(0.712 ns) = 5.010 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
            Info: 6: + IC(0.202 ns) + CELL(0.053 ns) = 5.265 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'control:inst2|inst14'
            Info: 7: + IC(0.214 ns) + CELL(0.712 ns) = 6.191 ns; Loc. = LCFF_X26_Y11_N3; Fanout = 4; REG Node = 'control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.242 ns) + CELL(0.225 ns) = 6.658 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'control:inst2|clkRouter1:inst3|inst13'
            Info: 9: + IC(0.522 ns) + CELL(0.712 ns) = 7.892 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 6; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 10: + IC(0.230 ns) + CELL(0.712 ns) = 8.834 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 2; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 11: + IC(0.209 ns) + CELL(0.154 ns) = 9.197 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst12'
            Info: 12: + IC(0.316 ns) + CELL(0.712 ns) = 10.225 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 4; REG Node = 'control:inst2|ClkRouter:inst15|inst4'
            Info: 13: + IC(0.252 ns) + CELL(0.272 ns) = 10.749 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst8'
            Info: 14: + IC(0.472 ns) + CELL(0.712 ns) = 11.933 ns; Loc. = LCFF_X25_Y10_N1; Fanout = 7; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 15: + IC(0.815 ns) + CELL(0.053 ns) = 12.801 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11'
            Info: 16: + IC(0.569 ns) + CELL(0.712 ns) = 14.082 ns; Loc. = LCFF_X22_Y9_N21; Fanout = 2; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 17: + IC(0.777 ns) + CELL(0.228 ns) = 15.087 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12'
            Info: 18: + IC(0.314 ns) + CELL(0.712 ns) = 16.113 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 4; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5'
            Info: 19: + IC(0.601 ns) + CELL(0.228 ns) = 16.942 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 20: + IC(0.527 ns) + CELL(0.712 ns) = 18.181 ns; Loc. = LCFF_X26_Y12_N1; Fanout = 7; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 21: + IC(0.331 ns) + CELL(0.712 ns) = 19.224 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 22: + IC(0.540 ns) + CELL(0.053 ns) = 19.817 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'Ron:inst1|inst12'
            Info: 23: + IC(0.315 ns) + CELL(0.712 ns) = 20.844 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 4; REG Node = 'Ron:inst1|inst7'
            Info: 24: + IC(0.301 ns) + CELL(0.053 ns) = 21.198 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 25: + IC(0.517 ns) + CELL(0.712 ns) = 22.427 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 26: + IC(0.497 ns) + CELL(0.053 ns) = 22.977 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 1; COMB Node = 'memory:inst|inst2~0'
            Info: 27: + IC(0.198 ns) + CELL(0.053 ns) = 23.228 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 1; COMB Node = 'memory:inst|inst2'
            Info: 28: + IC(1.415 ns) + CELL(0.000 ns) = 24.643 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'memory:inst|inst2~clkctrl'
            Info: 29: + IC(0.673 ns) + CELL(0.481 ns) = 25.797 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 12.424 ns ( 48.16 % )
            Info: Total interconnect delay = 13.373 ns ( 51.84 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 197 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" and destination pin or register "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" for clock "clk" (Hold time is 18.249 ns)
    Info: + Largest clock skew is 18.803 ns
        Info: + Longest clock path from clock "clk" to destination register is 22.208 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.246 ns) + CELL(0.228 ns) = 2.338 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.359 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 8; REG Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.362 ns) + CELL(0.228 ns) = 3.949 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
            Info: 5: + IC(0.224 ns) + CELL(0.712 ns) = 4.885 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
            Info: 6: + IC(0.202 ns) + CELL(0.053 ns) = 5.140 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'control:inst2|inst14'
            Info: 7: + IC(0.214 ns) + CELL(0.712 ns) = 6.066 ns; Loc. = LCFF_X26_Y11_N3; Fanout = 4; REG Node = 'control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.242 ns) + CELL(0.225 ns) = 6.533 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'control:inst2|clkRouter1:inst3|inst13'
            Info: 9: + IC(0.522 ns) + CELL(0.712 ns) = 7.767 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 6; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 10: + IC(0.230 ns) + CELL(0.712 ns) = 8.709 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 2; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 11: + IC(0.209 ns) + CELL(0.154 ns) = 9.072 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst12'
            Info: 12: + IC(0.316 ns) + CELL(0.712 ns) = 10.100 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 4; REG Node = 'control:inst2|ClkRouter:inst15|inst4'
            Info: 13: + IC(0.252 ns) + CELL(0.272 ns) = 10.624 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst8'
            Info: 14: + IC(0.472 ns) + CELL(0.712 ns) = 11.808 ns; Loc. = LCFF_X25_Y10_N1; Fanout = 7; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 15: + IC(0.815 ns) + CELL(0.053 ns) = 12.676 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11'
            Info: 16: + IC(0.569 ns) + CELL(0.712 ns) = 13.957 ns; Loc. = LCFF_X22_Y9_N21; Fanout = 2; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 17: + IC(0.777 ns) + CELL(0.228 ns) = 14.962 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12'
            Info: 18: + IC(0.314 ns) + CELL(0.712 ns) = 15.988 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 4; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5'
            Info: 19: + IC(0.601 ns) + CELL(0.228 ns) = 16.817 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 20: + IC(0.527 ns) + CELL(0.712 ns) = 18.056 ns; Loc. = LCFF_X26_Y12_N1; Fanout = 7; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 21: + IC(0.331 ns) + CELL(0.712 ns) = 19.099 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 22: + IC(0.540 ns) + CELL(0.053 ns) = 19.692 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'Ron:inst1|inst12'
            Info: 23: + IC(0.315 ns) + CELL(0.712 ns) = 20.719 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 4; REG Node = 'Ron:inst1|inst7'
            Info: 24: + IC(0.301 ns) + CELL(0.053 ns) = 21.073 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 25: + IC(0.517 ns) + CELL(0.618 ns) = 22.208 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: Total cell delay = 11.801 ns ( 53.14 % )
            Info: Total interconnect delay = 10.407 ns ( 46.86 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.405 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.178 ns) + CELL(0.228 ns) = 2.270 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 3: + IC(0.517 ns) + CELL(0.618 ns) = 3.405 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.710 ns ( 50.22 % )
            Info: Total interconnect delay = 1.695 ns ( 49.78 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 1; COMB Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 197 non-operational path(s) clocked by clock "start/stop" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" and destination pin or register "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" for clock "start/stop" (Hold time is 18.182 ns)
    Info: + Largest clock skew is 18.736 ns
        Info: + Longest clock path from clock "start/stop" to destination register is 22.333 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 7; CLK Node = 'start/stop'
            Info: 2: + IC(1.429 ns) + CELL(0.225 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.484 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 8; REG Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.362 ns) + CELL(0.228 ns) = 4.074 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
            Info: 5: + IC(0.224 ns) + CELL(0.712 ns) = 5.010 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
            Info: 6: + IC(0.202 ns) + CELL(0.053 ns) = 5.265 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'control:inst2|inst14'
            Info: 7: + IC(0.214 ns) + CELL(0.712 ns) = 6.191 ns; Loc. = LCFF_X26_Y11_N3; Fanout = 4; REG Node = 'control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.242 ns) + CELL(0.225 ns) = 6.658 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'control:inst2|clkRouter1:inst3|inst13'
            Info: 9: + IC(0.522 ns) + CELL(0.712 ns) = 7.892 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 6; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 10: + IC(0.230 ns) + CELL(0.712 ns) = 8.834 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 2; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 11: + IC(0.209 ns) + CELL(0.154 ns) = 9.197 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst12'
            Info: 12: + IC(0.316 ns) + CELL(0.712 ns) = 10.225 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 4; REG Node = 'control:inst2|ClkRouter:inst15|inst4'
            Info: 13: + IC(0.252 ns) + CELL(0.272 ns) = 10.749 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst8'
            Info: 14: + IC(0.472 ns) + CELL(0.712 ns) = 11.933 ns; Loc. = LCFF_X25_Y10_N1; Fanout = 7; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 15: + IC(0.815 ns) + CELL(0.053 ns) = 12.801 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11'
            Info: 16: + IC(0.569 ns) + CELL(0.712 ns) = 14.082 ns; Loc. = LCFF_X22_Y9_N21; Fanout = 2; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 17: + IC(0.777 ns) + CELL(0.228 ns) = 15.087 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12'
            Info: 18: + IC(0.314 ns) + CELL(0.712 ns) = 16.113 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 4; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5'
            Info: 19: + IC(0.601 ns) + CELL(0.228 ns) = 16.942 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 20: + IC(0.527 ns) + CELL(0.712 ns) = 18.181 ns; Loc. = LCFF_X26_Y12_N1; Fanout = 7; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 21: + IC(0.331 ns) + CELL(0.712 ns) = 19.224 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 22: + IC(0.540 ns) + CELL(0.053 ns) = 19.817 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'Ron:inst1|inst12'
            Info: 23: + IC(0.315 ns) + CELL(0.712 ns) = 20.844 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 4; REG Node = 'Ron:inst1|inst7'
            Info: 24: + IC(0.301 ns) + CELL(0.053 ns) = 21.198 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 25: + IC(0.517 ns) + CELL(0.618 ns) = 22.333 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: Total cell delay = 11.743 ns ( 52.58 % )
            Info: Total interconnect delay = 10.590 ns ( 47.42 % )
        Info: - Shortest clock path from clock "start/stop" to source register is 3.597 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 7; CLK Node = 'start/stop'
            Info: 2: + IC(1.428 ns) + CELL(0.225 ns) = 2.462 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 3: + IC(0.517 ns) + CELL(0.618 ns) = 3.597 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.652 ns ( 45.93 % )
            Info: Total interconnect delay = 1.945 ns ( 54.07 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 1; COMB Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "control:inst2|inst4" (data pin = "start/stop", clock pin = "clk") is 0.328 ns
    Info: + Longest pin to register delay is 3.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 7; CLK Node = 'start/stop'
        Info: 2: + IC(1.416 ns) + CELL(0.225 ns) = 2.450 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
        Info: 3: + IC(0.477 ns) + CELL(0.053 ns) = 2.980 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'control:inst2|inst4~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.135 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
        Info: Total cell delay = 1.242 ns ( 39.62 % )
        Info: Total interconnect delay = 1.893 ns ( 60.38 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.138 ns) + CELL(0.053 ns) = 2.055 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
        Info: 3: + IC(0.224 ns) + CELL(0.618 ns) = 2.897 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
        Info: Total cell delay = 1.535 ns ( 52.99 % )
        Info: Total interconnect delay = 1.362 ns ( 47.01 % )
Info: tco from clock "start/stop" to destination pin "dataFromMemory[7]" through memory "memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0" is 32.031 ns
    Info: + Longest clock path from clock "start/stop" to source memory is 25.797 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 7; CLK Node = 'start/stop'
        Info: 2: + IC(1.429 ns) + CELL(0.225 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|inst8'
        Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.484 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 8; REG Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
        Info: 4: + IC(0.362 ns) + CELL(0.228 ns) = 4.074 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
        Info: 5: + IC(0.224 ns) + CELL(0.712 ns) = 5.010 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
        Info: 6: + IC(0.202 ns) + CELL(0.053 ns) = 5.265 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'control:inst2|inst14'
        Info: 7: + IC(0.214 ns) + CELL(0.712 ns) = 6.191 ns; Loc. = LCFF_X26_Y11_N3; Fanout = 4; REG Node = 'control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
        Info: 8: + IC(0.242 ns) + CELL(0.225 ns) = 6.658 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'control:inst2|clkRouter1:inst3|inst13'
        Info: 9: + IC(0.522 ns) + CELL(0.712 ns) = 7.892 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 6; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
        Info: 10: + IC(0.230 ns) + CELL(0.712 ns) = 8.834 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 2; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 11: + IC(0.209 ns) + CELL(0.154 ns) = 9.197 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst12'
        Info: 12: + IC(0.316 ns) + CELL(0.712 ns) = 10.225 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 4; REG Node = 'control:inst2|ClkRouter:inst15|inst4'
        Info: 13: + IC(0.252 ns) + CELL(0.272 ns) = 10.749 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'control:inst2|ClkRouter:inst15|inst8'
        Info: 14: + IC(0.472 ns) + CELL(0.712 ns) = 11.933 ns; Loc. = LCFF_X25_Y10_N1; Fanout = 7; REG Node = 'control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
        Info: 15: + IC(0.815 ns) + CELL(0.053 ns) = 12.801 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11'
        Info: 16: + IC(0.569 ns) + CELL(0.712 ns) = 14.082 ns; Loc. = LCFF_X22_Y9_N21; Fanout = 2; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 17: + IC(0.777 ns) + CELL(0.228 ns) = 15.087 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12'
        Info: 18: + IC(0.314 ns) + CELL(0.712 ns) = 16.113 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 4; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5'
        Info: 19: + IC(0.601 ns) + CELL(0.228 ns) = 16.942 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8'
        Info: 20: + IC(0.527 ns) + CELL(0.712 ns) = 18.181 ns; Loc. = LCFF_X26_Y12_N1; Fanout = 7; REG Node = 'control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: 21: + IC(0.331 ns) + CELL(0.712 ns) = 19.224 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 22: + IC(0.540 ns) + CELL(0.053 ns) = 19.817 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'Ron:inst1|inst12'
        Info: 23: + IC(0.315 ns) + CELL(0.712 ns) = 20.844 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 4; REG Node = 'Ron:inst1|inst7'
        Info: 24: + IC(0.301 ns) + CELL(0.053 ns) = 21.198 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
        Info: 25: + IC(0.517 ns) + CELL(0.712 ns) = 22.427 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 6; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
        Info: 26: + IC(0.497 ns) + CELL(0.053 ns) = 22.977 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 1; COMB Node = 'memory:inst|inst2~0'
        Info: 27: + IC(0.198 ns) + CELL(0.053 ns) = 23.228 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 1; COMB Node = 'memory:inst|inst2'
        Info: 28: + IC(1.415 ns) + CELL(0.000 ns) = 24.643 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'memory:inst|inst2~clkctrl'
        Info: 29: + IC(0.673 ns) + CELL(0.481 ns) = 25.797 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 12.424 ns ( 48.16 % )
        Info: Total interconnect delay = 13.373 ns ( 51.84 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.098 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[7]'
        Info: 3: + IC(0.509 ns) + CELL(0.053 ns) = 2.412 ns; Loc. = LCCOMB_X21_Y8_N6; Fanout = 2; COMB Node = 'memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0'
        Info: 4: + IC(1.688 ns) + CELL(1.998 ns) = 6.098 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'dataFromMemory[7]'
        Info: Total cell delay = 3.901 ns ( 63.97 % )
        Info: Total interconnect delay = 2.197 ns ( 36.03 % )
Info: th for register "control:inst2|inst4" (data pin = "clk", clock pin = "start/stop") is 2.325 ns
    Info: + Longest clock path from clock "start/stop" to destination register is 4.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 7; CLK Node = 'start/stop'
        Info: 2: + IC(1.429 ns) + CELL(0.225 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|inst8'
        Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.484 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 8; REG Node = 'control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
        Info: 4: + IC(0.362 ns) + CELL(0.228 ns) = 4.074 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
        Info: 5: + IC(0.224 ns) + CELL(0.618 ns) = 4.916 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
        Info: Total cell delay = 2.592 ns ( 52.73 % )
        Info: Total interconnect delay = 2.324 ns ( 47.27 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.740 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.138 ns) + CELL(0.053 ns) = 2.055 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'control:inst2|inst16'
        Info: 3: + IC(0.477 ns) + CELL(0.053 ns) = 2.585 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 1; COMB Node = 'control:inst2|inst4~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.740 ns; Loc. = LCFF_X26_Y11_N21; Fanout = 2; REG Node = 'control:inst2|inst4'
        Info: Total cell delay = 1.125 ns ( 41.06 % )
        Info: Total interconnect delay = 1.615 ns ( 58.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 145 megabytes
    Info: Processing ended: Sun Oct 20 16:39:37 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


