# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "b585a2ee"
attribute \hdlname "\\counter"
attribute \top 1
attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:18.1-67.10"
module \counter
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:26.8-26.17"
  wire \<const1>
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:23.9-23.12"
  wire input 2 \clk
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:28.8-28.16"
  wire \clk_IBUF
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:29.8-29.21"
  wire \clk_IBUF_BUFG
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:30.8-30.14"
  wire \p_0_in
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:24.10-24.11"
  wire output 3 \q
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:32.8-32.14"
  wire \q_OBUF
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:22.9-22.14"
  wire input 1 \reset
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:34.8-34.18"
  wire \reset_IBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:36.7-37.24"
  cell \VCC \VCC
    connect \P \<const1>
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:38.8-40.27"
  cell \BUFG \clk_IBUF_BUFG_inst
    connect \I \clk_IBUF
    connect \O \clk_IBUF_BUFG
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:43.5-45.22"
  cell \IBUF \clk_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \clk
    connect \O \clk_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:48.5-50.20"
  cell \LUT1 \count_i_1
    parameter \INIT 2'01
    connect \I0 \q_OBUF
    connect \O \p_0_in
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:53.5-58.20"
  cell \FDCE \count_reg
    parameter \INIT 1'0
    connect \C \clk_IBUF_BUFG
    connect \CE \<const1>
    connect \CLR \reset_IBUF
    connect \D \p_0_in
    connect \Q \q_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:59.8-61.15"
  cell \OBUF \q_OBUF_inst
    connect \I \q_OBUF
    connect \O \q
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:64.5-66.24"
  cell \IBUF \reset_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \reset
    connect \O \reset_IBUF
  end
end
