// SPDX-License-Identifier: GPL-2.0+
/*
 * (C) Copyright 2026
 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
 */

#include <dm/device.h>
#include <dm/device_compat.h>
#include <linux/delay.h>
#include <ufs.h>

#include "ufs.h"
#include "ufshcd-dwc.h"
#include "ufshci-dwc.h"

#include "ufs-sunxi.h"
#include "tc-dwc.h"

#define REG_UFS_CFG		0x200
#define REG_UFS_CLK_GATE	0x204
#define REG_UFS_PD_PSW_DLY	0x314
#define REG_UFS_PD_CTRL		0x320
#define REG_UFS_PD_STAT		0x324

/* sunxi Host Controller cfg 0x200h */
#define MPHY_SRAM_INIT_DONE_BIT			(0x1U<<24)
#define MPHY_SRAM_BYPASS_BIT			(0x1U<<20)
#define MPHY_SRAM_EXT_LD_DONE_BIT		(0x1U<<19)
#define CFG_CLK_FREQ_MASK 			(0x3f<<8)
#define CFG_CLK_19_2M 				(0x13<<8)
#define REF_CLK_UNIPRO_SEL_BIT 			(0x1U<<5)
#define REF_CLK_APP_SEL_BIT 			(0x1U<<4)
#define SUNXI_UFS_REF_CLK_EN_APP_EN 		(1U<<3)
#define HW_RST_N 	 			(0x1U<<2)
#define REF_CLK_FREQ_SEL_MASK 			(0x3U)
#define REF_CLK_FREQ_SEL_19_2M 			(0x0U)
#define REF_CLK_FREQ_SEL_26M 			(0x1U)
#define REF_CLK_FREQ_SEL_38_4M 			(0x2U)
#define REF_CLK_FREQ_SEL_52M 			(0x3U)

/*204*/
#define MPHY_CFGCLK_GATE_BIT 			(1U<<16)
#define CLK24M_GATE_BIT 			(1U<<17)

/*0x214*/
#define PD_PSWON_EN 				(0x1U<<31)
#define PD_PSWON_DLY_MASK			(0xffff)
/*0x320*/
#define PD_POLICY_MASK				(0x3)
/*0x324*/
#define ACTIVE_TOGGOL_STAT 			(0x1)
#define TRANS_CPT 				(0x1U<<1)

#define SYS_CFG_BASE		SUNXI_SYSCFG
#define RESCAL_CTRL_REG		(SYS_CFG_BASE + 0x0160)
#define RES0_CTRL_REG		(SYS_CFG_BASE + 0x0164)
#define RES1_CTRL_REG		(SYS_CFG_BASE + 0x0168)
#define RESCAL_STATUS_REG	(SYS_CFG_BASE + 0x016C)

struct pair_addr {
	u16 addr;
	u16 value;
};

struct ufs_sunxi_priv {
	int phy_hs_rate;
} sunxi_ufs_host_priv;

/*
 * ufshcd_wait_for_register - wait for register value to change
 */
static int ufshcd_wait_for_register(struct ufs_hba *hba, u32 reg, u32 mask,
				    u32 val, unsigned long timeout_ms)
{
	int err = 0;
	unsigned long start = get_timer(0);

	/* ignore bits that we don't intend to wait on */
	val = val & mask;

	while ((ufshcd_readl(hba, reg) & mask) != val) {
		if (get_timer(start) > timeout_ms) {
			if ((ufshcd_readl(hba, reg) & mask) != val)
				err = -ETIMEDOUT;
			break;
		}
	}

	return err;
}

static inline int sunxi_ufs_get_cal_words(struct ufs_hba *hba, u32 *pll_rate_a, u32 *pll_rate_b, \
										u32 *att_lane0, u32 *ctle_lane0, \
										u32 *att_lane1, u32 *ctle_lane1)
{
#if 0 /* TODO: need to implement sid part for A733 */
	u32 rval_l  = sid_read_key(SUNXI_UFS_CAL_WORDS_EFUSE_ALIGN_LOW);
	u32 rval_h  = sid_read_key(SUNXI_UFS_CAL_WORDS_EFUSE_ALIGN_HIGH);

	dev_info(hba->dev, "Cal words 0x%x:val 0x%x, 0x%x:val 0x%x\n",\
						SUNXI_UFS_CAL_WORDS_EFUSE_ALIGN_LOW, rval_l,\
						SUNXI_UFS_CAL_WORDS_EFUSE_ALIGN_HIGH, rval_h);
	*pll_rate_a = (rval_h >> 16) & 0xff;
	*pll_rate_b = (rval_h >> 24) & 0xff;

	if (*pll_rate_a && *pll_rate_b) {
		if ((*pll_rate_a < 0x14) \
			|| (*pll_rate_a > 0x4b)\
			|| (*pll_rate_b < 0x4b)\
			|| (*pll_rate_b > 0x73)) {
			dev_err(hba->dev, "pll cal words over valid range"
					"pll rate a 0x%08x, pll rate b 0x%08x\n", *pll_rate_a, *pll_rate_b);

			if ((*pll_rate_b < 0x4b) ||\
				(*pll_rate_b > 0x73))
				*pll_rate_b = 0;
			if ((*pll_rate_a < 0x14) \
				|| (*pll_rate_a > 0x4b))\
				*pll_rate_a = 0;
		}
	}


	*att_lane0 = (rval_l >> 16) & 0xff;
	*ctle_lane0 = (rval_l >> 24) & 0xff;
	if ((*att_lane0) \
		&& (*ctle_lane0)) {
		if ((*att_lane0 == 0) \
			|| (*att_lane0 == 255)\
			|| (*ctle_lane0 == 0)\
			|| (*ctle_lane0 == 255)) {
			dev_err(hba->dev, "afe cal words over valid range"
					"att lane0 0x%08x, ctle_lane0 0x%08x\n",
					*att_lane0, *ctle_lane0);
			return -1;
		}
	}

	*att_lane1 = (rval_h >> 0) & 0xff;
	*ctle_lane1 = (rval_h >> 8) & 0xff;
	if ((*att_lane1) \
		&& (*ctle_lane1)) {
		if ((*att_lane1 == 0) \
			|| (*att_lane1 == 255)\
			|| (*ctle_lane1 == 0)\
			|| (*ctle_lane1 == 255)) {
			dev_err(hba->dev, "afe cal words over valid range"
					"att lane1 0x%08x, ctle_lane1 0x%08x\n",
					*att_lane1, *ctle_lane1);
			return -1;
		}
	}

	dev_info(hba->dev, "pll rate a 0x%08x, pll rate b 0x%08x\n",\
						*pll_rate_a, *pll_rate_b);
	dev_info(hba->dev, "att lane0 0x%08x, ctle_lane0 0x%08x\n",\
						*att_lane0, *ctle_lane0);
	dev_info(hba->dev, "att lane1 0x%08x, ctle_lane1 0x%08x\n",
						*att_lane1, *ctle_lane1);
#endif

	if (!(*pll_rate_a) && !(*pll_rate_b)\
		&& !(*att_lane0) && !(*ctle_lane0)\
		&& !(*att_lane1) && !(*ctle_lane1)) {
		dev_info(hba->dev, "Auto mode,default afe\n");
	}

	return 0;
}

/**
 * tc_dwc_g240_c10_read()
 *
 * This function reads from the c10 interface in Synopsys G240 TC
 * @hba: Pointer to driver structure
 * @c10_reg: c10 register to read from
 * @c10_val: c10 value read
 *
 * Returns 0 on success or non-zero value on failure
 */
int tc_dwc_cr_read(struct ufs_hba *hba, u16 reg, u16 *val)
{
	struct ufshcd_dme_attr_val data[] = {
		{ UIC_ARG_MIB(TC_CBC_REG_ADDR_LSB), TC_LSB(0), DME_LOCAL },
		{ UIC_ARG_MIB(TC_CBC_REG_ADDR_MSB), TC_MSB(0), DME_LOCAL },
/*		{ UIC_ARG_MIB(TC_CBC_REG_WR_LSB), 0xff, DME_LOCAL },
		{ UIC_ARG_MIB(TC_CBC_REG_WR_MSB), 0xff, DME_LOCAL },
*/
		{ UIC_ARG_MIB(TC_CBC_REG_RD_WR_SEL), 0x0, DME_LOCAL },
		{ UIC_ARG_MIB(VS_MPHYCFGUPDT), 0x1, DME_LOCAL },
	};
	u32 tmp_rd_lsb = 0;
	u32 tmp_rd_msb = 0;
	int ret = 0;

	data[0].mib_val = TC_LSB(reg);
	data[1].mib_val = TC_MSB(reg);


	ret = ufshcd_dwc_dme_set_attrs(hba, data, ARRAY_SIZE(data));

/*	ret |= ufshcd_dme_set_attr(hba, UIC_ARG_MIB(TC_CBC_REG_RD_LSB), 0x00,
					0x00, DME_LOCAL);*/
	ret |= ufshcd_dme_get_attr(hba, UIC_ARG_MIB(TC_CBC_REG_RD_LSB),
					&tmp_rd_lsb, DME_LOCAL);
/*	ret |= ufshcd_dme_set_attr(hba, UIC_ARG_MIB(TC_CBC_REG_RD_MSB), 0x00,
					0x00, DME_LOCAL);*/
	ret |= ufshcd_dme_get_attr(hba, UIC_ARG_MIB(TC_CBC_REG_RD_MSB),
					&tmp_rd_msb, DME_LOCAL);

	if (!ret)
		*val = (tmp_rd_msb << 8) | tmp_rd_lsb;

	return ret;
}

/**
 * tc_dwc_c10_write()
 *
 * This function writes to the c10 interface in Synopsys G240 TC
 * @hba: Pointer to driver structure
 * @c10_reg: c10 register to write into
 * @c10_val: c10 value to be written
 *
 * Returns 0 on success or non-zero value on failure
 */
int tc_dwc_cr_write(struct ufs_hba *hba, u16 reg, u16 val)
{
	struct ufshcd_dme_attr_val data[] = {
		{ UIC_ARG_MIB(TC_CBC_REG_ADDR_LSB), REG_16_LSB(0),
			DME_LOCAL },
		{ UIC_ARG_MIB(TC_CBC_REG_ADDR_MSB), REG_16_MSB(0),
			DME_LOCAL },
		{ UIC_ARG_MIB(TC_CBC_REG_WR_LSB), REG_16_LSB(0), DME_LOCAL },
		{ UIC_ARG_MIB(TC_CBC_REG_WR_MSB), REG_16_MSB(0), DME_LOCAL },
		{ UIC_ARG_MIB(CBC_REG_RD_WR_SEL), CBC_REG_WRITE, DME_LOCAL },
		{ UIC_ARG_MIB(VS_MPHYCFGUPDT), 0x1, DME_LOCAL },
	};

	data[0].mib_val = REG_16_LSB(reg);
	data[1].mib_val = REG_16_MSB(reg);
	data[2].mib_val = REG_16_LSB(val);
	data[3].mib_val = REG_16_MSB(val);


	return ufshcd_dwc_dme_set_attrs(hba, data, ARRAY_SIZE(data));
}

static int sunxi_ufs_rmmi_config(struct ufs_hba *hba)
{
	u16 phy_val = 0;
	int ret = 0;
	int i = 0;
	u32 v = 0;
	u32 pll_rate_a = 0;
	u32 pll_rate_b = 0;
	u32 att_lane0 = 0;
	u32 ctle_lane0 = 0;
	u32 att_lane1 = 0;
	u32 ctle_lane1 = 0;

	struct ufshcd_dme_attr_val rmmi_config[] = {
		/*Configure CB attribute CBRATESEL (0x8114) with value 0x0 for Rate A and 0x1 for Rate B*/
		{ UIC_ARG_MIB(CBRATSEL), 0x1, DME_LOCAL },
		/*Because RMMI_CBREFCLKCTRL2 bit 4 defualt value is 1,
		 * here bit 4 set to 1 too
		 *according to SNPS ip
		 * */
		{ UIC_ARG_MIB(RMMI_CBREFCLKCTRL2), 0x90, DME_LOCAL },
		{ UIC_ARG_MIB_SEL(RMMI_RXSQCONTROL, SELIND_LN0_RX), 0x01,
					DME_LOCAL },
		{ UIC_ARG_MIB_SEL(RMMI_RXSQCONTROL, SELIND_LN1_RX), 0x01,
					DME_LOCAL },
		{ UIC_ARG_MIB_SEL(RMMI_RXRHOLDCTRLOPT, SELIND_LN0_RX), 0x02,
					DME_LOCAL },
		{ UIC_ARG_MIB_SEL(RMMI_RXRHOLDCTRLOPT, SELIND_LN1_RX), 0x02,
					DME_LOCAL },
#if 1
		{ UIC_ARG_MIB(EXT_COARSE_TUNE_RATEA), 0x2,
					DME_LOCAL },/*reset value 0x2*/
		{ UIC_ARG_MIB(EXT_COARSE_TUNE_RATEB), 0x80,
					DME_LOCAL },/*reset value 0x80*/
#endif
		{ UIC_ARG_MIB(RMMI_CBCRCTRL), 0x01, DME_LOCAL },
		{ UIC_ARG_MIB(VS_MPHYCFGUPDT), 0x01, DME_LOCAL },
	};

	static const struct ufshcd_dme_attr_val rmmi_config_1[] = {
		{ UIC_ARG_MIB(VS_MPHYCFGUPDT), 0x1, DME_LOCAL },
		};


	struct pair_addr phy_cr_data_coarse_tune[] = {
		{RAWAONLANEN_DIG_MPLLA_COARSE_TUNE, 0x0},/*reg default value**/
		{MPLL_SKIPCAL_COARSE_TUNE, 0x0},/*reg default value**/
	};


	static const struct pair_addr phy_cr_data_afe_flags[] = {
		{RAWAONLANEN_DIG_FAST_FLAGS0, 0x0004},
		{RAWAONLANEN_DIG_FAST_FLAGS1, 0x0004},
	};

	static const struct pair_addr phy_cr_data_pll_auto_cal[] = {
		//	{SUP_DIG_MPLLA_MPLL_PWR_CTL_CAL_CTRL, 0x0001},//PLL calibration 4.10.2 step1 for Rate A
		{MPLL_PWR_CTL_CAL_CTRL, 0x0008},//PLL calibration 4.10.2 step1 for Rate A
	};


	struct pair_addr phy_cr_data_afe_cal_words[] = {
		{RAWAONLANEN_DIG_AFE_ATT_IDAC_OFST0, 0x80},/*reg default value**/
		{RAWAONLANEN_DIG_AFE_ATT_IDAC_OFST1, 0x80},/*reg default value**/
		{RAWAONLANEN_DIG_AFE_CTLE_IDAC_OFST0, 0x80},/*reg default value**/
		{RAWAONLANEN_DIG_AFE_CTLE_IDAC_OFST1, 0x80},/*reg default value**/
		{RAWAONLANEN_DIG_RX_ADPT_DFE_TAP3_0, 0xa00},
		{RAWAONLANEN_DIG_RX_ADPT_DFE_TAP3_1, 0xa00},
	};

	ret = sunxi_ufs_get_cal_words(hba, &pll_rate_a, &pll_rate_b, \
										&att_lane0, &ctle_lane0, \
										&att_lane1, &ctle_lane1);
	if (ret)
		return ret;

	/*Force use auto pll cal,for the value in efuse will cause uic error*/
	//pll_rate_a = pll_rate_b = 0;

	/*update ext coarse tune rate from efuse**/
	if (pll_rate_a || pll_rate_b) {
		if ((rmmi_config[6].attr_sel != UIC_ARG_MIB(EXT_COARSE_TUNE_RATEA))
		   && (rmmi_config[7].attr_sel != UIC_ARG_MIB(EXT_COARSE_TUNE_RATEB))) {
				dev_err(hba->dev, "ext coarse tune arrary setting failed\n");
				return -1;
		   }
		if (pll_rate_a)
			rmmi_config[6].mib_val = pll_rate_a;
		if (pll_rate_b)
			rmmi_config[7].mib_val = pll_rate_b;
		dev_info(hba->dev, "update ext coarse tune rate ok,"
				"rate a(0x%08x) 0x%08x, rate b(0x%08x) 0x%08x\n",\
				rmmi_config[6].attr_sel, rmmi_config[6].mib_val,\
				rmmi_config[7].attr_sel, rmmi_config[7].mib_val);

	}


	if (!pll_rate_b && pll_rate_a) {
		rmmi_config[0].mib_val = 0;//rate a
		sunxi_ufs_host_priv.phy_hs_rate = PA_HS_MODE_A;
	} else {
		sunxi_ufs_host_priv.phy_hs_rate = PA_HS_MODE_B;
	}
/*
 *startup sequence_ufs_mphy_812a.docx step 8.b, step 9 to 10,13 to 14
 */

	ret = ufshcd_dwc_dme_set_attrs(hba, rmmi_config,
				       ARRAY_SIZE(rmmi_config));
	if (ret) {
		dev_err(hba->dev, "set rmmi_config failed\n");
		return ret;
	}

#ifdef PHY_DEBUG_DUMP
	ufshcd_dwc_dme_dump_attrs(hba, rmmi_config, ARRAY_SIZE(rmmi_config));
#endif


/*
 *15.De-assert.phy_reset
 */
	v = readl(SUNXI_UFS_BGR_REG);
	v |= SUNXI_UFS_PHY_RST_BIT;
	writel(v, SUNXI_UFS_BGR_REG);

	/**16.Wait for sram_init_done signal from MPHY.**/
	/*test_top.ufs_rtl.u_mphy_top.sram_init_done 1*/
	ret = ufshcd_wait_for_register(hba, REG_UFS_CFG, MPHY_SRAM_INIT_DONE_BIT, MPHY_SRAM_INIT_DONE_BIT, 10);
	if (ret) {
		// sunxi_ufs_trace_point(SUNXI_UFS_RAMINIT_ERR);
		dev_err(hba->dev, "%s: wait sram init done timeout\n", __func__);
		return ret;
	}

	/*17.Access SRAM contents through indirect register access if needed.**/
	/*test sram*/
	ret = tc_dwc_cr_read(hba, RAWMEM_DIG_RAM_CMN0_B0_R0 + 2, &phy_val);
	if (ret) {
			dev_err(hba->dev,
				"Failed to read  RAWMEM_DIG_RAM_CMN0_B0_R0 + 2results\n");
			return ret;
	}

	ret = tc_dwc_cr_write(hba, RAWMEM_DIG_RAM_CMN0_B0_R0 + 2, phy_val);
	if (ret) {
			dev_err(hba->dev,
				"Failed to write  RAWMEM_DIG_RAM_CMN0_B0_R0 +2 results\n");
			return ret;
	}




/*
 *startup sequence_ufs_mphy_812a.docx step 18,19
 */
	/*update coarse tune rate from efuse**/
	if (pll_rate_b || pll_rate_a) {
		phy_cr_data_coarse_tune[0].value = pll_rate_b?pll_rate_b:pll_rate_a;
		phy_cr_data_coarse_tune[1].value = pll_rate_b?pll_rate_b:pll_rate_a;
		dev_info(hba->dev, "update coarse tune for rate b ok,"
				"addr 0x%08x value 0x%08x,"
				"addr 0x%08x, value 0x%08x\n",\
				phy_cr_data_coarse_tune[0].addr, phy_cr_data_coarse_tune[0].value, \
				phy_cr_data_coarse_tune[1].addr, phy_cr_data_coarse_tune[1].value);

		for (i = 0; i < ARRAY_SIZE(phy_cr_data_coarse_tune); i++) {
			const struct pair_addr *data = &phy_cr_data_coarse_tune[i];
			ret = tc_dwc_cr_write(hba, data->addr, data->value);
			if (ret) {
				dev_err(hba->dev, "%s: c10 write failed\n", __func__);
				return ret;
			}
		}
#ifdef PHY_DEBUG_DUMP
		for (i = 0; i < ARRAY_SIZE(phy_cr_data_coarse_tune); i++) {
			const struct pair_addr *data = &phy_cr_data_coarse_tune[i];
			u16 value = 0;
			ret = tc_dwc_cr_read(hba, data->addr, &value);
			if (ret) {
				dev_err(hba->dev, "%s: c10 write failed\n", __func__);
				return ret;
			}
			dev_err(hba->dev, "phy cr addr 0x%08x, value 0x%08x\n", data->addr, value);
		}
#endif
	}


/*
 *startup sequence_ufs_mphy_812a.docx step 20
 */
	for (i = 0; i < ARRAY_SIZE(phy_cr_data_afe_flags); i++) {
		const struct pair_addr *data = &phy_cr_data_afe_flags[i];
		ret = tc_dwc_cr_write(hba, data->addr, data->value);
		if (ret) {
			dev_err(hba->dev, "%s: c10 write failed\n", __func__);
			return ret;
		}
	}

	if (att_lane0 && ctle_lane0 && att_lane1 && ctle_lane1) {
		phy_cr_data_afe_cal_words[0].value = att_lane0;
		phy_cr_data_afe_cal_words[1].value = att_lane1;
		phy_cr_data_afe_cal_words[2].value = ctle_lane0;
		phy_cr_data_afe_cal_words[3].value = ctle_lane1;
		dev_info(hba->dev, "update pll cal words, att_lane0(0x%08x) 0x%x,att_lane1(0x%08x) 0x%08x,"
				"ctle_lane0(0x%08x) 0x%08x, ctle_lane1(0x%08x) 0x%08x\n", \
				phy_cr_data_afe_cal_words[0].addr, phy_cr_data_afe_cal_words[0].value,
				phy_cr_data_afe_cal_words[1].addr, phy_cr_data_afe_cal_words[1].value,\
				phy_cr_data_afe_cal_words[2].addr, phy_cr_data_afe_cal_words[2].value,\
				phy_cr_data_afe_cal_words[3].addr, phy_cr_data_afe_cal_words[3].value);

		/*
		*startup sequence_ufs_mphy_812a.docx step 21,22,23
		 */
		for (i = 0; i < ARRAY_SIZE(phy_cr_data_afe_cal_words); i++) {
			const struct pair_addr *data = &phy_cr_data_afe_cal_words[i];
			ret = tc_dwc_cr_write(hba, data->addr, data->value);
			if (ret) {
				dev_err(hba->dev, "%s: c10 write failed\n", __func__);
				return ret;
			}
		}

#ifdef PHY_DEBUG_DUMP
		for (i = 0; i < ARRAY_SIZE(phy_cr_data_afe_cal_words); i++) {
			const struct pair_addr *data = &phy_cr_data_afe_cal_words[i];
			u16 value = 0;
			ret = tc_dwc_cr_read(hba, data->addr, &value);
			if (ret) {
				dev_err(hba->dev, "%s: c10 read failed\n", __func__);
				return ret;
			}
			dev_err(hba->dev, "phy cr addr 0x%08x, value 0x%08x\n", data->addr, value);
		}

		for (i = 0; i < ARRAY_SIZE(phy_cr_data_pll_auto_cal); i++) {
			const struct pair_addr *data = &phy_cr_data_pll_auto_cal[i];
			u16 value = 0;
			ret = tc_dwc_cr_read(hba, data->addr, &value);
			if (ret) {
				dev_err(hba->dev, "%s: c10 read failed\n", __func__);
				return ret;
			}
			dev_err(hba->dev, "phy cr addr 0x%08x, value 0x%08x\n", data->addr, value);
		}

#endif

	}
	if (!pll_rate_b && !pll_rate_a) {
		/*use auto pll cal**/
		for (i = 0; i < ARRAY_SIZE(phy_cr_data_pll_auto_cal); i++) {
			const struct pair_addr *data = &phy_cr_data_pll_auto_cal[i];
			ret = tc_dwc_cr_write(hba, data->addr, data->value);
			if (ret) {
				dev_err(hba->dev, "%s: c10 write failed\n", __func__);
				return ret;
			}
		}
		dev_info(hba->dev, "auto pll cal\n");

#ifdef PHY_DEBUG_DUMP
		for (i = 0; i < ARRAY_SIZE(phy_cr_data_pll_auto_cal); i++) {
			const struct pair_addr *data = &phy_cr_data_pll_auto_cal[i];
			u16 value = 0;
			ret = tc_dwc_cr_read(hba, data->addr, &value);
			if (ret) {
				dev_err(hba->dev, "%s: c10 read failed\n", __func__);
				return ret;
			}
			dev_err(hba->dev, "phy cr addr 0x%08x, value 0x%08x\n", data->addr, value);
		}
#endif
	}



	/**24.Trigger FW execution start according to FW usage scenario, for detailed
	 * information see the (PHY databook) ¡°Firmware Usage Scenario¡±**/
	/*force test_top.ufs_rtl.u_mphy_top.sram_ext_ld_done*/
	ufshcd_writel(hba, ufshcd_readl(hba, REG_UFS_CFG) | MPHY_SRAM_EXT_LD_DONE_BIT, REG_UFS_CFG);

/*
 * 25.Configure the VS_MphyCfgUpdt (0xD085) attribute to 1. The Write access
 * to this attribute triggers a configuration update of all connected TX
 * and RX M-PHY modules. It returns 0 upon read.
 *
*/
	ret = ufshcd_dwc_dme_set_attrs(hba, rmmi_config_1,
				       ARRAY_SIZE(rmmi_config_1));
	if (ret) {
		dev_err(hba->dev, "set rmmi_config1 failed\n");
		return ret;
	}

	return ret;
}

static int ufs_sunxi_phy_initialization(struct ufs_hba *hba)
{
	int ret = 0;

	ret = sunxi_ufs_rmmi_config(hba);
	if (ret) {
		dev_err(hba->dev, "Failed to config rmmi");
		return ret;
	}

/*
 *26.Configure VS_mphy_disable(0xD0C1) with the value 0x0
 *
 */
	ret = ufshcd_dme_set(hba, UIC_ARG_MIB(VS_MPHYDISABLE), 0x00);
	if (ret) {
		dev_err(hba->dev, "VS_MPHYDISABLE failed\n");
		return ret;
	}

/*
 *28.Configure VS_DebugSaveConfigTime(0xD0A0). Set 0xD0A0[1:0] = 0x3.
 *29.Configure VS_ClkMuxSwitchingTimer (0xD0FB) with the value 0xA.
 */
	ret = ufshcd_dme_set(hba, UIC_ARG_MIB(VS_DEBUG_SAVE_CONFIG_TIME), 0x1b);
	if (ret) {
		dev_err(hba->dev, "VS_DEBUG_SAVE_CONFIG_TIME failed\n");
		return ret;
	} else {
		dev_info(hba->dev, "%s:VS_DEBUG_SAVE_CONFIG_TIME 0x1b\n", __FUNCTION__);
	}

	ret = ufshcd_dme_set(hba, UIC_ARG_MIB(VS_CLK_MUX_SWITCHING_TIMER), 0xa);
	if (ret) {
		dev_err(hba->dev, "VS_CLK_MUX_SWITCHING_TIMER failed\n");
		return ret;
	}

	return ret;
}

static int ufshcd_dwc_link_is_up(struct ufs_hba *hba)
{
	u32 dme_result = 0;

	ufshcd_dme_get(hba, UIC_ARG_MIB(VS_POWERSTATE), &dme_result);

	if (dme_result == UFSHCD_LINK_IS_UP) {
		/*ufshcd_set_link_active(hba);*/
		return 0;
	}

	return 1;
}

int ufshcd_dwc_dme_set_attrs(struct ufs_hba *hba,
				const struct ufshcd_dme_attr_val *v, int n)
{
	int ret = 0;
	int attr_node = 0;

	for (attr_node = 0; attr_node < n; attr_node++) {
		ret = ufshcd_dme_set_attr(hba, v[attr_node].attr_sel,
			ATTR_SET_NOR, v[attr_node].mib_val, v[attr_node].peer);
		if (ret)
			return ret;
	}

	return 0;
}

/**
 * ufshcd_dwc_connection_setup()
 * This function configures both the local side (host) and the peer side
 * (device) unipro attributes to establish the connection to application/
 * cport.
 * This function is not required if the hardware is properly configured to
 * have this connection setup on reset. But invoking this function does no
 * harm and should be fine even working with any ufs device.
 *
 * @hba: pointer to drivers private data
 *
 * Returns 0 on success non-zero value on failure
 */
static int ufshcd_dwc_connection_setup(struct ufs_hba *hba)
{
	int ret = 0;
	u32 val = 0;
	static const struct ufshcd_dme_attr_val setup_attrs[] = {
		{ UIC_ARG_MIB(T_CONNECTIONSTATE), 0, DME_LOCAL },
		{ UIC_ARG_MIB(T_CPORTFLAGS), 0x6, DME_LOCAL },
		{ UIC_ARG_MIB(T_CONNECTIONSTATE), 1, DME_LOCAL },
	};

	ret = ufshcd_dwc_dme_set_attrs(hba, setup_attrs, ARRAY_SIZE(setup_attrs));
	if (ret) {
		dev_err(hba->dev, "connection set up failed\n");
		return ret;
	}

	ret = ufshcd_dme_get_attr(hba, UIC_ARG_MIB(T_CONNECTIONSTATE),
					&val, DME_LOCAL);
	if (ret) {
		dev_err(hba->dev, "read  T_CONNECTIONSTATE)failed\n");
		return ret;
	}
	if (val != 1) {
		dev_err(hba->dev, "read  T_CONNECTIONSTATE not 1,unipro init failed\n");
		return ret;
	}

	return ret;
}

static int ufs_sunxi_link_startup_notify(struct ufs_hba *hba,
					enum ufs_notify_change_status status)
{
	int err = 0;
	switch (status) {
	case PRE_CHANGE:
		if (hba->ops->phy_initialization) {
			err = hba->ops->phy_initialization(hba);
			if (err) {
				dev_err(hba->dev, "Phy setup failed (%d)\n",
									err);
				goto out;
			}
		}
		break;
	case POST_CHANGE:
		err = ufshcd_dwc_link_is_up(hba);
		if (err) {
			dev_err(hba->dev, "Link is not up\n");
			goto out;
		}

		err = ufshcd_dwc_connection_setup(hba);
		if (err)
			dev_err(hba->dev, "Connection setup failed (%d)\n",
									err);
		break;
	}

out:
	return err;
}

void sunxi_soc_ext_res(void)
{
	writel(readl(RESCAL_CTRL_REG) | (0x1 << 13), RESCAL_CTRL_REG);//use EXT Res200
	writel(readl(RES1_CTRL_REG) & ~(0xFF << 24), RES1_CTRL_REG);
}

static void sunxi_ufs_axi_onoff(u32 on)
{
	u32 reg_val = 0;

	if (!on) {
		reg_val = readl(SUNXI_UFS_AXI_CLK_REG);
		reg_val &= ~SUNXI_UFS_AXI_CLK_GATING_BIT;
		writel(reg_val, SUNXI_UFS_AXI_CLK_REG);

		reg_val = readl(SUNXI_UFS_BGR_REG);
		reg_val &= ~SUNXI_UFS_AXI_RST_BIT;
		writel(reg_val, SUNXI_UFS_BGR_REG);

		reg_val = readl(SUNXI_UFS_AXI_CLK_REG);
		reg_val &= ~SUNXI_UFS_AXI_FACTOR_M_MASK;
		writel(reg_val, SUNXI_UFS_AXI_CLK_REG);
		udelay(10);

		reg_val = readl(SUNXI_UFS_AXI_CLK_REG);
		reg_val &= ~SUNXI_UFS_CLK_SRC_SEL_MASK;
		reg_val |= SUNXI_UFS_SRC_PERI0_300M;
		writel(reg_val, SUNXI_UFS_AXI_CLK_REG);
		udelay(10);
	} else  {
		/*close clk gate before change clock according to ccmu spec
		 *although we will call sunxi_ufs_axi_onoff(0) before sunxi_ufs_axi_onoff(1)
		 *here close clk gate for safe.
		 * */
		reg_val = readl(SUNXI_UFS_AXI_CLK_REG);
		reg_val &= ~SUNXI_UFS_AXI_CLK_GATING_BIT;
		writel(reg_val, SUNXI_UFS_AXI_CLK_REG);

		reg_val = readl(SUNXI_UFS_AXI_CLK_REG);
		reg_val &= ~SUNXI_UFS_CLK_SRC_SEL_MASK;
		reg_val |= SUNXI_UFS_SRC_PERI0_200M;
		writel(reg_val, SUNXI_UFS_AXI_CLK_REG);
		udelay(10);

		reg_val = readl(SUNXI_UFS_AXI_CLK_REG);
		reg_val &= ~SUNXI_UFS_AXI_FACTOR_M_MASK;
		writel(reg_val, SUNXI_UFS_AXI_CLK_REG);
		udelay(10);

		reg_val = readl(SUNXI_UFS_BGR_REG);
		reg_val |= SUNXI_UFS_AXI_RST_BIT;
		writel(reg_val, SUNXI_UFS_BGR_REG);

		reg_val = readl(SUNXI_UFS_AXI_CLK_REG);
		reg_val |= SUNXI_UFS_AXI_CLK_GATING_BIT;
		writel(reg_val, SUNXI_UFS_AXI_CLK_REG);
	}
}

static void sunxi_ufs_ahb_onoff(u32 on)
{
	u32 reg_val = 0;
	/******ahb*******/
	if (!on) {
		reg_val = readl(SUNXI_UFS_BGR_REG);
		reg_val &= ~SUNXI_UFS_GATING_BIT;
		writel(reg_val, SUNXI_UFS_BGR_REG);

		reg_val = readl(SUNXI_UFS_BGR_REG);
		reg_val &= ~SUNXI_UFS_RST_BIT;
		writel(reg_val, SUNXI_UFS_BGR_REG);
	} else {
		reg_val = readl(SUNXI_UFS_BGR_REG);
		reg_val |= SUNXI_UFS_RST_BIT;
		writel(reg_val, SUNXI_UFS_BGR_REG);

		reg_val = readl(SUNXI_UFS_BGR_REG);
		reg_val |= SUNXI_UFS_GATING_BIT;
		writel(reg_val, SUNXI_UFS_BGR_REG);
	}
}

static void sunxi_ufs_cfg_clk_init(void)
{
	u32 v = readl(SUNXI_UFS_CFG_CLK_REG);
	v &= ~SUNXI_UFS_CFG_CLK_GATING_BIT;
	writel(v, SUNXI_UFS_CFG_CLK_REG);

	v = readl(SUNXI_UFS_CFG_CLK_REG);
	v &= ~SUNXI_UFS_CFG_FACTOR_M_MASK;
	/*use defult value,that is cfg clk is19.2M*/
	v |= 0x18;
	writel(v, SUNXI_UFS_CFG_CLK_REG);
	udelay(10);

	v = readl(SUNXI_UFS_CFG_CLK_REG);
	v &= ~SUNXI_UFS_CFG_CLK_SRC_SEL_MASK;
	v |= SUNXI_UFS_CFG_SRC_PERI0_480M;
	writel(v, SUNXI_UFS_CFG_CLK_REG);
	udelay(10);

	v = readl(SUNXI_UFS_CFG_CLK_REG);
	v |= SUNXI_UFS_CFG_CLK_GATING_BIT;
	writel(v, SUNXI_UFS_CFG_CLK_REG);
	/*only for safe*/
	udelay(10);
	debug("SUNXI_UFS_CFG_CLK_REG %x\n", readl(SUNXI_UFS_CFG_CLK_REG));
}

static void sunxi_ufs_sys_ref_clk_init(u32 *ref_val)
{
	u32 reg_val = 0;
//	int ret = 0;
	u32 ref_ext = 0;
	u32 ref_cfg_val = 0;

	// get_hosc_type();
	// switch (get_hosc_type_ufs()) {
	switch (SUNXI_UFS_INT_REF_26M) { // force 26M dcxo for now
	case SUNXI_UFS_EXT_REF_26M:
		ref_cfg_val |= REF_CLK_UNIPRO_SEL_BIT | REF_CLK_APP_SEL_BIT | REF_CLK_FREQ_SEL_26M;
		ref_ext = 1;
		// sunxi_ufs_trace_point(SUNXI_UFS_EXT_REF_26M);
		break;
	case SUNXI_UFS_INT_REF_19_2M:
		ref_cfg_val |= REF_CLK_FREQ_SEL_19_2M;
		ref_ext  = 0;
		// sunxi_ufs_trace_point(SUNXI_UFS_INT_REF_19_2M);
		break;
	case SUNXI_UFS_INT_REF_26M:
		ref_cfg_val |= REF_CLK_FREQ_SEL_26M;
		ref_ext = 0;
		// sunxi_ufs_trace_point(SUNXI_UFS_INT_REF_26M);
		break;
	case SUNXI_UFS_EXT_REF_19_2M:
		ref_cfg_val |= REF_CLK_UNIPRO_SEL_BIT | REF_CLK_APP_SEL_BIT | REF_CLK_FREQ_SEL_19_2M;
		ref_ext = 1;
		// sunxi_ufs_trace_point(SUNXI_UFS_EXT_REF_19_2M);
		break;
	default:
		ref_cfg_val |= REF_CLK_FREQ_SEL_26M;
		ref_ext = 0;
		// sunxi_ufs_trace_point(SUNXI_UFS_INT_REF_26M);
		break;
	}

	/*dcxo ufs gating should set according to ref clock*/
	reg_val = readl(SUNXI_XO_CTRL_WP_REG) & (~0xffff);
	writel(reg_val | 0x16aa, SUNXI_XO_CTRL_WP_REG);
	debug("XO_CTRL_WP %x\n", readl(SUNXI_XO_CTRL_WP_REG));

	if (ref_ext == 1) {
		/*disable refclk_out to ufs device*/
		writel(readl(SUNXI_XO_CTRL_REG) | SUNXI_CLK_REQ_EN, SUNXI_XO_CTRL_REG);

		reg_val = readl(SUNXI_XO_CTRL1_REG);
		reg_val &= ~SUNXI_DCXO_UFS_GATING;
		writel(reg_val, SUNXI_XO_CTRL1_REG);

	} else {
		/*enable ref clk to host controller*/
		reg_val = readl(SUNXI_XO_CTRL1_REG);
		reg_val |= SUNXI_DCXO_UFS_GATING;
		writel(reg_val, SUNXI_XO_CTRL1_REG);

		/*enable refclk_out to ufs device*/
		writel(readl(SUNXI_XO_CTRL_REG) & (~SUNXI_CLK_REQ_EN), SUNXI_XO_CTRL_REG);

	}
	debug("XO_CTRL %x\n", readl(SUNXI_XO_CTRL_REG));
	debug("XO_CTRL1 %x\n", readl(SUNXI_XO_CTRL1_REG));
	debug("XO_CTRL_WP %x\n", readl(SUNXI_XO_CTRL_WP_REG));
	//dev_info(hba->dev,"U3U2_PHY_MUX_CTRL %x\n", readl(SUNXI_U3U2_PHY_MUX_CTRL_REG));
//	dev_info(hba->dev,"SUNXI_UFS_REF_CLK_EN_REG %x\n", readl(SUNXI_UFS_REF_CLK_EN_REG));
	*ref_val =  ref_cfg_val;
}

static int ufs_sunxi_init(struct ufs_hba *hba)
{
	u32 reg_val = 0;
//	int ret = 0;
	u32 ref_cfg_val = 0;

	sunxi_soc_ext_res();
	sunxi_ufs_ahb_onoff(0);
	sunxi_ufs_axi_onoff(0);
	sunxi_ufs_axi_onoff(1);
	sunxi_ufs_ahb_onoff(1);

/*
 * 1.Issue Power on Reset(assert Reset_n and phy_reset)
 */
	reg_val = readl(SUNXI_UFS_BGR_REG);
	reg_val &= ~(SUNXI_UFS_CORE_RST_BIT | SUNXI_UFS_PHY_RST_BIT);
	writel(reg_val, SUNXI_UFS_BGR_REG);

/*
*a.Set sram_bypass/sram_ext_ld_done according to FW usage scenario,
*for detailed information see the (PHY databook) ¡ÈFirmware Usage Scenario¡É
* here brom use sram mode
*/
	reg_val = ufshcd_readl(hba, REG_UFS_CFG);
	reg_val &= ~(MPHY_SRAM_BYPASS_BIT | MPHY_SRAM_EXT_LD_DONE_BIT);
	ufshcd_writel(hba, reg_val, REG_UFS_CFG);
/*
*b.Provide stable config clock and reference clock (required in host mode, optional in device mode)
*to MPHY before reset release. See ¡ÈDevice mode support¡É of RMMI databook for reference
*clock requirement in device mode
*/
	sunxi_ufs_cfg_clk_init();
	sunxi_ufs_sys_ref_clk_init(&ref_cfg_val);

	/*open cfg clk gate in host, and open clk24m too*/
	reg_val = ufshcd_readl(hba, REG_UFS_CLK_GATE);
	reg_val &= ~(MPHY_CFGCLK_GATE_BIT | CLK24M_GATE_BIT);
	ufshcd_writel(hba, reg_val, REG_UFS_CLK_GATE);

/*
 *c.Set the cfg_clock_freq port according to the cfg_clock frequency
 */
	reg_val = ufshcd_readl(hba, REG_UFS_CFG);
	reg_val &=  ~(CFG_CLK_FREQ_MASK);
	reg_val |= CFG_CLK_19_2M;
	ufshcd_writel(hba, reg_val, REG_UFS_CFG);

/*
 *d.Set the ref_clock_sel port value according to the ref_clock selection
 */
	reg_val = ufshcd_readl(hba, REG_UFS_CFG);
	reg_val &=  ~(REF_CLK_FREQ_SEL_MASK);
	reg_val |= ref_cfg_val & REF_CLK_FREQ_SEL_MASK;
	ufshcd_writel(hba, reg_val, REG_UFS_CFG);

	// hba->dev_ref_clk_freq = ref_cfg_val & REF_CLK_FREQ_SEL_MASK;
/*
 *e.For host mode, set ref_clk_en_unipro/ref_clk_en_app at top level input ports.
 *Application needs to set ref_clk_en_app to expected value.
 *For more details, please refer to section ¡ÈSetting up M-PHY for Device mode vs Host mode¡É of RMMI databook.
 */

	if (0) {
		u32 rval = ufshcd_readl(hba, REG_UFS_CFG);
		rval &= ~SUNXI_UFS_REF_CLK_EN_APP_EN;
		ufshcd_writel(hba, rval, REG_UFS_CFG);
		if (ref_cfg_val & REF_CLK_APP_SEL_BIT) {
			rval = readl(SUNXI_UFS_REF_CLK_EN_REG);
			rval |= SUNXI_UFS_CCU_REF_CLK_EN_APP_BIT;
			writel(rval, SUNXI_UFS_REF_CLK_EN_REG);
		} else {
			rval = readl(SUNXI_UFS_REF_CLK_EN_REG);
			rval &= ~SUNXI_UFS_CCU_REF_CLK_EN_APP_BIT;
			writel(rval, SUNXI_UFS_REF_CLK_EN_REG);
		}
	} else {
		u32 rval = ufshcd_readl(hba, REG_UFS_CFG);
		rval |= SUNXI_UFS_REF_CLK_EN_APP_EN;
		ufshcd_writel(hba, rval, REG_UFS_CFG);
	}

	reg_val = ufshcd_readl(hba, REG_UFS_CFG);
	reg_val &= ~(REF_CLK_UNIPRO_SEL_BIT | REF_CLK_APP_SEL_BIT);
	reg_val |= ref_cfg_val & (REF_CLK_UNIPRO_SEL_BIT | REF_CLK_APP_SEL_BIT) ;
	ufshcd_writel(hba, reg_val, REG_UFS_CFG);

	/* Ufsch psw power down by defautl.
	 * If power on is not finish,We can't give clock to psw
	 * So disable auto gate after powe on,not before
	 * */
	ufshcd_writel(hba, ufshcd_readl(hba, REG_UFS_CLK_GATE) | 0x800003FF, REG_UFS_CLK_GATE);
	debug("REG_UFS_CFG %x\n", ufshcd_readl(hba, REG_UFS_CFG));
	debug(" REG_UFS_CLK_GATE %x\n", ufshcd_readl(hba,  REG_UFS_CLK_GATE));
	dev_info(hba->dev, "REG_UFS_CFG %x\n", ufshcd_readl(hba, REG_UFS_CFG));
	dev_info(hba->dev, " REG_UFS_CLK_GATE %x\n", ufshcd_readl(hba,  REG_UFS_CLK_GATE));

/*
 * 3.De-assert Reset_n
 */
	reg_val = readl(SUNXI_UFS_BGR_REG);
	reg_val |= SUNXI_UFS_CORE_RST_BIT;
	writel(reg_val, SUNXI_UFS_BGR_REG);

	return 0;
}

static struct ufs_hba_ops ufs_sunxi_hba_ops = {
	.init = ufs_sunxi_init,
	.link_startup_notify = ufs_sunxi_link_startup_notify,
	.phy_initialization = ufs_sunxi_phy_initialization,
};

static int ufs_sunxi_probe(struct udevice *dev)
{
	int ret;

	/* Perform generic probe */
	ret = ufshcd_probe(dev, &ufs_sunxi_hba_ops);
	if (ret)
		dev_err(dev, "ufshcd_probe() failed %d\n", ret);

	return ret;
}

static const struct udevice_id ufs_sunxi_ids[] = {
	{
		.compatible = "allwinner,sunxi-ufs",
	},
	{},
};

U_BOOT_DRIVER(ufs_sunxi_pltfm) = {
	.name           = "ufs-sunxi-pltfm",
	.id             = UCLASS_UFS,
	.of_match       = ufs_sunxi_ids,
	.probe          = ufs_sunxi_probe,
};
