

================================================================
== Vivado HLS Report for 'comparateur_do_comp'
================================================================
* Date:           Wed Jan 17 14:57:47 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.07|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   11|   11|        11|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %comparateur_in1), !map !1933"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %comparateur_seuil), !map !1937"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %comparateur_result), !map !1941"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !1945"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !1949"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e1), !map !1953"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e2), !map !1957"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s), !map !1961"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str256, i32 0, [7 x i8]* @p_str1257, [4 x i8]* @p_str2258, i32 0, i32 0, i1* %clk) nounwind" [src/modules/comparateur.cpp:4]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str256, i32 0, [7 x i8]* @p_str1257, [6 x i8]* @p_str3259, i32 0, i32 0, i1* %reset) nounwind" [src/modules/comparateur.cpp:5]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e1, [8 x i8]* @p_str4260, i32 0, i32 0, [1 x i8]* @p_str5261, i32 0, i32 0, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261) nounwind" [src/modules/comparateur.cpp:6]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e2, [8 x i8]* @p_str4260, i32 0, i32 0, [1 x i8]* @p_str5261, i32 0, i32 0, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261) nounwind" [src/modules/comparateur.cpp:7]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str4260, i32 0, i32 0, [1 x i8]* @p_str5261, i32 0, i32 0, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5261, [1 x i8]* @p_str5261) nounwind" [src/modules/comparateur.cpp:8]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str256, i32 2, [8 x i8]* @p_str6262) nounwind" [src/modules/comparateur.cpp:9]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str7263)" [src/modules/comparateur.cpp:9]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str5261) nounwind" [src/modules/comparateur.cpp:9]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [src/modules/comparateur.cpp:9]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [src/modules/comparateur.cpp:18]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str7263, i32 %tmp)" [src/modules/comparateur.cpp:18]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br label %"operator<<.exit.i"" [src/modules/comparateur.cpp:18]

 <State 2> : 3.91ns
ST_2 : Operation 33 [1/1] (3.90ns)   --->   "%val = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e1)" [src/modules/comparateur.cpp:6]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 34 [1/1] (3.90ns)   --->   "%val_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e2)" [src/modules/comparateur.cpp:7]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

 <State 3> : 7.57ns
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %val to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:318->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%loc_V_2 = trunc i32 %p_Val2_s to i23" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:319->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:320->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:280->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_2, i1 false)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:282->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_15_cast2 = zext i25 %tmp_s to i79" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:282->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_16_cast1 = zext i8 %loc_V to i9" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:340->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 42 [1/1] (2.11ns)   --->   "%sh_assign = add i9 -127, %tmp_16_cast1" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:340->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 44 [1/1] (2.11ns)   --->   "%tmp_6 = sub i8 127, %loc_V" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i8 %tmp_6 to i9" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 46 [1/1] (1.37ns)   --->   "%sh_assign_2 = select i1 %isNeg, i9 %tmp_17_cast, i9 %sh_assign" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%sh_assign_2_cast = sext i9 %sh_assign_2 to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%sh_assign_2_cast_cas = sext i9 %sh_assign_2 to i25" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_7 = zext i32 %sh_assign_2_cast to i79" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%r_V = lshr i25 %tmp_s, %sh_assign_2_cast_cas" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%r_V_2 = shl i79 %tmp_15_cast2, %tmp_7" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:288->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_3 = zext i1 %tmp_27 to i31" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:288->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i79.i32.i32(i79 %r_V_2, i32 24, i32 54)" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:288->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_3 : Operation 55 [1/1] (4.08ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %isNeg, i31 %tmp_3, i31 %tmp_4" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 4> : 8.07ns
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%result_V = zext i31 %p_Val2_6 to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:316->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_4 : Operation 57 [1/1] (2.66ns)   --->   "%result_V_2 = sub nsw i32 0, %result_V" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.37ns)   --->   "%result_V_5 = select i1 %p_Result_s, i32 %result_V_2, i32 %result_V" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %result_V_5 to i31" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_4 : Operation 60 [1/1] (2.66ns)   --->   "%neg_cast = sub i31 0, %tmp_28" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (2.43ns)   --->   "%abscond = icmp sgt i32 %result_V_5, 0" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.37ns)   --->   "%abs = select i1 %abscond, i31 %tmp_28, i31 %neg_cast" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 6.18ns
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%abs_cast = zext i31 %abs to i32" [r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6]
ST_5 : Operation 64 [6/6] (6.18ns)   --->   "%tmp_9 = sitofp i32 %abs_cast to float" [src/modules/comparateur.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.18ns
ST_6 : Operation 65 [5/6] (6.18ns)   --->   "%tmp_9 = sitofp i32 %abs_cast to float" [src/modules/comparateur.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.18ns
ST_7 : Operation 66 [4/6] (6.18ns)   --->   "%tmp_9 = sitofp i32 %abs_cast to float" [src/modules/comparateur.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 6.18ns
ST_8 : Operation 67 [3/6] (6.18ns)   --->   "%tmp_9 = sitofp i32 %abs_cast to float" [src/modules/comparateur.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 9> : 6.18ns
ST_9 : Operation 68 [2/6] (6.18ns)   --->   "%tmp_9 = sitofp i32 %abs_cast to float" [src/modules/comparateur.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 6.18ns
ST_10 : Operation 69 [1/6] (6.18ns)   --->   "%tmp_9 = sitofp i32 %abs_cast to float" [src/modules/comparateur.cpp:6]   --->   Core 104 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 6.37ns
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %comparateur_in1, float %tmp_9)" [src/modules/comparateur.cpp:6]
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %comparateur_seuil, float %val_1)" [src/modules/comparateur.cpp:7]
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_21_to_int = bitcast float %val_1 to i32" [src/modules/comparateur.cpp:7]
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_21_to_int, i32 23, i32 30)" [src/modules/comparateur.cpp:7]
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %tmp_21_to_int to i23" [src/modules/comparateur.cpp:7]
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_20_to_int = bitcast float %tmp_9 to i32" [src/modules/comparateur.cpp:6]
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_to_int, i32 23, i32 30)" [src/modules/comparateur.cpp:6]
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %tmp_20_to_int to i23" [src/modules/comparateur.cpp:6]
ST_11 : Operation 78 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_5, -1" [src/modules/comparateur.cpp:7]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_30, 0" [src/modules/comparateur.cpp:7]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (1.47ns)   --->   "%notlhs3 = icmp ne i8 %tmp_8, -1" [src/modules/comparateur.cpp:6]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (2.40ns)   --->   "%notrhs4 = icmp eq i23 %tmp_31, 0" [src/modules/comparateur.cpp:6]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (6.36ns)   --->   "%tmp_14 = fcmp ole float %val_1, %tmp_9" [src/modules/comparateur.cpp:9]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 5.28ns
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_11 = or i1 %notrhs, %notlhs" [src/modules/comparateur.cpp:7]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_12 = or i1 %notrhs4, %notlhs3" [src/modules/comparateur.cpp:6]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_13 = and i1 %tmp_11, %tmp_12" [src/modules/comparateur.cpp:7]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_15 = and i1 %tmp_13, %tmp_14" [src/modules/comparateur.cpp:9]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_10 = select i1 %tmp_15, float 1.000000e+00, float 0.000000e+00" [src/modules/comparateur.cpp:9]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %comparateur_result, float %tmp_10)" [src/modules/comparateur.cpp:12]
ST_12 : Operation 89 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %s, float %tmp_10)" [src/modules/comparateur.cpp:14]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "br label %"operator<<.exit.i"" [src/modules/comparateur.cpp:15]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.91ns
The critical path consists of the following:
	fifo read on port 'e1' (src/modules/comparateur.cpp:6) [30]  (3.91 ns)

 <State 3>: 7.57ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:340->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [38]  (2.12 ns)
	'select' operation ('sh', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [42]  (1.37 ns)
	'lshr' operation ('r.V', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [46]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:285->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [51]  (4.09 ns)

 <State 4>: 8.07ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [53]  (2.67 ns)
	'select' operation ('result.V', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [54]  (1.37 ns)
	'sub' operation ('neg_cast', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [56]  (2.67 ns)
	'select' operation ('abs', r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:317->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:367->r:/builds/2017.3/nightly/2017_10_04_2018833/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->src/modules/comparateur.cpp:6) [58]  (1.37 ns)

 <State 5>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', src/modules/comparateur.cpp:6) [60]  (6.18 ns)

 <State 6>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', src/modules/comparateur.cpp:6) [60]  (6.18 ns)

 <State 7>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', src/modules/comparateur.cpp:6) [60]  (6.18 ns)

 <State 8>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', src/modules/comparateur.cpp:6) [60]  (6.18 ns)

 <State 9>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', src/modules/comparateur.cpp:6) [60]  (6.18 ns)

 <State 10>: 6.18ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', src/modules/comparateur.cpp:6) [60]  (6.18 ns)

 <State 11>: 6.37ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', src/modules/comparateur.cpp:9) [77]  (6.37 ns)

 <State 12>: 5.28ns
The critical path consists of the following:
	'or' operation ('tmp_11', src/modules/comparateur.cpp:7) [72]  (0 ns)
	'and' operation ('tmp_13', src/modules/comparateur.cpp:7) [76]  (0 ns)
	'and' operation ('tmp_15', src/modules/comparateur.cpp:9) [78]  (0 ns)
	'select' operation ('tmp', src/modules/comparateur.cpp:9) [79]  (1.37 ns)
	fifo write on port 's' (src/modules/comparateur.cpp:14) [81]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
