Test case 353

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 4c464e50
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=01010000000000000100011001001100
    Iverilog=01010000010011100100011001001100
    CXXRTL=01010000010011100100011001001100
    CXXSLG=01010000010011100100011001001100
    CXXSLG_SV2V=01010000010011100100011001001100
    Xcelium=01010000010011100100011001001100
