set ::env(PROJECT_NAME) simple_gpio
set ::env(DESIGN_TOP) simple_gpio
set ::env(DESIGN_DIR) RTL_Benchmark/interface/simple_gpio/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/interface/simple_gpio/rtl/simple_gpio.v
set ::env(CLOCK_PORT) clk_i
