INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/buffer_exmemwb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmemtowbbuff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/buffer_idexmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idtoexmembuff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/buffer_ifid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iftoidbuff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/instrmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsuchiyama/FinalProjectNew/FinalProject.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
