Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue May  7 13:31:24 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file RS232top_methodology_drc_routed.rpt -rpx RS232top_methodology_drc_routed.rpx
| Design       : RS232top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 40
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 25         |
| TIMING-20 | Warning  | Non-clocked latch             | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Data_in[0] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Data_in[1] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Data_in[2] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Data_in[3] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Data_in[4] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Data_in[5] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Data_in[6] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Data_in[7] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Data_read relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on RD relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Valid_D relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Ack_in relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Data_out[0] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Data_out[1] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Data_out[2] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Data_out[3] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Data_out[4] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Data_out[5] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Data_out[6] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Data_out[7] relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Empty relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Full relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on TD relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on TX_RDY relative to clock(s) VIRTUAL_clk_out1_Clk_Gen 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Receiver/Store_out_reg cannot be properly analyzed as its control pin Receiver/Store_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[0] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[1] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[2] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[3] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[4] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[5] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[6] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Receiver/contador_siguiente_reg[7] cannot be properly analyzed as its control pin Receiver/contador_siguiente_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Receiver/data_siguiente_reg[0] cannot be properly analyzed as its control pin Receiver/data_siguiente_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Receiver/data_siguiente_reg[1] cannot be properly analyzed as its control pin Receiver/data_siguiente_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Receiver/data_siguiente_reg[2] cannot be properly analyzed as its control pin Receiver/data_siguiente_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Receiver/data_siguiente_reg[3] cannot be properly analyzed as its control pin Receiver/data_siguiente_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Receiver/estado_s_reg[0] cannot be properly analyzed as its control pin Receiver/estado_s_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Receiver/estado_s_reg[1] cannot be properly analyzed as its control pin Receiver/estado_s_reg[1]/G is not reached by a timing clock
Related violations: <none>


