{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709506170264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709506170265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  3 16:49:30 2024 " "Processing started: Sun Mar  3 16:49:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709506170265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709506170265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709506170265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709506171211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709506171212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/adder_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bit " "Found entity 1: subtractor_4bit" {  } { { "subtractor_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/subtractor_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit " "Found entity 1: alu_4bit" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit_tb " "Found entity 1: alu_4bit_tb" {  } { { "alu_4bit_tb.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4bit " "Found entity 1: multiplier_4bit" {  } { { "multiplier_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/multiplier_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_4bit " "Found entity 1: divider_4bit" {  } { { "divider_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/divider_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/and_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/or_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bit " "Found entity 1: xor_4bit" {  } { { "xor_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/xor_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_4bit " "Found entity 1: shiftLeft_4bit" {  } { { "shiftLeft_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/shiftLeft_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_4bit " "Found entity 1: shiftRight_4bit" {  } { { "shiftRight_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/shiftRight_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506189720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506189720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_4bit " "Elaborating entity \"alu_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709506189859 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op alu_4bit.sv(40) " "Verilog HDL Always Construct warning at alu_4bit.sv(40): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189861 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result alu_4bit.sv(42) " "Verilog HDL Always Construct warning at alu_4bit.sv(42): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_ZFlag alu_4bit.sv(44) " "Verilog HDL Always Construct warning at alu_4bit.sv(44): variable \"add_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_CFlag alu_4bit.sv(45) " "Verilog HDL Always Construct warning at alu_4bit.sv(45): variable \"add_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_VFlag alu_4bit.sv(46) " "Verilog HDL Always Construct warning at alu_4bit.sv(46): variable \"add_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result alu_4bit.sv(49) " "Verilog HDL Always Construct warning at alu_4bit.sv(49): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_NFlag alu_4bit.sv(50) " "Verilog HDL Always Construct warning at alu_4bit.sv(50): variable \"sub_NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_ZFlag alu_4bit.sv(51) " "Verilog HDL Always Construct warning at alu_4bit.sv(51): variable \"sub_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_CFlag alu_4bit.sv(52) " "Verilog HDL Always Construct warning at alu_4bit.sv(52): variable \"sub_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_VFlag alu_4bit.sv(53) " "Verilog HDL Always Construct warning at alu_4bit.sv(53): variable \"sub_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result alu_4bit.sv(56) " "Verilog HDL Always Construct warning at alu_4bit.sv(56): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_ZFlag alu_4bit.sv(58) " "Verilog HDL Always Construct warning at alu_4bit.sv(58): variable \"mul_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_VFlag alu_4bit.sv(60) " "Verilog HDL Always Construct warning at alu_4bit.sv(60): variable \"mul_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189862 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_result alu_4bit.sv(63) " "Verilog HDL Always Construct warning at alu_4bit.sv(63): variable \"div_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_ZFlag alu_4bit.sv(65) " "Verilog HDL Always Construct warning at alu_4bit.sv(65): variable \"div_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_VFlag alu_4bit.sv(67) " "Verilog HDL Always Construct warning at alu_4bit.sv(67): variable \"div_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_result alu_4bit.sv(70) " "Verilog HDL Always Construct warning at alu_4bit.sv(70): variable \"and_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_ZFlag alu_4bit.sv(72) " "Verilog HDL Always Construct warning at alu_4bit.sv(72): variable \"and_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_result alu_4bit.sv(77) " "Verilog HDL Always Construct warning at alu_4bit.sv(77): variable \"or_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_ZFlag alu_4bit.sv(79) " "Verilog HDL Always Construct warning at alu_4bit.sv(79): variable \"or_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_result alu_4bit.sv(84) " "Verilog HDL Always Construct warning at alu_4bit.sv(84): variable \"xor_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_ZFlag alu_4bit.sv(86) " "Verilog HDL Always Construct warning at alu_4bit.sv(86): variable \"xor_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_result alu_4bit.sv(91) " "Verilog HDL Always Construct warning at alu_4bit.sv(91): variable \"left_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_ZFlag alu_4bit.sv(93) " "Verilog HDL Always Construct warning at alu_4bit.sv(93): variable \"left_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_CFlag alu_4bit.sv(94) " "Verilog HDL Always Construct warning at alu_4bit.sv(94): variable \"left_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_result alu_4bit.sv(98) " "Verilog HDL Always Construct warning at alu_4bit.sv(98): variable \"right_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_ZFlag alu_4bit.sv(100) " "Verilog HDL Always Construct warning at alu_4bit.sv(100): variable \"right_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189863 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_CFlag alu_4bit.sv(101) " "Verilog HDL Always Construct warning at alu_4bit.sv(101): variable \"right_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_4bit.sv(114) " "Verilog HDL Always Construct warning at alu_4bit.sv(114): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag alu_4bit.sv(115) " "Verilog HDL Always Construct warning at alu_4bit.sv(115): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZFlag alu_4bit.sv(116) " "Verilog HDL Always Construct warning at alu_4bit.sv(116): variable \"ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CFlag alu_4bit.sv(117) " "Verilog HDL Always Construct warning at alu_4bit.sv(117): variable \"CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "VFlag alu_4bit.sv(118) " "Verilog HDL Always Construct warning at alu_4bit.sv(118): variable \"VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu_4bit.sv(38) " "Verilog HDL Always Construct warning at alu_4bit.sv(38): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NFlag alu_4bit.sv(38) " "Verilog HDL Always Construct warning at alu_4bit.sv(38): inferring latch(es) for variable \"NFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZFlag alu_4bit.sv(38) " "Verilog HDL Always Construct warning at alu_4bit.sv(38): inferring latch(es) for variable \"ZFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CFlag alu_4bit.sv(38) " "Verilog HDL Always Construct warning at alu_4bit.sv(38): inferring latch(es) for variable \"CFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VFlag alu_4bit.sv(38) " "Verilog HDL Always Construct warning at alu_4bit.sv(38): inferring latch(es) for variable \"VFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VFlag alu_4bit.sv(114) " "Inferred latch for \"VFlag\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CFlag alu_4bit.sv(114) " "Inferred latch for \"CFlag\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZFlag alu_4bit.sv(114) " "Inferred latch for \"ZFlag\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189864 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NFlag alu_4bit.sv(114) " "Inferred latch for \"NFlag\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189865 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_4bit.sv(114) " "Inferred latch for \"result\[0\]\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189865 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_4bit.sv(114) " "Inferred latch for \"result\[1\]\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189865 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu_4bit.sv(114) " "Inferred latch for \"result\[2\]\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189865 "|alu_4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu_4bit.sv(114) " "Inferred latch for \"result\[3\]\" at alu_4bit.sv(114)" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189865 "|alu_4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:adder " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:adder\"" {  } { { "alu_4bit.sv" "adder" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_4bit subtractor_4bit:subtractor " "Elaborating entity \"subtractor_4bit\" for hierarchy \"subtractor_4bit:subtractor\"" {  } { { "alu_4bit.sv" "subtractor" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_4bit multiplier_4bit:multiplier " "Elaborating entity \"multiplier_4bit\" for hierarchy \"multiplier_4bit:multiplier\"" {  } { { "alu_4bit.sv" "multiplier" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_4bit divider_4bit:divider " "Elaborating entity \"divider_4bit\" for hierarchy \"divider_4bit:divider\"" {  } { { "alu_4bit.sv" "divider" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189877 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "quotient divider_4bit.sv(4) " "Output port \"quotient\" at divider_4bit.sv(4) has no driver" {  } { { "divider_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/divider_4bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709506189879 "|alu_4bit|divider_4bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow divider_4bit.sv(5) " "Output port \"overflow\" at divider_4bit.sv(5) has no driver" {  } { { "divider_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/divider_4bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709506189879 "|alu_4bit|divider_4bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero divider_4bit.sv(8) " "Output port \"zero\" at divider_4bit.sv(8) has no driver" {  } { { "divider_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/divider_4bit.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709506189879 "|alu_4bit|divider_4bit:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit and_4bit:andd " "Elaborating entity \"and_4bit\" for hierarchy \"and_4bit:andd\"" {  } { { "alu_4bit.sv" "andd" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit or_4bit:orr " "Elaborating entity \"or_4bit\" for hierarchy \"or_4bit:orr\"" {  } { { "alu_4bit.sv" "orr" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4bit xor_4bit:xorr " "Elaborating entity \"xor_4bit\" for hierarchy \"xor_4bit:xorr\"" {  } { { "alu_4bit.sv" "xorr" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_4bit shiftLeft_4bit:left " "Elaborating entity \"shiftLeft_4bit\" for hierarchy \"shiftLeft_4bit:left\"" {  } { { "alu_4bit.sv" "left" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_4bit shiftRight_4bit:right " "Elaborating entity \"shiftRight_4bit\" for hierarchy \"shiftRight_4bit:right\"" {  } { { "alu_4bit.sv" "right" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitExtractor DigitExtractor:extractor " "Elaborating entity \"DigitExtractor\" for hierarchy \"DigitExtractor:extractor\"" {  } { { "alu_4bit.sv" "extractor" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189900 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DigitExtractor.sv(14) " "Verilog HDL Case Statement warning at DigitExtractor.sv(14): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/DigitExtractor.sv" 14 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709506189903 "|alu_4bit|DigitExtractor:extractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentOutput segmentOutput:segment1 " "Elaborating entity \"segmentOutput\" for hierarchy \"segmentOutput:segment1\"" {  } { { "alu_4bit.sv" "segment1" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709506189904 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "segmentOutput.sv(10) " "Verilog HDL Case Statement warning at segmentOutput.sv(10): incomplete case statement has no default case item" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments1 segmentOutput.sv(8) " "Verilog HDL Always Construct warning at segmentOutput.sv(8): inferring latch(es) for variable \"segments1\", which holds its previous value in one or more paths through the always construct" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[0\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[0\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[1\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[1\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[2\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[2\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[3\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[3\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[4\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[4\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[5\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[5\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[6\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[6\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709506189907 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709506190098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  3 16:49:50 2024 " "Processing ended: Sun Mar  3 16:49:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709506190098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709506190098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709506190098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709506190098 ""}
