{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683071402809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683071402810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 17:50:02 2023 " "Processing started: Tue May  2 17:50:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683071402810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071402810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071402810 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1683071403605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_data Rx_Data RISC_V_Pipeline.sv(31) " "Verilog HDL Declaration information at RISC_V_Pipeline.sv(31): object \"rx_data\" differs only in case from object \"Rx_Data\" in the same scope" {  } { { "../src/RISC_V_Pipeline.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683071412448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Pipeline " "Found entity 1: RISC_V_Pipeline" {  } { { "../src/RISC_V_Pipeline.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/risc_v_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Core " "Found entity 1: RISC_V_Core" {  } { { "../src/RISC_V_Core.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../src/Forwarding_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Forwarding_Unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/forwarding_unit_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/forwarding_unit_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit_Decode " "Found entity 1: Forwarding_Unit_Decode" {  } { { "../src/Forwarding_Unit_Decode.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Forwarding_Unit_Decode.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/pc_src.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Src " "Found entity 1: PC_Src" {  } { { "../src/PC_Src.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Src.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_sp_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_sp_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_SP_Param " "Found entity 1: Reg_SP_Param" {  } { { "../src/Reg_SP_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_SP_Param.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_gp_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_gp_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_GP_Param " "Found entity 1: Reg_GP_Param" {  } { { "../src/Reg_GP_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_GP_Param.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../src/Hazard_Detection_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Hazard_Detection_Unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rx_Data rx_data Mem_Map_Controler_Mul.sv(19) " "Verilog HDL Declaration information at Mem_Map_Controler_Mul.sv(19): object \"Rx_Data\" differs only in case from object \"rx_data\" in the same scope" {  } { { "../src/Mem_Map_Controler_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler_Mul.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683071412470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Map_Controler_Mul " "Found entity 1: Mem_Map_Controler_Mul" {  } { { "../src/Mem_Map_Controler_Mul.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler_Mul.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../src/Adder.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_word_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_word_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Word_FSM " "Found entity 1: UART_Word_FSM" {  } { { "../src/UART_Word_FSM.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Word_FSM.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "../src/UART_Tx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_pkg (SystemVerilog) " "Found design unit 1: UART_pkg (SystemVerilog)" {  } { { "../src/UART_pkg.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx RX UART_Full_Duplex.sv(13) " "Verilog HDL Declaration information at UART_Full_Duplex.sv(13): object \"rx\" differs only in case from object \"RX\" in the same scope" {  } { { "../src/UART_Full_Duplex.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683071412481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX UART_Full_Duplex.sv(23) " "Verilog HDL Declaration information at UART_Full_Duplex.sv(23): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "../src/UART_Full_Duplex.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683071412482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Full_Duplex " "Found entity 1: UART_Full_Duplex" {  } { { "../src/UART_Full_Duplex.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_neg_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_neg_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Neg_Param " "Found entity 1: Reg_Neg_Param" {  } { { "../src/Reg_Neg_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Neg_Param.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shift_register_r_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_r_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shift_register_piso_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_piso_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_PISO_Param " "Found entity 1: Shift_Register_PISO_Param" {  } { { "../src/Shift_Register_PISO_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Tx " "Found entity 1: FSM_UART_Tx" {  } { { "../src/FSM_UART_Tx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/bit_rate_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/bit_rate_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/sign_ext_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext_Unit " "Found entity 1: Sign_Ext_Unit" {  } { { "../src/Sign_Ext_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/sign_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext " "Found entity 1: Sign_Ext" {  } { { "../src/Sign_Ext.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shifts.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shifts.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/shift_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Unit " "Found entity 1: Shift_Unit" {  } { { "../src/Shift_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/rom_single_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/rom_single_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Single_Port " "Found entity 1: ROM_Single_Port" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/regs.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/regs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_PC " "Found entity 1: Reg_PC" {  } { { "../src/Reg_PC.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "../src/Reg_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_tb " "Found entity 1: Reg_File_tb" {  } { { "../src/Reg_File_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "../src/Reg_File.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/ram_single_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/ram_single_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Single_Port " "Found entity 1: RAM_Single_Port" {  } { { "../src/RAM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/pc_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Enable " "Found entity 1: PC_Enable" {  } { { "../src/PC_Enable.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_1 " "Found entity 1: Mux_4_1" {  } { { "../src/Mux_4_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1 " "Found entity 1: Mux_2_1" {  } { { "../src/Mux_2_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rx_Data rx_data Mem_Map_Controler.sv(19) " "Verilog HDL Declaration information at Mem_Map_Controler.sv(19): object \"Rx_Data\" differs only in case from object \"rx_data\" in the same scope" {  } { { "../src/Mem_Map_Controler.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683071412525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Map_Controler " "Found entity 1: Mem_Map_Controler" {  } { { "../src/Mem_Map_Controler.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412526 ""}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "GPIO.sv(24) " "Verilog HDL Event Control warning at GPIO.sv(24): event expression is a constant" {  } { { "../src/GPIO.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv" 24 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "Analysis & Synthesis" 0 -1 1683071412528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/gpio.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/gpio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../src/GPIO.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/counter_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/counter_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/control_unit_enum.sv 1 0 " "Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_enum.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit_enum (SystemVerilog) " "Found design unit 1: Control_Unit_enum (SystemVerilog)" {  } { { "../src/Control_Unit_enum.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/control_unit_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Div " "Found entity 1: Clk_Div" {  } { { "../src/Clk_Div.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Clk_Div.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../src/ALU_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/alu_sel.sv 0 0 " "Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_sel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus21/projects/risc-v_jorge-padilla/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071412547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071412547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_count_enable_w UART_Tx.sv(44) " "Verilog HDL Implicit Net warning at UART_Tx.sv(44): created implicit net for \"bit_count_enable_w\"" {  } { { "../src/UART_Tx.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071412547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "GPIO.sv(24) " "Verilog HDL or VHDL warning at GPIO.sv(24): conditional expression evaluates to a constant" {  } { { "../src/GPIO.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683071412553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Pipeline " "Elaborating entity \"RISC_V_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683071412638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V_Core RISC_V_Core:CORE " "Elaborating entity \"RISC_V_Core\" for hierarchy \"RISC_V_Core:CORE\"" {  } { { "../src/RISC_V_Pipeline.sv" "CORE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071412952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_PC RISC_V_Core:CORE\|Reg_PC:PCREG " "Elaborating entity \"Reg_PC\" for hierarchy \"RISC_V_Core:CORE\|Reg_PC:PCREG\"" {  } { { "../src/RISC_V_Core.sv" "PCREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071412983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Enable RISC_V_Core:CORE\|PC_Enable:PCEN " "Elaborating entity \"PC_Enable\" for hierarchy \"RISC_V_Core:CORE\|PC_Enable:PCEN\"" {  } { { "../src/RISC_V_Core.sv" "PCEN" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071412992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder RISC_V_Core:CORE\|Adder:PCP4 " "Elaborating entity \"Adder\" for hierarchy \"RISC_V_Core:CORE\|Adder:PCP4\"" {  } { { "../src/RISC_V_Core.sv" "PCP4" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071412998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Mux_2_1:PCOUTMUX " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Mux_2_1:PCOUTMUX\"" {  } { { "../src/RISC_V_Core.sv" "PCOUTMUX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Neg_Param RISC_V_Core:CORE\|Reg_Neg_Param:F_D_PC " "Elaborating entity \"Reg_Neg_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_Neg_Param:F_D_PC\"" {  } { { "../src/RISC_V_Core.sv" "F_D_PC" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RISC_V_Core:CORE\|Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"RISC_V_Core:CORE\|Control_Unit:CU\"" {  } { { "../src/RISC_V_Core.sv" "CU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File RISC_V_Core:CORE\|Reg_File:REGFILE " "Elaborating entity \"Reg_File\" for hierarchy \"RISC_V_Core:CORE\|Reg_File:REGFILE\"" {  } { { "../src/RISC_V_Core.sv" "REGFILE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param RISC_V_Core:CORE\|Reg_File:REGFILE\|Reg_Param:GENREGS\[0\].REG_i " "Elaborating entity \"Reg_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_File:REGFILE\|Reg_Param:GENREGS\[0\].REG_i\"" {  } { { "../src/Reg_File.sv" "GENREGS\[0\].REG_i" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_SP_Param RISC_V_Core:CORE\|Reg_File:REGFILE\|Reg_SP_Param:GENREGS\[2\].REG_i " "Elaborating entity \"Reg_SP_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_File:REGFILE\|Reg_SP_Param:GENREGS\[2\].REG_i\"" {  } { { "../src/Reg_File.sv" "GENREGS\[2\].REG_i" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_GP_Param RISC_V_Core:CORE\|Reg_File:REGFILE\|Reg_GP_Param:GENREGS\[3\].REG_i " "Elaborating entity \"Reg_GP_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_File:REGFILE\|Reg_GP_Param:GENREGS\[3\].REG_i\"" {  } { { "../src/Reg_File.sv" "GENREGS\[3\].REG_i" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit RISC_V_Core:CORE\|Hazard_Detection_Unit:HDU " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"RISC_V_Core:CORE\|Hazard_Detection_Unit:HDU\"" {  } { { "../src/RISC_V_Core.sv" "HDU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Mux_2_1:STALL_ALUSRCA " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Mux_2_1:STALL_ALUSRCA\"" {  } { { "../src/RISC_V_Core.sv" "STALL_ALUSRCA" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Mux_2_1:STALL_SIGNEXT " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Mux_2_1:STALL_SIGNEXT\"" {  } { { "../src/RISC_V_Core.sv" "STALL_SIGNEXT" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Mux_2_1:STALL_MEMWRITE " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Mux_2_1:STALL_MEMWRITE\"" {  } { { "../src/RISC_V_Core.sv" "STALL_MEMWRITE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Mux_2_1:STALL_ALUCONTROL " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Mux_2_1:STALL_ALUCONTROL\"" {  } { { "../src/RISC_V_Core.sv" "STALL_ALUCONTROL" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Neg_Param RISC_V_Core:CORE\|Reg_Neg_Param:D_E_ALUSRCA " "Elaborating entity \"Reg_Neg_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_Neg_Param:D_E_ALUSRCA\"" {  } { { "../src/RISC_V_Core.sv" "D_E_ALUSRCA" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Neg_Param RISC_V_Core:CORE\|Reg_Neg_Param:D_E_SIGNEXT " "Elaborating entity \"Reg_Neg_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_Neg_Param:D_E_SIGNEXT\"" {  } { { "../src/RISC_V_Core.sv" "D_E_SIGNEXT" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Neg_Param RISC_V_Core:CORE\|Reg_Neg_Param:D_E_MEMWRITE " "Elaborating entity \"Reg_Neg_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_Neg_Param:D_E_MEMWRITE\"" {  } { { "../src/RISC_V_Core.sv" "D_E_MEMWRITE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Neg_Param RISC_V_Core:CORE\|Reg_Neg_Param:D_E_ALUCONTROL " "Elaborating entity \"Reg_Neg_Param\" for hierarchy \"RISC_V_Core:CORE\|Reg_Neg_Param:D_E_ALUCONTROL\"" {  } { { "../src/RISC_V_Core.sv" "D_E_ALUCONTROL" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext_Unit RISC_V_Core:CORE\|Sign_Ext_Unit:SEU " "Elaborating entity \"Sign_Ext_Unit\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\"" {  } { { "../src/RISC_V_Core.sv" "SEU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1 RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12 " "Elaborating entity \"Mux_4_1\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\"" {  } { { "../src/Sign_Ext_Unit.sv" "MUX12" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\|Mux_2_1:M0 " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\|Mux_2_1:M0\"" {  } { { "../src/Mux_4_1.sv" "M0" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_2_1:MUX20 " "Elaborating entity \"Mux_2_1\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Mux_2_1:MUX20\"" {  } { { "../src/Sign_Ext_Unit.sv" "MUX20" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE12 " "Elaborating entity \"Sign_Ext\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE12\"" {  } { { "../src/Sign_Ext_Unit.sv" "SE12" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE20 " "Elaborating entity \"Sign_Ext\" for hierarchy \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|Sign_Ext:SE20\"" {  } { { "../src/Sign_Ext_Unit.sv" "SE20" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Unit RISC_V_Core:CORE\|Shift_Unit:SU " "Elaborating entity \"Shift_Unit\" for hierarchy \"RISC_V_Core:CORE\|Shift_Unit:SU\"" {  } { { "../src/RISC_V_Core.sv" "SU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1 RISC_V_Core:CORE\|Shift_Unit:SU\|Mux_4_1:MUX " "Elaborating entity \"Mux_4_1\" for hierarchy \"RISC_V_Core:CORE\|Shift_Unit:SU\|Mux_4_1:MUX\"" {  } { { "../src/Shift_Unit.sv" "MUX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit RISC_V_Core:CORE\|Forwarding_Unit:FU " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"RISC_V_Core:CORE\|Forwarding_Unit:FU\"" {  } { { "../src/RISC_V_Core.sv" "FU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISC_V_Core:CORE\|ALU:ALURISCV " "Elaborating entity \"ALU\" for hierarchy \"RISC_V_Core:CORE\|ALU:ALURISCV\"" {  } { { "../src/RISC_V_Core.sv" "ALURISCV" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Src RISC_V_Core:CORE\|PC_Src:PCSRC " "Elaborating entity \"PC_Src\" for hierarchy \"RISC_V_Core:CORE\|PC_Src:PCSRC\"" {  } { { "../src/RISC_V_Core.sv" "PCSRC" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Map_Controler Mem_Map_Controler:MM " "Elaborating entity \"Mem_Map_Controler\" for hierarchy \"Mem_Map_Controler:MM\"" {  } { { "../src/RISC_V_Pipeline.sv" "MM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Single_Port ROM_Single_Port:ROM " "Elaborating entity \"ROM_Single_Port\" for hierarchy \"ROM_Single_Port:ROM\"" {  } { { "../src/RISC_V_Pipeline.sv" "ROM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413321 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "86 0 127 ROM_Single_Port.sv(20) " "Verilog HDL warning at ROM_Single_Port.sv(20): number of words (86) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683071413324 "|RISC_V_Pipeline|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM_Single_Port.sv(15) " "Net \"rom.data_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683071413328 "|RISC_V_Pipeline|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM_Single_Port.sv(15) " "Net \"rom.waddr_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683071413328 "|RISC_V_Pipeline|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM_Single_Port.sv(15) " "Net \"rom.we_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683071413328 "|RISC_V_Pipeline|ROM_Single_Port:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Single_Port RAM_Single_Port:RAM " "Elaborating entity \"RAM_Single_Port\" for hierarchy \"RAM_Single_Port:RAM\"" {  } { { "../src/RISC_V_Pipeline.sv" "RAM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413340 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "36 0 63 RAM_Single_Port.sv(22) " "Verilog HDL warning at RAM_Single_Port.sv(22): number of words (36) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/RAM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683071413342 "|RISC_V_Pipeline|RAM_Single_Port:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:IO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:IO\"" {  } { { "../src/RISC_V_Pipeline.sv" "IO" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Full_Duplex UART_Full_Duplex:UART " "Elaborating entity \"UART_Full_Duplex\" for hierarchy \"UART_Full_Duplex:UART\"" {  } { { "../src/RISC_V_Pipeline.sv" "UART" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Pipeline.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Full_Duplex:UART\|Reg_Param:RXREG " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Full_Duplex:UART\|Reg_Param:RXREG\"" {  } { { "../src/UART_Full_Duplex.sv" "RXREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Full_Duplex:UART\|Reg_Param:RXRREG " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Full_Duplex:UART\|Reg_Param:RXRREG\"" {  } { { "../src/UART_Full_Duplex.sv" "RXRREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Full_Duplex:UART\|UART_Rx:RX " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\"" {  } { { "../src/UART_Full_Duplex.sv" "RX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_Full_Duplex:UART\|UART_Rx:RX\|FSM_UART_Rx:FSM " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|FSM_UART_Rx:FSM\"" {  } { { "../src/UART_Rx.sv" "FSM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_Full_Duplex:UART\|UART_Rx:RX\|Shift_Register_R_Param:SHIFT_REG " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|Shift_Register_R_Param:SHIFT_REG\"" {  } { { "../src/UART_Rx.sv" "SHIFT_REG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_Full_Duplex:UART\|UART_Rx:RX\|Bit_Rate_Pulse:BR_PULSE " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|Bit_Rate_Pulse:BR_PULSE\"" {  } { { "../src/UART_Rx.sv" "BR_PULSE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_Full_Duplex:UART\|UART_Rx:RX\|Counter_Param:COUNT_BITS " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:RX\|Counter_Param:COUNT_BITS\"" {  } { { "../src/UART_Rx.sv" "COUNT_BITS" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Full_Duplex:UART\|UART_Tx:TX " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:TX\"" {  } { { "../src/UART_Full_Duplex.sv" "TX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Tx UART_Full_Duplex:UART\|UART_Tx:TX\|FSM_UART_Tx:FSM_Tx " "Elaborating entity \"FSM_UART_Tx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:TX\|FSM_UART_Tx:FSM_Tx\"" {  } { { "../src/UART_Tx.sv" "FSM_Tx" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_PISO_Param UART_Full_Duplex:UART\|UART_Tx:TX\|Shift_Register_PISO_Param:PISO " "Elaborating entity \"Shift_Register_PISO_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:TX\|Shift_Register_PISO_Param:PISO\"" {  } { { "../src/UART_Tx.sv" "PISO" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071413464 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[31\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[31\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[31\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[30\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[30\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[30\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[29\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[29\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[29\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[28\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[28\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[28\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[27\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[27\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[27\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[26\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[26\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[26\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[25\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[25\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[25\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[24\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[24\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[24\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[23\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[23\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[23\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[22\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[22\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[22\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[21\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[21\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[21\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[20\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[20\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[20\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[19\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[19\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[19\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[18\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[18\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[18\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[17\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[17\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[17\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[16\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[16\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[16\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[15\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[15\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[15\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[14\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[14\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[14\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[13\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[13\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[13\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[12\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_12\[12\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_12\[12\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[31\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[31\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[31\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[30\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[30\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[30\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[29\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[29\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[29\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[28\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[28\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[28\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[27\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[27\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[27\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[26\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[26\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[26\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[25\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[25\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[25\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[24\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[24\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[24\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[23\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[23\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[23\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[22\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[22\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[22\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[21\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[21\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[21\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[20\] " "Net \"RISC_V_Core:CORE\|Sign_Ext_Unit:SEU\|In_20\[20\]\" is missing source, defaulting to GND" {  } { { "../src/Sign_Ext_Unit.sv" "In_20\[20\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683071413664 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683071413664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bc84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bc84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bc84 " "Found entity 1: altsyncram_bc84" {  } { { "db/altsyncram_bc84.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_bc84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3bi " "Found entity 1: cntr_3bi" {  } { { "db/cntr_3bi.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_3bi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071417956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071417956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071418036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071418036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071418102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071418102 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071418880 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683071419046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.02.18:50:22 Progress: Loading sld89fdeded/alt_sld_fab_wrapper_hw.tcl " "2023.05.02.18:50:22 Progress: Loading sld89fdeded/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071422790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071425416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071425521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071428731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071428837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071428943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071429063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071429067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071429068 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683071429768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89fdeded/alt_sld_fab.v" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071430019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071430019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071430097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071430097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071430098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071430098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071430157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071430157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071430249 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071430249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071430249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683071430309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071430309 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_Single_Port:RAM\|ram " "RAM logic \"RAM_Single_Port:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/RAM_Single_Port.sv" "ram" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683071432617 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_Single_Port:ROM\|rom " "RAM logic \"ROM_Single_Port:ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../src/ROM_Single_Port.sv" "rom" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683071432617 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683071432617 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_ROM_Single_Port_bfc4a98f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_ROM_Single_Port_bfc4a98f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1683071432622 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_RAM_Single_Port_65c896f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_RAM_Single_Port_65c896f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1683071433770 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683071435077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071437749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683071445495 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[3\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[3\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[3\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[2\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[2\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[2\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[1\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[1\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[1\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[8\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[8\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[8\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[0\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[0\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[0\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[7\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[7\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[7\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[6\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[6\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[6\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[5\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[5\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[5\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[4\] " "Logic cell \"UART_Full_Duplex:UART\|UART_Rx:RX\|Q_SR_w\[4\]\"" {  } { { "../src/UART_Rx.sv" "Q_SR_w\[4\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683071445520 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683071445520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg " "Generated suppressed messages file D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071445865 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 829 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 829 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1683071447324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683071447535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683071447535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12832 " "Implemented 12832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683071448775 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683071448775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12399 " "Implemented 12399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683071448775 ""} { "Info" "ICUT_CUT_TM_RAMS" "398 " "Implemented 398 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683071448775 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683071448775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683071448775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683071448834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 17:50:48 2023 " "Processing ended: Tue May  2 17:50:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683071448834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683071448834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683071448834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683071448834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683071450801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683071450802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 17:50:50 2023 " "Processing started: Tue May  2 17:50:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683071450802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683071450802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683071450802 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683071450913 ""}
{ "Info" "0" "" "Project  = RISC-V" {  } {  } 0 0 "Project  = RISC-V" 0 0 "Fitter" 0 0 1683071450914 ""}
{ "Info" "0" "" "Revision = RISC-V" {  } {  } 0 0 "Revision = RISC-V" 0 0 "Fitter" 0 0 1683071450914 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1683071451190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC-V 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"RISC-V\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683071451278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683071451322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683071451323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683071451888 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683071451920 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683071452324 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683071452554 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 28 " "No exact pin location assignment(s) for 6 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683071452992 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683071466433 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 8146 global CLKCTRL_G6 " "clk~inputCLKENA0 with 8146 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683071466948 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 1554 global CLKCTRL_G9 " "rst~inputCLKENA0 with 1554 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1683071466948 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683071466948 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683071466948 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AA30 " "Refclk input I/O pad rst is placed onto PIN_AA30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1683071466948 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1683071466948 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1683071466948 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683071466950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683071467052 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683071467078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683071467150 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683071467194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683071467194 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683071467212 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683071468759 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683071468759 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683071468759 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683071468759 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683071468759 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.sdc " "Reading SDC File: 'RISC-V.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683071468812 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1683071468814 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1683071469014 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683071469018 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683071469018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683071469018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683071469018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.769          clk " "  18.769          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683071469018 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683071469018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683071470006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683071470031 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683071470031 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683071470422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683071476918 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683071478764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683071508219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683071533217 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683071548842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683071548842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683071551674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683071569265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683071569265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683071589253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683071589253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683071589260 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.04 " "Total time spent on timing analysis during the Fitter is 24.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683071606927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683071607077 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683071611900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683071611907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683071616280 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:21 " "Fitter post-fit operations ending: elapsed time is 00:01:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683071687096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.fit.smsg " "Generated suppressed messages file D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683071689008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6957 " "Peak virtual memory: 6957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683071693036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 17:54:53 2023 " "Processing ended: Tue May  2 17:54:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683071693036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:03 " "Elapsed time: 00:04:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683071693036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:12 " "Total CPU time (on all processors): 00:07:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683071693036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683071693036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683071694730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683071694731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 17:54:54 2023 " "Processing started: Tue May  2 17:54:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683071694731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683071694731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683071694731 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683071708457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683071710114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 17:55:10 2023 " "Processing ended: Tue May  2 17:55:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683071710114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683071710114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683071710114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683071710114 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683071712111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683071713004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683071713005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 17:55:12 2023 " "Processing started: Tue May  2 17:55:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683071713005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683071713005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683071713005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683071713152 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1683071714574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071714621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071714621 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683071716838 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683071716838 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683071716838 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683071716838 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1683071716838 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.sdc " "Reading SDC File: 'RISC-V.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683071716895 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683071716897 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1683071736277 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683071773433 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683071773453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683071773888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683071773888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.414 " "Worst-case setup slack is -2.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.414             -81.056 clk  " "   -2.414             -81.056 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.462               0.000 altera_reserved_tck  " "    9.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071773890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 altera_reserved_tck  " "    0.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071773961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071773961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.427 " "Worst-case recovery slack is 3.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.427               0.000 clk  " "    3.427               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.808               0.000 altera_reserved_tck  " "   28.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071774006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.756 " "Worst-case removal slack is 0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 altera_reserved_tck  " "    0.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 clk  " "    0.756               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071774028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.244 " "Worst-case minimum pulse width slack is 8.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.244               0.000 clk  " "    8.244               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.264               0.000 altera_reserved_tck  " "   15.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071774036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071774036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071774094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071774094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071774094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071774094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.403 ns " "Worst Case Available Settling Time: 34.403 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071774094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071774094 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683071774094 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683071774099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683071774149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683071779134 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1683071798798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683071835708 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683071835708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.362 " "Worst-case setup slack is -2.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362             -72.513 clk  " "   -2.362             -72.513 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 altera_reserved_tck  " "    9.645               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071835710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 clk  " "    0.274               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071835784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.655 " "Worst-case recovery slack is 3.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.655               0.000 clk  " "    3.655               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.969               0.000 altera_reserved_tck  " "   28.969               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071835805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.694 " "Worst-case removal slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 clk  " "    0.694               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 altera_reserved_tck  " "    0.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071835826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.200 " "Worst-case minimum pulse width slack is 8.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.200               0.000 clk  " "    8.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.295               0.000 altera_reserved_tck  " "   15.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071835836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071835836 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071835901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071835901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071835901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071835901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.518 ns " "Worst Case Available Settling Time: 34.518 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071835901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071835901 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683071835901 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683071835906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683071836130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683071841247 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1683071860234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.286 " "Worst-case setup slack is 2.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.286               0.000 clk  " "    2.286               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.562               0.000 altera_reserved_tck  " "   12.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071897139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 altera_reserved_tck  " "    0.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071897218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.532 " "Worst-case recovery slack is 5.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.532               0.000 clk  " "    5.532               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.112               0.000 altera_reserved_tck  " "   30.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071897240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.319 " "Worst-case removal slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 altera_reserved_tck  " "    0.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clk  " "    0.429               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071897260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.174 " "Worst-case minimum pulse width slack is 8.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.174               0.000 clk  " "    8.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.028               0.000 altera_reserved_tck  " "   15.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071897271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071897271 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071897342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071897342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071897342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071897342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.681 ns " "Worst Case Available Settling Time: 35.681 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071897342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071897342 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683071897342 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683071897346 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1683071916206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.829 " "Worst-case setup slack is 2.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.829               0.000 clk  " "    2.829               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.995               0.000 altera_reserved_tck  " "   12.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071954144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 altera_reserved_tck  " "    0.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk  " "    0.169               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071954220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.883 " "Worst-case recovery slack is 5.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.883               0.000 clk  " "    5.883               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.500               0.000 altera_reserved_tck  " "   30.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071954243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.272 " "Worst-case removal slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 altera_reserved_tck  " "    0.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk  " "    0.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071954267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.169 " "Worst-case minimum pulse width slack is 8.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.169               0.000 clk  " "    8.169               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.078               0.000 altera_reserved_tck  " "   15.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683071954276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683071954276 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071954350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071954350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071954350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071954350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.829 ns " "Worst Case Available Settling Time: 35.829 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071954350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683071954350 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683071954350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683071955942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683071955948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5355 " "Peak virtual memory: 5355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683071956102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 17:59:16 2023 " "Processing ended: Tue May  2 17:59:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683071956102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:04 " "Elapsed time: 00:04:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683071956102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683071956102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683071956102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683071957486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683071957487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 17:59:17 2023 " "Processing started: Tue May  2 17:59:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683071957487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683071957487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683071957487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC-V.svo D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/simulation/modelsim/ simulation " "Generated file RISC-V.svo in folder \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683071961283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683071962388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 17:59:22 2023 " "Processing ended: Tue May  2 17:59:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683071962388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683071962388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683071962388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683071962388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683071963982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683073083758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683073083759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 18:18:03 2023 " "Processing started: Tue May  2 18:18:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683073083759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683073083759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC-V -c RISC-V --netlist_type=sgate " "Command: quartus_npp RISC-V -c RISC-V --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683073083759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683073084592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 18:18:04 2023 " "Processing ended: Tue May  2 18:18:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683073084592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683073084592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683073084592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683073084592 ""}
