<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!--
MIT License

Copyright (c) 2021 Digilent, Inc.

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
-->
<board schema_version="2.0" vendor="digilentinc.com" name="nexys4_ddr" display_name="Nexys4 DDR" url="https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/start" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">C.1</revision>
</compatible_board_revisions>
<file_version>1.1</file_version>
<description>Nexys4 DDR</description>
<components>
  <component name="part0" display_name="Nexys4 DDR" type="fpga" part_name="xc7a100tcsg324-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/start">
    <interfaces>
      <interface mode="master" name="acl_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="acl_spi" preset_proc="spi_preset">
        <description>Accelerometer control through SPI</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="acl_miso_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="acl_miso_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="acl_miso_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="acl_mosi_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="acl_mosi_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="acl_mosi_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="acl_sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="acl_sclk_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="acl_sclk_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="acl_ss_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="acl_ss_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="acl_ss_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="acl_ss_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="ddr2_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr2_sdram" preset_proc="ddr2_sdram_preset"> 
      <description>DDR2 board interface, it can use MIG IP for connection.</description>
	  <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	  </preferred_ips>
	  </interface>
      <interface mode="master" name="dip_switches_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_16bits" preset_proc="dip_switches_16bits_preset">
        <description>16 DIP Switches</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="dip_switches_16bits_tri_i" dir="in" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="dip_switches_16bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="dip_switches_16bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="dip_switches_16bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="dip_switches_16bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="dip_switches_16bits_tri_i_4"/> 
              <pin_map port_index="5" component_pin="dip_switches_16bits_tri_i_5"/> 
              <pin_map port_index="6" component_pin="dip_switches_16bits_tri_i_6"/> 
              <pin_map port_index="7" component_pin="dip_switches_16bits_tri_i_7"/> 
              <pin_map port_index="8" component_pin="dip_switches_16bits_tri_i_8"/> 
              <pin_map port_index="9" component_pin="dip_switches_16bits_tri_i_9"/> 
              <pin_map port_index="10" component_pin="dip_switches_16bits_tri_i_10"/> 
              <pin_map port_index="11" component_pin="dip_switches_16bits_tri_i_11"/> 
              <pin_map port_index="12" component_pin="dip_switches_16bits_tri_i_12"/> 
              <pin_map port_index="13" component_pin="dip_switches_16bits_tri_i_13"/> 
              <pin_map port_index="14" component_pin="dip_switches_16bits_tri_i_14"/> 
              <pin_map port_index="15" component_pin="dip_switches_16bits_tri_i_15"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="dual_seven_seg_led_disp" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dual_seven_seg_led_disp" preset_proc="output_8bits_preset">
        <description>Dual 7 Seg LED Segments</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="dual_seven_seg_led_disp_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="dual_seven_seg_led_disp_tri_o_0"/> 
              <pin_map port_index="1" component_pin="dual_seven_seg_led_disp_tri_o_1"/> 
              <pin_map port_index="2" component_pin="dual_seven_seg_led_disp_tri_o_2"/> 
              <pin_map port_index="3" component_pin="dual_seven_seg_led_disp_tri_o_3"/> 
              <pin_map port_index="4" component_pin="dual_seven_seg_led_disp_tri_o_4"/> 
              <pin_map port_index="5" component_pin="dual_seven_seg_led_disp_tri_o_5"/> 
              <pin_map port_index="6" component_pin="dual_seven_seg_led_disp_tri_o_6"/> 
              <pin_map port_index="7" component_pin="dual_seven_seg_led_disp_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="eth_mdio_mdc">
        <description>Secondary interface to communicate with ethernet phy. </description>
		<port_maps>
          <port_map logical_port="MDIO_I" physical_port="eth_mdio_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_rmii" type="xilinx.com:interface:rmii_rtl:1.0" of_component="eth_rmii">
        <description>Primary interface to communicate with ethernet phy in RMII mode. </description>
		<port_maps>
          <port_map logical_port="TXD" physical_port="eth_rmii_txd" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_txd_0"/> 
              <pin_map port_index="1" component_pin="eth_rmii_txd_1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RXD" physical_port="eth_rmii_rxd" dir="in" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_rxd_0"/> 
              <pin_map port_index="1" component_pin="eth_rmii_rxd_1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TX_EN" physical_port="eth_rmii_tx_en" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_tx_en"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RX_ER" physical_port="eth_rmii_rx_er" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_rx_er"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CRS_DV" physical_port="eth_rmii_crs_dv" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rmii_crs_dv"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="led_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_16bits" preset_proc="output_16bits_preset">
        <description>16 LEDs</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="led_16bits_tri_o" dir="out" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_16bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_16bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_16bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_16bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="led_16bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="led_16bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="led_16bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="led_16bits_tri_o_7"/> 
              <pin_map port_index="8" component_pin="led_16bits_tri_o_8"/> 
              <pin_map port_index="9" component_pin="led_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="led_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="led_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="led_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="led_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="led_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="led_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
        <description>5 Push Buttons</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
        <description>Quad SPI Flash</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
        <port_maps>
          <port_map logical_port="RESET" physical_port="reset" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="reset"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="rst_polarity" value="0" />
       </parameters>
      </interface>
      <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="output_6bits_preset">
        <description>2 RGB LEDs</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="rgb_led_tri_o" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1" component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2" component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3" component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4" component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5" component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="seven_seg_led_an" type="xilinx.com:interface:gpio_rtl:1.0" of_component="seven_seg_led_an" preset_proc="output_8bits_preset">
        <description>7 Segment Display Anodes</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="seven_seg_led_an_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="seven_seg_led_an_tri_o_0"/> 
              <pin_map port_index="1" component_pin="seven_seg_led_an_tri_o_1"/> 
              <pin_map port_index="2" component_pin="seven_seg_led_an_tri_o_2"/> 
              <pin_map port_index="3" component_pin="seven_seg_led_an_tri_o_3"/> 
              <pin_map port_index="4" component_pin="seven_seg_led_an_tri_o_4"/> 
              <pin_map port_index="5" component_pin="seven_seg_led_an_tri_o_5"/> 
              <pin_map port_index="6" component_pin="seven_seg_led_an_tri_o_6"/> 
              <pin_map port_index="7" component_pin="seven_seg_led_an_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock">
        <port_maps>
          <port_map logical_port="CLK" physical_port="clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000" />
       </parameters>
      </interface>
      <interface mode="master" name="temp_sensor" type="xilinx.com:interface:iic_rtl:1.0" of_component="temp_sensor">
        <description>Temperature Sensor connected to I2C</description>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="temp_sda_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="temp_sda_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="temp_sda_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="temp_scl_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="temp_scl_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="temp_scl_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="temp_scl_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
        <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
		<port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="RTSn" physical_port="usb_uart_rts" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rts"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="CTSn" physical_port="usb_uart_cts" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_cts"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  
	  <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JA1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JA2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JA3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JA4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JA7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JA8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JA9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JA10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JB1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JB2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JB3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JB4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JB7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JB8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JB9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JB10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="jc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="jd" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jd">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JD1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JD2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JD3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JD4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JD7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JD8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JD9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JD10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="jxadc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jxadc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JXADC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JXADC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JXADC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JXADC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JXADC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JXADC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JXADC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JXADC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JXADC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JXADC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JXADC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JXADC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JXADC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JXADC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JXADC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JXADC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JXADC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JXADC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JXADC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JXADC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JXADC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JXADC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JXADC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JXADC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="sd" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="sd">
       <preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="PmodSD" order="0"/>
			<preferred_ip vendor="digilentinc.com" library="ip" name="pmod_bridge" order="1"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="PIN1_I" physical_port="SD1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="SD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="SD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="SD2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="SD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="SD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="SD3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="SD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="SD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="SD4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="SD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="SD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="SD7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="SD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="SD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="SD8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="SD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="SD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="SD9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="SD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="SD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="SD10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="SD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="SD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD10"/> 
			</pin_maps>
		  </port_map>
		</port_maps>
      </interface>
    </interfaces>
  </component>
  <component name="acl_spi" display_name="Accelerometer" type="chip" sub_type="chip" major_group="Peripherals">
	<description>Accelerometer controlled through SPI</description>
  </component>
  <component name="ddr2_sdram" display_name="DDR2 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
  <description>256 MB Onboard DDR Memory </description>
	<parameters>
        <parameter name="ddr_type" value="ddr2"/>
        <parameter name="size" value="256MB"/>
	</parameters>
  </component>
  <component name="dip_switches_16bits" display_name="16 Switches" type="chip" sub_type="switch" major_group="GPIO">
	<description>16 Switches</description>
  </component>
  <component name="dual_seven_seg_led_disp" display_name="7 Segments" type="chip" sub_type="led" major_group="7 Segment Display">
	<description>7 Segment Display Segment Control</description>
  </component>
  <component name="eth_rmii" display_name="Ethernet RMII" type="chip" sub_type="ethernet" major_group="Ethernet">
	<description>Ethernet RMII Signals</description> 
  </component>
  <component name="eth_mdio_mdc" display_name="Ethernet MDIO MDC" type="chip" sub_type="ethernet" major_group="Ethernet">
  <description>Ethernet MDIO/MDC Signals</description> 
  </component>
  <component name="led_16bits" display_name="16 LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>16 LEDs</description>
  </component>
  <component name="push_buttons_5bits" display_name="5 Push Buttons" type="chip" sub_type="push_button" major_group="GPIO">
	<description>Push Buttons 5 to 0 {Down Right Left Up Center} </description>
  </component>
  <component name="qspi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory">
	<description>QSPI Flash</description>
  </component>
  <component name="reset" display_name="Reset" type="chip" sub_type="reset" major_group="Reset">
	<description>Onboard Reset Button</description>
  </component>
  <component name="rgb_led" display_name="2 RGB LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>2 RGB LEDs</description>
  </component>
  <component name="seven_seg_led_an" display_name="8 Anodes" type="chip" sub_type="led" major_group="7 Segment Display">
	<description>7 Segment Display Anodes</description>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clock">
	<description>100 MHz Single-Ended System Clock</description>
  </component>
  <component name="temp_sensor" display_name="Temp Sensor" type="chip" sub_type="mux" major_group="Peripherals">
	<description>SPI Controlled Temperature Sensor</description>
  </component>
  <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
	<description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
  </component>
  <component name="ja" display_name="Connector JA" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JA</description>
  </component>
  <component name="jb" display_name="Connector JB" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JB</description>
  </component>
  <component name="jc" display_name="Connector JC" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JC</description>
  </component>
  <component name="jd" display_name="Connector JD" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JD</description>
  </component>
  <component name="jxadc" display_name="Connector JXADC" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JXADC</description>
  </component>
  <component name="sd" display_name="Onboard Micro SD Slot" type="chip" sub_type="chip" major_group="External Memory">
  <component_modes>
	<component_mode name="apmodsd" display_name="Digilent PmodSD IP">
	  <interfaces>
		<interface name="sd"/>
	  </interfaces>
	  <preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="PmodSD" order="0"/>
	  </preferred_ips>
	</component_mode>
	<component_mode name="bpmodbridge" display_name="Pmod Bridge (Custom SPI/GPIO)">
	  <interfaces>
		<interface name="sd"/>
	  </interfaces>
	  <preferred_ips>
		  <preferred_ip vendor="digilentinc.com" library="ip" name="pmod_bridge" order="0"/>
	  </preferred_ips>
	</component_mode>
  </component_modes>
	<description>Onboard MicroSD Card Slot</description>
  </component>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_acl_spi" component1="part0" component2="acl_spi">
    <connection_map name="part0_acl_spi_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_dip_switches_16bits" component1="part0" component2="dip_switches_16bits">
    <connection_map name="part0_dip_switches_16bits_1" c1_st_index="5" c1_end_index="20" c2_st_index="0" c2_end_index="15"/>
  </connection>
  <connection name="part0_dual_seven_seg_led_disp" component1="part0" component2="dual_seven_seg_led_disp">
    <connection_map name="part0_dual_seven_seg_led_disp_1" c1_st_index="21" c1_end_index="28" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_eth_mdio_mdc" component1="part0" component2="eth_mdio_mdc">
    <connection_map name="part0_eth_mdio_mdc_1" c1_st_index="29" c1_end_index="30" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_eth_rmii" component1="part0" component2="eth_rmii">
    <connection_map name="part0_eth_rmii_1" c1_st_index="31" c1_end_index="37" c2_st_index="0" c2_end_index="6"/>
  </connection>
  <connection name="part0_led_16bits" component1="part0" component2="led_16bits">
    <connection_map name="part0_led_16bits_1" c1_st_index="38" c1_end_index="53" c2_st_index="0" c2_end_index="15"/>
  </connection>
  <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
    <connection_map name="part0_push_buttons_5bits_1" c1_st_index="54" c1_end_index="58" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="59" c1_end_index="63" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_reset" component1="part0" component2="reset">
    <connection_map name="part0_reset_1" c1_st_index="64" c1_end_index="64" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
    <connection_map name="part0_rgb_led_1" c1_st_index="65" c1_end_index="70" c2_st_index="0" c2_end_index="5"/>
  </connection>
  <connection name="part0_seven_seg_led_an" component1="part0" component2="seven_seg_led_an">
    <connection_map name="part0_seven_seg_led_an_1" c1_st_index="71" c1_end_index="78" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="4" c1_end_index="4" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_temp_sensor" component1="part0" component2="temp_sensor">
    <connection_map name="part0_temp_sensor_1" c1_st_index="79" c1_end_index="80" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="81" c1_end_index="82" c2_st_index="0" c2_end_index="1"/>
	<connection_map name="part0_usb_uart_rts_cts" c1_st_index="179" c1_end_index="180" c2_st_index="2" c2_end_index="3"/>
  </connection>
  <connection name="part0_ja" component1="part0" component2="ja">
    <connection_map name="part0_ja_1" c1_st_index="83" c1_end_index="90" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jb" component1="part0" component2="jb">
    <connection_map name="part0_jb_1" c1_st_index="91" c1_end_index="98" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jc" component1="part0" component2="jc">
    <connection_map name="part0_jc_1" c1_st_index="99" c1_end_index="106" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jd" component1="part0" component2="jd">
    <connection_map name="part0_jd_1" c1_st_index="107" c1_end_index="114" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jxadc" component1="part0" component2="jxadc">
    <connection_map name="part0_jxadc_1" c1_st_index="115" c1_end_index="122" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_sd" component1="part0" component2="sd">
    <connection_map name="part0_ja_1" c1_st_index="171" c1_end_index="178" c2_st_index="0" c2_end_index="7"/>
  </connection>
  
 
</connections>
</board>
