{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670210897821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670210897821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 11:28:17 2022 " "Processing started: Mon Dec 05 11:28:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670210897821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670210897821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670210897821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670210898088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r0.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "rtl/r0.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/r0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r1.v" { { "Info" "ISGN_ENTITY_NAME" "1 r1 " "Found entity 1: r1" {  } { { "rtl/r1.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/r1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/z.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "rtl/z.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/z.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "rtl/tr.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/tr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rtl/pc.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "rtl/ir.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "rtl/dr.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/dr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(19) " "Verilog HDL warning at alu.v(19): extended using \"x\" or \"z\"" {  } { { "rtl/alu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/alu.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1670210898164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "rtl/light_show.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "rtl/clk_div.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/clk_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "rtl/CPU_Controller.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/CPU_Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "rtl/qtsj.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/qtsj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "rtl/x.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210898174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210898174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670210898205 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_led top.v(24) " "Output port \"read_led\" at top.v(24) has no driver" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670210898205 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_led top.v(24) " "Output port \"write_led\" at top.v(24) has no driver" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670210898205 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:quick " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:quick\"" {  } { { "rtl/top.v" "quick" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:controller\"" {  } { { "rtl/top.v" "controller" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mcpu\"" {  } { { "rtl/top.v" "mcpu" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtsj cpu:mcpu\|qtsj:qtdl " "Elaborating entity \"qtsj\" for hierarchy \"cpu:mcpu\|qtsj:qtdl\"" {  } { { "rtl/cpu.v" "qtdl" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar cpu:mcpu\|ar:mar " "Elaborating entity \"ar\" for hierarchy \"cpu:mcpu\|ar:mar\"" {  } { { "rtl/cpu.v" "mar" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ar.v(13) " "Verilog HDL assignment warning at ar.v(13): truncated value with size 32 to match size of target (16)" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670210898225 "|top|cpu:mcpu|ar:mar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:mcpu\|pc:mpc " "Elaborating entity \"pc\" for hierarchy \"cpu:mcpu\|pc:mpc\"" {  } { { "rtl/cpu.v" "mpc" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(14) " "Verilog HDL assignment warning at pc.v(14): truncated value with size 32 to match size of target (16)" {  } { { "rtl/pc.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/pc.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670210898225 "|top|cpu:mcpu|pc:mpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr cpu:mcpu\|dr:mdr " "Elaborating entity \"dr\" for hierarchy \"cpu:mcpu\|dr:mdr\"" {  } { { "rtl/cpu.v" "mdr" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr cpu:mcpu\|tr:mtr " "Elaborating entity \"tr\" for hierarchy \"cpu:mcpu\|tr:mtr\"" {  } { { "rtl/cpu.v" "mtr" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:mcpu\|ir:mir " "Elaborating entity \"ir\" for hierarchy \"cpu:mcpu\|ir:mir\"" {  } { { "rtl/cpu.v" "mir" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r0 cpu:mcpu\|r0:mr0 " "Elaborating entity \"r0\" for hierarchy \"cpu:mcpu\|r0:mr0\"" {  } { { "rtl/cpu.v" "mr0" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r1 cpu:mcpu\|r1:mr1 " "Elaborating entity \"r1\" for hierarchy \"cpu:mcpu\|r1:mr1\"" {  } { { "rtl/cpu.v" "mr1" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x cpu:mcpu\|x:mx " "Elaborating entity \"x\" for hierarchy \"cpu:mcpu\|x:mx\"" {  } { { "rtl/cpu.v" "mx" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:mcpu\|alu:malu " "Elaborating entity \"alu\" for hierarchy \"cpu:mcpu\|alu:malu\"" {  } { { "rtl/cpu.v" "malu" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z cpu:mcpu\|z:mz " "Elaborating entity \"z\" for hierarchy \"cpu:mcpu\|z:mz\"" {  } { { "rtl/cpu.v" "mz" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:mcpu\|control:mcontrol " "Elaborating entity \"control\" for hierarchy \"cpu:mcpu\|control:mcontrol\"" {  } { { "rtl/cpu.v" "mcontrol" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t7 control.v(70) " "Verilog HDL or VHDL warning at control.v(70): object \"t7\" assigned a value but never read" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1670210898243 "|top|cpu:mcpu|control:mcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mm " "Elaborating entity \"ram\" for hierarchy \"ram:mm\"" {  } { { "rtl/top.v" "mm" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898254 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr2 ram.v(47) " "Verilog HDL Always Construct warning at ram.v(47): variable \"addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_rom ram.v(49) " "Verilog HDL Always Construct warning at ram.v(49): inferring latch(es) for variable \"data_rom\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[0\] ram.v(51) " "Inferred latch for \"data_rom\[0\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[1\] ram.v(51) " "Inferred latch for \"data_rom\[1\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[2\] ram.v(51) " "Inferred latch for \"data_rom\[2\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[3\] ram.v(51) " "Inferred latch for \"data_rom\[3\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[4\] ram.v(51) " "Inferred latch for \"data_rom\[4\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[5\] ram.v(51) " "Inferred latch for \"data_rom\[5\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[6\] ram.v(51) " "Inferred latch for \"data_rom\[6\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[7\] ram.v(51) " "Inferred latch for \"data_rom\[7\]\" at ram.v(51)" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210898262 "|top|ram:mm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_show light_show:show " "Elaborating entity \"light_show\" for hierarchy \"light_show:show\"" {  } { { "rtl/top.v" "show" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210898263 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_choose " "Found clock multiplexer cpu:mcpu\|qtsj:qtdl\|clk_choose" {  } { { "rtl/qtsj.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/qtsj.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1670210898426 "|top|cpu:mcpu|qtsj:qtdl|clk_choose"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1670210898426 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[0\] " "Converted tri-state buffer \"ram:mm\|data_ram\[0\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[1\] " "Converted tri-state buffer \"ram:mm\|data_ram\[1\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[2\] " "Converted tri-state buffer \"ram:mm\|data_ram\[2\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[3\] " "Converted tri-state buffer \"ram:mm\|data_ram\[3\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[4\] " "Converted tri-state buffer \"ram:mm\|data_ram\[4\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[5\] " "Converted tri-state buffer \"ram:mm\|data_ram\[5\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[6\] " "Converted tri-state buffer \"ram:mm\|data_ram\[6\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mm\|data_ram\[7\] " "Converted tri-state buffer \"ram:mm\|data_ram\[7\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[15\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[15\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[14\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[14\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[13\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[13\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[12\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[12\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[11\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[11\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[10\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[10\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[9\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[9\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[8\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[8\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ar.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[0\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[0\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 169 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[1\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[1\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 169 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[2\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[2\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 169 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontrol\|alus\[3\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontrol\|alus\[3\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 169 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670210898456 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1670210898456 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:mm\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:mm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1670210899119 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ram:mm\|memory_rtl_1 " "Inferred RAM node \"ram:mm\|memory_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1670210899119 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|memory_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|memory_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670210899432 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1670210899432 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1670210899432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:mm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899490 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670210899490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsc1 " "Found entity 1: altsyncram_qsc1" {  } { { "db/altsyncram_qsc1.tdf" "" { Text "D:/webcourse/PCO_complex_stu_2022/db/altsyncram_qsc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210899531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210899531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:memory_rtl_1 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:memory_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:memory_rtl_1 " "Instantiated megafunction \"ram:mm\|altsyncram:memory_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899551 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670210899551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9c1 " "Found entity 1: altsyncram_s9c1" {  } { { "db/altsyncram_s9c1.tdf" "" { Text "D:/webcourse/PCO_complex_stu_2022/db/altsyncram_s9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210899592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210899592 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670210899732 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[0\] cpu:mcpu\|data_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[0\]\" to the node \"cpu:mcpu\|data_out\[0\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[1\] cpu:mcpu\|data_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[1\]\" to the node \"cpu:mcpu\|data_out\[1\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[2\] cpu:mcpu\|data_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[2\]\" to the node \"cpu:mcpu\|data_out\[2\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[3\] cpu:mcpu\|data_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[3\]\" to the node \"cpu:mcpu\|data_out\[3\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[4\] cpu:mcpu\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[4\]\" to the node \"cpu:mcpu\|data_out\[4\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[5\] cpu:mcpu\|data_out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[5\]\" to the node \"cpu:mcpu\|data_out\[5\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[6\] cpu:mcpu\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[6\]\" to the node \"cpu:mcpu\|data_out\[6\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:mcpu\|dbus\[7\] cpu:mcpu\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"cpu:mcpu\|dbus\[7\]\" to the node \"cpu:mcpu\|data_out\[7\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210899742 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1670210899742 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[0\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[0\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[1\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[1\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[2\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[2\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[3\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[3\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[4\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[4\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[5\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[5\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[6\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[6\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[7\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[7\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1670210899742 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1670210899742 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/control.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/control.v" 398 -1 0 } } { "rtl/ram.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/ram.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1670210899752 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1670210899752 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[0\] " "Node \"cpu:mcpu\|data_out\[0\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[1\] " "Node \"cpu:mcpu\|data_out\[1\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[2\] " "Node \"cpu:mcpu\|data_out\[2\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[3\] " "Node \"cpu:mcpu\|data_out\[3\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[4\] " "Node \"cpu:mcpu\|data_out\[4\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[5\] " "Node \"cpu:mcpu\|data_out\[5\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[6\] " "Node \"cpu:mcpu\|data_out\[6\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu:mcpu\|data_out\[7\] " "Node \"cpu:mcpu\|data_out\[7\]\"" {  } { { "rtl/cpu.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/cpu.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210899833 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1670210899833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_led GND " "Pin \"read_led\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|read_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_led GND " "Pin \"write_led\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|write_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "drlbus_led GND " "Pin \"drlbus_led\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|drlbus_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "busmem_led GND " "Pin \"busmem_led\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/webcourse/PCO_complex_stu_2022/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210899833 "|top|busmem_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670210899833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670210899890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1023 " "1023 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670210900353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/webcourse/PCO_complex_stu_2022/output_files/PCO_comolex.map.smsg " "Generated suppressed messages file D:/webcourse/PCO_complex_stu_2022/output_files/PCO_comolex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670210900400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670210900488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210900488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "673 " "Implemented 673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670210900556 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670210900556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "507 " "Implemented 507 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670210900556 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1670210900556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670210900556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670210900576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 11:28:20 2022 " "Processing ended: Mon Dec 05 11:28:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670210900576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670210900576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670210900576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670210900576 ""}
