
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032551                       # Number of seconds simulated
sim_ticks                                 32551370280                       # Number of ticks simulated
final_tick                               604054293399                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134959                       # Simulator instruction rate (inst/s)
host_op_rate                                   173947                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1271819                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906136                       # Number of bytes of host memory used
host_seconds                                 25594.34                       # Real time elapsed on the host
sim_insts                                  3454176899                       # Number of instructions simulated
sim_ops                                    4452060483                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1625472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       985088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       642816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3258752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1347712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1347712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12699                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7696                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5022                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25459                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10529                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10529                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49935594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30262566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19747740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100111054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             165154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41402620                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41402620                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41402620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49935594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30262566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19747740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              141513674                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78060841                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28411154                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24841499                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799498                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14245457                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13679653                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045104                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56555                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517665                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158050052                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28411154                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15724757                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32551875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8833072                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3774110                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523938                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76866992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.367190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44315117     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1617256      2.10%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2956479      3.85%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767854      3.60%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553406      5.92%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4744921      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128161      1.47%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          852600      1.11%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13931198     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76866992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363962                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.024703                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34569468                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3648252                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31505600                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125528                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7018134                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092072                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176868288                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7018134                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36017343                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1240901                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       419546                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30169348                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2001711                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172229040                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690451                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       801634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228650228                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    783939738                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    783939738                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79754056                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20352                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5356528                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26498868                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761061                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98306                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1805925                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163016667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137642940                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182385                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48859768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134072239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76866992                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.790664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841763                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26538109     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14399750     18.73%     53.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12455618     16.20%     69.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671992      9.98%     79.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8044710     10.47%     89.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4729593      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086685      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555217      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       385318      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76866992                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541760     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175038     21.39%     87.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101537     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107958518     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085423      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23688874     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4900204      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137642940                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.763278                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818335                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005945                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353153592                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211896708                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133152183                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138461275                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339423                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7568797                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          941                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407706                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7018134                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         666882                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        57197                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163036526                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188774                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26498868                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761061                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1058907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2017360                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135071894                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22767560                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571046                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547126                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20413169                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4779566                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730341                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133301913                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133152183                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81825736                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199702546                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.705749                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49425545                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804252                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69848858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32040139     45.87%     45.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846321     21.25%     67.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8310480     11.90%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814524      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2692007      3.85%     86.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117731      1.60%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001189      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874821      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4151646      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69848858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4151646                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228734342                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333098215                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1193849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.780608                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.780608                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.281052                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.281052                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624808608                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174520918                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182283152                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78060841                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28525393                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23214583                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1906964                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12171653                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11242925                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2934766                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83916                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31530900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155783755                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28525393                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14177691                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32733604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9781769                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4860193                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15411727                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       765127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76967207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44233603     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1768846      2.30%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2296773      2.98%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3465988      4.50%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3371128      4.38%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2557620      3.32%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1525254      1.98%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2280930      2.96%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15467065     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76967207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365425                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995671                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32573474                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4753930                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31551157                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7842279                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4830112                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186371446                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7842279                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34300042                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         934841                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1308005                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30030362                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2551676                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180929509                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          650                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1102246                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       800997                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           38                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252094307                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842633697                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842633697                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156723208                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95371073                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38379                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21704                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7222945                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16777643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8882618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       171718                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2909690                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168148836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135445179                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       250701                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54684591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    166302081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5926                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76967207                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759778                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897544                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26662680     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16946663     22.02%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10944838     14.22%     70.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7455760      9.69%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6984691      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3723670      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2742308      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       822178      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       684419      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76967207                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         665073     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136737     14.23%     83.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159287     16.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112706540     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1913490      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15300      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13372443      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7437406      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135445179                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735123                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             961103                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007096                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349069368                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    222870712                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131640685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136406282                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       456384                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6435591                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1871                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          798                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2254191                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           61                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7842279                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         547869                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90092                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168185362                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1145476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16777643                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8882618                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21226                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          798                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2239998                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132848936                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12584969                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2596242                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19857818                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18609241                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7272849                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701864                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131675163                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131640685                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84576773                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237516620                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686386                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91786795                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112809536                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55376093                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1938401                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69124928                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153283                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26571052     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19901329     28.79%     67.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7328568     10.60%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4196845      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3503630      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1726904      2.50%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1713618      2.48%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       734068      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3448914      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69124928                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91786795                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112809536                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16970476                       # Number of memory references committed
system.switch_cpus1.commit.loads             10342049                       # Number of loads committed
system.switch_cpus1.commit.membars              15300                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16180235                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101681771                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2301842                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3448914                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           233861643                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344217673                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1093634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91786795                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112809536                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91786795                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850458                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850458                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175837                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175837                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       597828522                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181816425                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172131243                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30600                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78060841                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28850753                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23522424                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1926880                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12165517                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11269466                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3112492                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85379                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28867979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158480279                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28850753                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14381958                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35199284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10238335                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4778293                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14251277                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       935315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77133332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.546121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        41934048     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2329788      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4342857      5.63%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4342505      5.63%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2684653      3.48%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2150418      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1340160      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1255076      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16753827     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77133332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369593                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030215                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30099112                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4725694                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33814203                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       206922                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8287400                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4879904                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          336                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190136510                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1660                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8287400                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32282044                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         913602                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       826899                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31795652                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3027731                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183342569                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1259685                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       925334                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257517810                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855292690                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855292690                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159189931                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98327879                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32664                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15674                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8426812                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16956904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8653336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108625                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2994374                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172840089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137677576                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       272110                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58461089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178782882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     77133332                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897319                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26302810     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16803674     21.79%     55.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11116728     14.41%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7273819      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7669536      9.94%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3687039      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2933679      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664800      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       681247      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77133332                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857432     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162360     13.74%     86.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162030     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115158150     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1849570      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15674      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13323916      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7330266      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137677576                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763721                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1181822                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008584                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    353942416                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231332837                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134523725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138859398                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       429177                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6579287                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1792                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2079183                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8287400                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         471998                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        82583                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172871444                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       346054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16956904                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8653336                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15674                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         64843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1067797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2274896                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135853391                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12710324                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1824185                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19867145                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19259025                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7156821                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740353                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134566159                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134523725                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85727920                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246047175                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723319                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348421                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92712487                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114156374                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58715501                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1950076                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68845932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658143                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     25996802     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19344591     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8042511     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4003906      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3997283      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1617319      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1620697      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       867450      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3355373      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68845932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92712487                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114156374                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16951770                       # Number of memory references committed
system.switch_cpus2.commit.loads             10377617                       # Number of loads committed
system.switch_cpus2.commit.membars              15674                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16477401                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102846000                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2354538                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3355373                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238362434                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354036519                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 927509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92712487                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114156374                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92712487                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841967                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841967                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187695                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187695                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610278747                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186890723                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174666279                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31348                       # number of misc regfile writes
system.l2.replacements                          25461                       # number of replacements
system.l2.tagsinuse                      32767.990887                       # Cycle average of tags in use
system.l2.total_refs                           964407                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58229                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.562314                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           932.293316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.126161                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6063.294910                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.315700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3643.637757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.491612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2375.212059                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7954.789583                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6591.384648                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5170.445140                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.185037                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.111195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.072486                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.242761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.201153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.157789                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36842                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40040                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31043                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  107925                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41325                       # number of Writeback hits
system.l2.Writeback_hits::total                 41325                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31043                       # number of demand (read+write) hits
system.l2.demand_hits::total                   107925                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36842                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40040                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31043                       # number of overall hits
system.l2.overall_hits::total                  107925                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12699                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7695                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5022                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25458                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12699                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7696                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5022                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25459                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12699                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7696                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5022                       # number of overall misses
system.l2.overall_misses::total                 25459                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       856769                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    787852694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       796937                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    469141350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       714282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    326723662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1586085694                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        42854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         42854                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       856769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    787852694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       796937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    469184204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       714282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    326723662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1586128548                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       856769                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    787852694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       796937                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    469184204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       714282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    326723662                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1586128548                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36065                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              133383                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41325                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41325                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36065                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               133384                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36065                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              133384                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.256333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.161202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139249                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.190864                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.256333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.161220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139249                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.190870                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.256333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.161220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139249                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.190870                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 57117.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62040.530278                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 61302.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60967.037037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51020.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 65058.475110                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62302.054128                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        42854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        42854                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 57117.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62040.530278                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 61302.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60964.683472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51020.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 65058.475110                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62301.290231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 57117.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62040.530278                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 61302.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60964.683472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51020.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 65058.475110                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62301.290231                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10529                       # number of writebacks
system.l2.writebacks::total                     10529                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12699                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7695                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25458                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25459                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       771643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    714242215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       720637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    424388522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       632445                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    297730909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1438486371                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        36649                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        36649                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       771643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    714242215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       720637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    424425171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       632445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    297730909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1438523020                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       771643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    714242215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       720637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    424425171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       632445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    297730909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1438523020                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.161202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.190864                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.256333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.161220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.256333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.161220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.190870                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51442.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56243.973147                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55433.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55151.204938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45174.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 59285.326364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56504.296135                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        36649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        36649                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51442.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56243.973147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55433.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 55148.800806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45174.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 59285.326364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56503.516242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51442.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56243.973147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55433.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 55148.800806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45174.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 59285.326364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56503.516242                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991741                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016556033                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875564.636531                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991741                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523919                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523919                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523919                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523919                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523919                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523919                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1051820                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1051820                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1051820                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1051820                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1051820                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1051820                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523938                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523938                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523938                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523938                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55358.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55358.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55358.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55358.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55358.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55358.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       874056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       874056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       874056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       874056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       874056                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       874056                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58270.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58270.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58270.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58270.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58270.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58270.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49541                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454157                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49797                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.176798                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.105863                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.894137                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824632                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175368                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671392                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004884                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004884                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004884                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004884                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153187                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153187                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153187                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153187                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153187                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153187                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6655107774                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6655107774                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6655107774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6655107774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6655107774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6655107774                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20824579                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20824579                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25158071                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25158071                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25158071                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25158071                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007356                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007356                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006089                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006089                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006089                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006089                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43444.337796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43444.337796                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43444.337796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43444.337796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43444.337796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43444.337796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10980                       # number of writebacks
system.cpu0.dcache.writebacks::total            10980                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103646                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103646                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103646                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103646                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49541                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49541                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49541                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49541                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49541                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49541                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1083797460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1083797460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1083797460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1083797460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1083797460                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1083797460                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21876.778022                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21876.778022                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21876.778022                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21876.778022                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21876.778022                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21876.778022                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996991                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100464903                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218679.239919                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996991                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15411708                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15411708                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15411708                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15411708                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15411708                       # number of overall hits
system.cpu1.icache.overall_hits::total       15411708                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1165548                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1165548                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1165548                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1165548                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1165548                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1165548                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15411727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15411727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15411727                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15411727                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15411727                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15411727                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61344.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61344.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61344.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61344.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61344.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61344.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       809937                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       809937                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       809937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       809937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       809937                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       809937                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62302.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62302.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62302.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62302.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62302.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62302.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47736                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185284738                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47992                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3860.742165                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.552210                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.447790                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912313                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087687                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9577607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9577607                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6594387                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6594387                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15300                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16171994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16171994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16171994                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16171994                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122085                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2561                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2561                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124646                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124646                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124646                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124646                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4190291884                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4190291884                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    172860302                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    172860302                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4363152186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4363152186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4363152186                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4363152186                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9699692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9699692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6596948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6596948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16296640                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16296640                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16296640                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16296640                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012586                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012586                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000388                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000388                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007649                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007649                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34322.741401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34322.741401                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 67497.189379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67497.189379                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35004.349807                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35004.349807                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35004.349807                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35004.349807                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       232842                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 33263.142857                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22107                       # number of writebacks
system.cpu1.dcache.writebacks::total            22107                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74350                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74350                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2560                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2560                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76910                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76910                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47735                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47735                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47736                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47736                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47736                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47736                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    828078414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    828078414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        43854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        43854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    828122268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    828122268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    828122268                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    828122268                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002929                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002929                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17347.405761                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17347.405761                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        43854                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        43854                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17347.961036                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17347.961036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17347.961036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17347.961036                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995776                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098890945                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373414.568035                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995776                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14251261                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14251261                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14251261                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14251261                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14251261                       # number of overall hits
system.cpu2.icache.overall_hits::total       14251261                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       927892                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       927892                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       927892                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       927892                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       927892                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       927892                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14251277                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14251277                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14251277                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14251277                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14251277                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14251277                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57993.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57993.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57993.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57993.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57993.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57993.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       729622                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       729622                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       729622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       729622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       729622                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       729622                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52115.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52115.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52115.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52115.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52115.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52115.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36065                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180830798                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36321                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4978.684453                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.419089                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.580911                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907887                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092113                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9699694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9699694                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6543314                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6543314                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15674                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15674                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15674                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15674                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16243008                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16243008                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16243008                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16243008                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        93993                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        93993                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        93993                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         93993                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        93993                       # number of overall misses
system.cpu2.dcache.overall_misses::total        93993                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3144248083                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3144248083                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3144248083                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3144248083                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3144248083                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3144248083                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9793687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9793687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6543314                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6543314                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15674                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15674                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16337001                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16337001                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16337001                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16337001                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009597                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005753                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005753                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005753                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005753                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33451.938793                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33451.938793                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33451.938793                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33451.938793                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33451.938793                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33451.938793                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8238                       # number of writebacks
system.cpu2.dcache.writebacks::total             8238                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        57928                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        57928                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        57928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        57928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        57928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        57928                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36065                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36065                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36065                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36065                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    553592871                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    553592871                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    553592871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    553592871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    553592871                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    553592871                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15349.864716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15349.864716                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15349.864716                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15349.864716                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15349.864716                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15349.864716                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
