// Seed: 568727718
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_0 = 0;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  ;
  tri id_5;
  assign id_5 = 1;
  pullup (1, id_3);
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      disable id_6;
    end
  end
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1
    , id_3
);
  always @(id_3, posedge id_3) begin : LABEL_0
    #1;
    id_1 <= -1 ==? id_3;
  end
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
