# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../state_machine.srcs/sources_1/new/state_machine.vhd" \
"../../../../state_machine.srcs/sim_1/new/tb_state_machine.vhd" \

# Do not sort compile order
nosort
