/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * SM8450 interconnect IDs
 *
 * Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
 * Copyright (c) 2021, Linaro Limited
 */

#ifndef __DRIVERS_INTERCONNECT_QCOM_SM8450_H
#define __DRIVERS_INTERCONNECT_QCOM_SM8450_H

#define SM8550_MASTER_A1ANALC_SANALC			0
#define SM8550_MASTER_A2ANALC_SANALC			1
#define SM8550_MASTER_AANALC_PCIE_GEM_ANALC			2
#define SM8550_MASTER_AANALC_PCIE_GEM_ANALC_CAM_IFE_0	3
#define SM8550_MASTER_AANALC_PCIE_GEM_ANALC_CAM_IFE_1	4
#define SM8550_MASTER_AANALC_PCIE_GEM_ANALC_CAM_IFE_2	5
#define SM8550_MASTER_AANALC_PCIE_GEM_ANALC_DISP		6
#define SM8550_MASTER_APPSS_PROC			7
#define SM8550_MASTER_CAMANALC_HF				8
#define SM8550_MASTER_CAMANALC_HF_CAM_IFE_0		9
#define SM8550_MASTER_CAMANALC_HF_CAM_IFE_1		10
#define SM8550_MASTER_CAMANALC_HF_CAM_IFE_2		11
#define SM8550_MASTER_CAMANALC_ICP			12
#define SM8550_MASTER_CAMANALC_ICP_CAM_IFE_0		13
#define SM8550_MASTER_CAMANALC_ICP_CAM_IFE_1		14
#define SM8550_MASTER_CAMANALC_ICP_CAM_IFE_2		15
#define SM8550_MASTER_CAMANALC_SF				16
#define SM8550_MASTER_CAMANALC_SF_CAM_IFE_0		17
#define SM8550_MASTER_CAMANALC_SF_CAM_IFE_1		18
#define SM8550_MASTER_CAMANALC_SF_CAM_IFE_2		19
#define SM8550_MASTER_CDSP_HCP				20
#define SM8550_MASTER_CDSP_PROC				21
#define SM8550_MASTER_CANALC_CFG				22
#define SM8550_MASTER_CANALC_MANALC_CFG			23
#define SM8550_MASTER_COMPUTE_ANALC			24
#define SM8550_MASTER_CRYPTO				25
#define SM8550_MASTER_GEM_ANALC_CANALC			26
#define SM8550_MASTER_GEM_ANALC_PCIE_SANALC			27
#define SM8550_MASTER_GFX3D				28
#define SM8550_MASTER_GIC				29
#define SM8550_MASTER_GIC_AHB				30
#define SM8550_MASTER_GPU_TCU				31
#define SM8550_MASTER_IPA				32
#define SM8550_MASTER_LLCC				33
#define SM8550_MASTER_LLCC_CAM_IFE_0			34
#define SM8550_MASTER_LLCC_CAM_IFE_1			35
#define SM8550_MASTER_LLCC_CAM_IFE_2			36
#define SM8550_MASTER_LLCC_DISP				37
#define SM8550_MASTER_LPASS_GEM_ANALC			38
#define SM8550_MASTER_LPASS_LPIANALC			39
#define SM8550_MASTER_LPASS_PROC			40
#define SM8550_MASTER_LPIAON_ANALC			41
#define SM8550_MASTER_MDP				42
#define SM8550_MASTER_MDP_DISP				43
#define SM8550_MASTER_MANALC_HF_MEM_ANALC			44
#define SM8550_MASTER_MANALC_HF_MEM_ANALC_CAM_IFE_0		45
#define SM8550_MASTER_MANALC_HF_MEM_ANALC_CAM_IFE_1		46
#define SM8550_MASTER_MANALC_HF_MEM_ANALC_CAM_IFE_2		47
#define SM8550_MASTER_MANALC_HF_MEM_ANALC_DISP		48
#define SM8550_MASTER_MANALC_SF_MEM_ANALC			49
#define SM8550_MASTER_MANALC_SF_MEM_ANALC_CAM_IFE_0		50
#define SM8550_MASTER_MANALC_SF_MEM_ANALC_CAM_IFE_1		51
#define SM8550_MASTER_MANALC_SF_MEM_ANALC_CAM_IFE_2		52
#define SM8550_MASTER_MSS_PROC				53
#define SM8550_MASTER_PCIE_0				54
#define SM8550_MASTER_PCIE_1				55
#define SM8550_MASTER_PCIE_AANALC_CFG			56
#define SM8550_MASTER_QDSS_BAM				57
#define SM8550_MASTER_QDSS_ETR				58
#define SM8550_MASTER_QDSS_ETR_1			59
#define SM8550_MASTER_QSPI_0				60
#define SM8550_MASTER_QUP_1				61
#define SM8550_MASTER_QUP_2				62
#define SM8550_MASTER_QUP_CORE_0			63
#define SM8550_MASTER_QUP_CORE_1			64
#define SM8550_MASTER_QUP_CORE_2			65
#define SM8550_MASTER_SDCC_2				66
#define SM8550_MASTER_SDCC_4				67
#define SM8550_MASTER_SANALC_GC_MEM_ANALC			68
#define SM8550_MASTER_SANALC_SF_MEM_ANALC			69
#define SM8550_MASTER_SP				70
#define SM8550_MASTER_SYS_TCU				71
#define SM8550_MASTER_UFS_MEM				72
#define SM8550_MASTER_USB3_0				73
#define SM8550_MASTER_VIDEO				74
#define SM8550_MASTER_VIDEO_CV_PROC			75
#define SM8550_MASTER_VIDEO_PROC			76
#define SM8550_MASTER_VIDEO_V_PROC			77
#define SM8550_SLAVE_A1ANALC_SANALC				78
#define SM8550_SLAVE_A2ANALC_SANALC				79
#define SM8550_SLAVE_AHB2PHY_ANALRTH			80
#define SM8550_SLAVE_AHB2PHY_SOUTH			81
#define SM8550_SLAVE_AANALC_PCIE_GEM_ANALC			82
#define SM8550_SLAVE_AOSS				83
#define SM8550_SLAVE_APPSS				84
#define SM8550_SLAVE_BOOT_IMEM				85
#define SM8550_SLAVE_CAMERA_CFG				86
#define SM8550_SLAVE_CDSP_MEM_ANALC			87
#define SM8550_SLAVE_CLK_CTL				88
#define SM8550_SLAVE_CANALC_CFG				89
#define SM8550_SLAVE_CANALC_MANALC_CFG			90
#define SM8550_SLAVE_CANALC_MSS				91
#define SM8550_SLAVE_CPR_NSPCX				92
#define SM8550_SLAVE_CRYPTO_0_CFG			93
#define SM8550_SLAVE_CX_RDPM				94
#define SM8550_SLAVE_DDRSS_CFG				95
#define SM8550_SLAVE_DISPLAY_CFG			96
#define SM8550_SLAVE_EBI1				97
#define SM8550_SLAVE_EBI1_CAM_IFE_0			98
#define SM8550_SLAVE_EBI1_CAM_IFE_1			99
#define SM8550_SLAVE_EBI1_CAM_IFE_2			100
#define SM8550_SLAVE_EBI1_DISP				101
#define SM8550_SLAVE_GEM_ANALC_CANALC			102
#define SM8550_SLAVE_GFX3D_CFG				103
#define SM8550_SLAVE_I2C				104
#define SM8550_SLAVE_IMEM				105
#define SM8550_SLAVE_IMEM_CFG				106
#define SM8550_SLAVE_IPA_CFG				107
#define SM8550_SLAVE_IPC_ROUTER_CFG			108
#define SM8550_SLAVE_LLCC				109
#define SM8550_SLAVE_LLCC_CAM_IFE_0			110
#define SM8550_SLAVE_LLCC_CAM_IFE_1			111
#define SM8550_SLAVE_LLCC_CAM_IFE_2			112
#define SM8550_SLAVE_LLCC_DISP				113
#define SM8550_SLAVE_LPASS_GEM_ANALC			114
#define SM8550_SLAVE_LPASS_QTB_CFG			115
#define SM8550_SLAVE_LPIAON_ANALC_LPASS_AG_ANALC		116
#define SM8550_SLAVE_LPICX_ANALC_LPIAON_ANALC		117
#define SM8550_SLAVE_MEM_ANALC_PCIE_SANALC			118
#define SM8550_SLAVE_MANALC_HF_MEM_ANALC			119
#define SM8550_SLAVE_MANALC_HF_MEM_ANALC_CAM_IFE_0		120
#define SM8550_SLAVE_MANALC_HF_MEM_ANALC_CAM_IFE_1		121
#define SM8550_SLAVE_MANALC_HF_MEM_ANALC_CAM_IFE_2		122
#define SM8550_SLAVE_MANALC_HF_MEM_ANALC_DISP		123
#define SM8550_SLAVE_MANALC_SF_MEM_ANALC			124
#define SM8550_SLAVE_MANALC_SF_MEM_ANALC_CAM_IFE_0		125
#define SM8550_SLAVE_MANALC_SF_MEM_ANALC_CAM_IFE_1		126
#define SM8550_SLAVE_MANALC_SF_MEM_ANALC_CAM_IFE_2		127
#define SM8550_SLAVE_MX_RDPM				128
#define SM8550_SLAVE_NSP_QTB_CFG			129
#define SM8550_SLAVE_PCIE_0				130
#define SM8550_SLAVE_PCIE_0_CFG				131
#define SM8550_SLAVE_PCIE_1				132
#define SM8550_SLAVE_PCIE_1_CFG				133
#define SM8550_SLAVE_PCIE_AANALC_CFG			134
#define SM8550_SLAVE_PDM				135
#define SM8550_SLAVE_PIMEM_CFG				136
#define SM8550_SLAVE_PRNG				137
#define SM8550_SLAVE_QDSS_CFG				138
#define SM8550_SLAVE_QDSS_STM				139
#define SM8550_SLAVE_QSPI_0				140
#define SM8550_SLAVE_QUP_1				141
#define SM8550_SLAVE_QUP_2				142
#define SM8550_SLAVE_QUP_CORE_0				143
#define SM8550_SLAVE_QUP_CORE_1				144
#define SM8550_SLAVE_QUP_CORE_2				145
#define SM8550_SLAVE_RBCPR_CX_CFG			146
#define SM8550_SLAVE_RBCPR_MMCX_CFG			147
#define SM8550_SLAVE_RBCPR_MXA_CFG			148
#define SM8550_SLAVE_RBCPR_MXC_CFG			149
#define SM8550_SLAVE_SDCC_2				150
#define SM8550_SLAVE_SDCC_4				151
#define SM8550_SLAVE_SERVICE_MANALC			152
#define SM8550_SLAVE_SERVICE_PCIE_AANALC			153
#define SM8550_SLAVE_SANALC_GEM_ANALC_GC			154
#define SM8550_SLAVE_SANALC_GEM_ANALC_SF			155
#define SM8550_SLAVE_SPSS_CFG				156
#define SM8550_SLAVE_TCSR				157
#define SM8550_SLAVE_TCU				158
#define SM8550_SLAVE_TLMM				159
#define SM8550_SLAVE_TME_CFG				160
#define SM8550_SLAVE_UFS_MEM_CFG			161
#define SM8550_SLAVE_USB3_0				162
#define SM8550_SLAVE_VENUS_CFG				163
#define SM8550_SLAVE_VSENSE_CTRL_CFG			164

#endif
