 
                              Fusion Compiler (TM)

             Version U-2022.12-SP1 for linux64 - Jan 27, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/jhpark/.synopsys_fc_gui/preferences.tcl
fc_shell> source run_fc.tcl
Warning: Layer 'VIA1' 'onGrid' and 'onWireTrack' coexist. (TECH-025)
Information: Loading technology file '/home/eda/soc/lib/gpdk/32n/tech/milkyway/saed32nm_1p9m_mw.tf' (FILE-007)
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file /home/jhpark/soc/proj/pnr/../rtl/memctrl/FSM.v
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01
Running PRESTO HDLC
Compiling source file /home/jhpark/soc/proj/pnr/../rtl/memctrl/SRAM64KB.v
Warning:  /home/jhpark/soc/proj/pnr/../rtl/memctrl/SRAM64KB.v:20: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/jhpark/soc/proj/pnr/../rtl/memctrl/SRAM64KB.v:34: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01
Running PRESTO HDLC
Compiling source file /home/jhpark/soc/proj/pnr/../rtl/memctrl/MEMCTRL.v
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /home/jhpark/soc/proj/pnr/../rtl/memctrl/SRAM2KB.v
Warning:  /home/jhpark/soc/proj/pnr/../rtl/memctrl/SRAM2KB.v:20: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/jhpark/soc/proj/pnr/../rtl/memctrl/SRAM2KB.v:34: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01
Presto compilation completed successfully. (MEMCTRL)
Information: Elaborating HDL template WORK:FSM instantiated from 'MEMCTRL'. (ELAB-193)

Inferred memory devices in process
        in routine FSM line 27 in file
                '/home/jhpark/soc/proj/pnr/../rtl/memctrl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    MEM_IDATA_reg    | Flip-flop |   7   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    MEM_IDATA_reg    | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|    MEM_ADDR_reg     | Flip-flop |   9   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     MEM_WEB_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     MEM_OEB_reg     | Flip-flop |   4   |  Y  | Y  | N  | Y  | N  | N  | N  |
|     MEM_CSB_reg     | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FSM line 44 in file
                '/home/jhpark/soc/proj/pnr/../rtl/memctrl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     MEM_CE_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     PREV_CE_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (FSM)
Information: Elaborating HDL template WORK:SRAM2KB instantiated from 'MEMCTRL'. (ELAB-193)
Presto compilation completed successfully. (SRAM2KB)
Number of modules read: 3
Top level ports:        33
Total in all modules
  Ports:                120
  Nets:                 293
  Instances:            144
Elapsed = 00:00:00.13, CPU = 00:00:00.11
Information: User units loaded from library 'sae32hvt' (LNK-040)
Information: Added key list 'DesignWare' to design 'MEMCTRL'. (DWS-0216)
Elapsed = 00:00:01.11, CPU = 00:00:00.16
****************************************
 Report : check_design 
 Options: { dp_pre_floorplan }
 Design : MEMCTRL
 Version: U-2022.12-SP1
 Date   : Wed Nov 27 03:41:13 2024
****************************************

Running atomic-check 'dp_pre_floorplan'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DPUI-924     Warn   10         The routing directions for layer '%s' are missing. Auto deriving...
  ----------------------------------------------------------------------------------------------------
  Total 10 non-EMS messages : 0 errors, 10 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
Information: Non-EMS messages are saved into file 'check_design2024Nov27034112.log'.
Information: Related supplies are not explicitly specified on 33 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: Power and ground nets will be connected to mapped cells only. Unmapped instances and switch placeholder cells in the design are skipped. (MV-341)
****************************************
Report : Power/Ground Connection Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:13 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/4
Ground net VSS                0/4
--------------------------------------------------------------------------------
Information: connections of 8 power/ground pin(s) are created or changed.
Information: The design specific attribute override for layer 'M1' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The returned value for layer 'M1' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M2' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M3' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M4' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M5' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M6' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M7' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M8' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M9' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
****************************************
Report : Ignored Layers
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:13 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               (none given)
RC Estimation Ignored Layers    (none given)
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
****************************************
Report : Ignored Layers
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:13 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M1
Max Routing Layer               M6
RC Estimation Ignored Layers    PO M7 M8 M9 MRDL 
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_01_READ_DESIGN.design'. (DES-028)
Saving library 'MEMCTRL'
Warning: this option -shape is not valid when you specify the -boundary option. (DPI-204)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 34.44%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

check_legality for block design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 14 ref cells (8 fillers) from library
Warning: Standard cell instance UFSM/MEM_IDATA_reg[7] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/MEM_IDATA_reg[6] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/MEM_IDATA_reg[5] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/MEM_IDATA_reg[4] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/MEM_IDATA_reg[3] is not placed. (LGL-003)
Note - message 'LGL-003' limit (5) exceeded. Remainder will be suppressed.
Design has no advanced rules
Checking legality
Checking cell legality:

Sorting rows.
Checking spacing rule legality.

Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design MEMCTRL succeeded!


check_legality succeeded.

**************************

****************************************
Report : check_mv_design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:14 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_02_FLOORPLAN.design'. (DES-028)
Saving library 'MEMCTRL'
All strategies have been removed.
No pattern is found.
No PG region is found.
No via def rule is found.
All strategy via rules have been removed.
Error: Nothing matched for blockage_list (SEL-005)
Information: The command 'set_pg_via_master_rule' cleared the undo history. (UNDO-016)
Successfully set via def rule pgvia_10x10.
Successfully create PG ring pattern core_ring_pattern.
Successfully set PG strategy core_ring.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Set tag to CORE_RING
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 4
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 4 stacked vias.
Number of vias: 4
Checking DRC for 4 stacked vias:0% 25% 50% 75% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 16 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 4 stacked vias:0% 20% 50% 70% 100%
Found -4 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 16 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag CORE_RING to committed wires.
Committed 16 wires.
Committing wires takes 0.00 seconds.
Committed 24 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create PG ring pattern Macro_ring.
Successfully set PG strategy MEMCTRL_macro_ring.
Successfully set strategy via rule M_ring_vias.
Sanity check for inputs.
Set tag to MACRO_RING
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy MEMCTRL_macro_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 4
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy MEMCTRL_macro_ring.
Checking 32 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MACRO_RING to committed wires.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 32 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create macro connection pattern Macro_ring_pin.
Successfully set PG strategy Macro_pins_via.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Set tag to Macro_RING_con
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy Macro_pins_via.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 4
Number of Pads: 0
Connecting macros and pads.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 572 stacked vias.
Number of threads: 4
Number of partitions: 26
Direction of partitions: horizontal
Number of vias: 572
Checking DRC for 572 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
572 regular vias are not fixed
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 572 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag Macro_RING_con to committed wires.
Committed 572 wires.
Committing wires takes 0.00 seconds.
Committed 572 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
Define region based on polygon shape.
Create region MESH
Variable 4.64 is defined in -parameters option but not used by any pattern expression.
Variable 19.456 is defined in -parameters option but not used by any pattern expression.
Variable 5.088 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern METAL8_PG_PATTERN.
Successfully set PG strategy METAL8_MAPPING_STRATEGY.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M8_via.
Sanity check for inputs.
Set tag to MESH_8
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy METAL8_MAPPING_STRATEGY.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 4
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies METAL8_MAPPING_STRATEGY .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies METAL8_MAPPING_STRATEGY .
Check and fix DRC for 161 wires for strategy METAL8_MAPPING_STRATEGY.
Number of threads: 4
Number of partitions: 6
Direction of partitions: vertical
Number of wires: 161
Checking DRC for 161 wires:5% 10% 15% 20% 30% 35% 40% 45% 50% 60% 70% 75% 80% 85% 90% 95% 100%
Creating 161 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies METAL8_MAPPING_STRATEGY .
Number of threads: 4
Working on strategy METAL8_MAPPING_STRATEGY.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy METAL8_MAPPING_STRATEGY: 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MESH_8 to committed wires.
Committed 161 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Variable 1.104 is defined in -parameters option but not used by any pattern expression.
Variable 13.376 is defined in -parameters option but not used by any pattern expression.
Variable 5.584 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern METAL7_PG_PATTERN.
Successfully set PG strategy METAL7_MAPPING_STRATEGY.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M7_via.
Sanity check for inputs.
Set tag to MESH_7
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy METAL7_MAPPING_STRATEGY.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 4
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies METAL7_MAPPING_STRATEGY .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies METAL7_MAPPING_STRATEGY .
Check and fix DRC for 86 wires for strategy METAL7_MAPPING_STRATEGY.
Number of threads: 4
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 86
Checking DRC for 86 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 86 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies METAL7_MAPPING_STRATEGY .
Number of threads: 4
Working on strategy METAL7_MAPPING_STRATEGY.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy METAL7_MAPPING_STRATEGY: 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MESH_7 to committed wires.
Committed 86 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Error: Nothing matched for blockage_list (SEL-005)
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern P_m2_triple.
Successfully set PG strategy S_m2_vddvss.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M2_via.
Sanity check for inputs.
Set tag to low_MESH_2
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_m2_vddvss.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 4
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_m2_vddvss .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_m2_vddvss .
Creating via shapes for strategies S_m2_vddvss .
Number of threads: 4
Working on strategy S_m2_vddvss.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Setting tag low_MESH_2 to committed wires.
Committed 479 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully set via def rule pgvia_1x2.
Variable M1 is defined in -parameters option but not used by other option.
Variable 0.06 is defined in -parameters option but not used by other option.
Variable 3.344 is defined in -parameters option but not used by other option.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create standard cell rail pattern std_rail_pattern.
Successfully set PG strategy M1_std_cell_rail.
Successfully set strategy via rule M2_via_stdcellrail.
Sanity check for inputs.
Set tag to STD_RAIL_M1
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_std_cell_rail.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 4
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_std_cell_rail.
DRC checking and fixing for standard cell rail strategy M1_std_cell_rail.
Number of threads: 4
Number of partitions: 17
Direction of partitions: horizontal
Number of wires: 348
Checking DRC for 348 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 348 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 10476 stacked vias.
Number of threads: 4
Number of partitions: 17
Direction of partitions: horizontal
Number of vias: 10476
Checking DRC for 10476 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 10476 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag STD_RAIL_M1 to committed wires.
Committed 348 wires.
Committing wires takes 0.00 seconds.
Committed 10476 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
All strategies have been removed.
All patterns have been removed.
All PG regions have been removed.
All via def rules have been removed.
All strategy via rules have been removed.
Command check_pg_drc started  at Wed Nov 27 03:41:16 2024
Command check_pg_drc finished at Wed Nov 27 03:41:16 2024
CPU usage for check_pg_drc: 0.32 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.10 seconds ( 0.00 hours)
No errors found.
Check net VDD vias...
Number of missing vias on VIA6 layer: 40
Number of missing vias on VIA7 layer: 540
Total number of missing vias: 580
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA6 layer: 48
Number of missing vias on VIA7 layer: 522
Total number of missing vias: 570
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 4
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 766
Number of VDD Vias: 3838
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 432
  Number of floating vias: 316
  Number of floating std cells: 0
  Number of floating hard macros: 4
  Number of floating I/O pads: 0
  Number of floating terminals: 1
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 928
Number of VSS Vias: 7266
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 435
  Number of floating vias: 312
  Number of floating std cells: 0
  Number of floating hard macros: 4
  Number of floating I/O pads: 0
  Number of floating terminals: 1
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Successfully set via def rule pgvia_10x10.
Set tag to core_M7_8_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 169 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 244 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of vias: 244
Checking DRC for 244 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 0 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 244 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 244 vias.
Setting tag core_M7_8_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 0 seconds.
Successfully created PG Vias.
Successfully set via def rule pgvia_3x3.
Set tag to M6_7_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 102 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 88 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 4
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 88
Checking DRC for 88 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 1 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 88 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 88 vias.
Setting tag M6_7_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 1 seconds.
Successfully created PG Vias.
Successfully set via def rule pgvia_5x8.
Set tag to M7_8_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 247 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 818 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 4
Number of partitions: 5
Direction of partitions: horizontal
Number of vias: 818
Checking DRC for 818 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 0 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 818 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 818 vias.
Setting tag M7_8_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 0 seconds.
Successfully created PG Vias.
Information: The command 'set_pg_via_master_rule' cleared the undo history. (UNDO-016)
Successfully set via def rule pgvia_2x4.
Set tag to M2_7_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 565 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 2502 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 4
Number of partitions: 12
Direction of partitions: vertical
Number of vias: 1628
Checking DRC for 1628 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 4
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 874
Checking DRC for 874 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 1 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 2502 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2: Checking 2479 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 12395 vias.
Setting tag M2_7_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 1 seconds.
Successfully created PG Vias.
Command check_pg_drc started  at Wed Nov 27 03:41:18 2024
Command check_pg_drc finished at Wed Nov 27 03:41:19 2024
CPU usage for check_pg_drc: 0.65 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.18 seconds ( 0.00 hours)
No errors found.
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 163
Number of Macro Cells: 4
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 766
Number of VDD Vias: 8738
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 928
Number of VSS Vias: 15911
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 4
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 766
Number of VDD Vias: 8738
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 928
Number of VSS Vias: 15911
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_03_POWERPLAN.design'. (DES-028)
Saving library 'MEMCTRL'
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (224.2350 222.4760).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (299.9720 153.4415).
Cell is added at (242.9000 247.0360).
Cell is added at (299.9720 153.4415).
Cell is added at (242.9000 257.3080).
Cell is added at (125.9520 255.4335).
Cell is added at (242.9000 250.4630).
Cell is added at (242.9000 249.1030).
Cell is added at (242.9000 251.8370).
Cell is added at (242.9000 247.7460).
Cell is added at (242.9000 253.2000).
Cell is added at (242.9000 255.9400).
Cell is added at (375.7090 222.4760).
Cell is added at (357.0440 247.0360).
Cell is added at (357.0440 257.3080).
Cell is added at (473.9920 255.4335).
Cell is added at (357.0440 250.4630).
Cell is added at (357.0440 249.1030).
Cell is added at (357.0440 251.8370).
Cell is added at (357.0440 247.7460).
Cell is added at (357.0440 253.2000).
Cell is added at (357.0440 255.9400).
Cell is added at (224.2350 84.4070).
Cell is added at (242.9000 59.8470).
Cell is added at (242.9000 49.5750).
Cell is added at (125.9520 51.4495).
Cell is added at (242.9000 56.4200).
Cell is added at (242.9000 57.7800).
Cell is added at (242.9000 55.0460).
Cell is added at (242.9000 59.1370).
Cell is added at (242.9000 53.6830).
Cell is added at (242.9000 50.9430).
Cell is added at (375.7090 84.4070).
Cell is added at (357.0440 59.8470).
Cell is added at (357.0440 49.5750).
Cell is added at (473.9920 51.4495).
Cell is added at (357.0440 56.4200).
Cell is added at (357.0440 57.7800).
Cell is added at (357.0440 55.0460).
Cell is added at (357.0440 59.1370).
Cell is added at (357.0440 53.6830).
Cell is added at (357.0440 50.9430).
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-11-27 03:41:19 / Session: 0.01 hr / Command: 0.00 hr / Memory: 472 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 59 cells with default moveable distance 0.0, and 167 out of total 226 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 15 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556           85        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell UFSM/sll_38/U0/U_0 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_7 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_9 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_10 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_18 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_20 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_3 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_4 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_5 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/sll_38/U0/U_11 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 26 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   10.403 um (6.22 rows)
            Max Displacement:       37.167 um (22.23 rows)
            Number of cells moved: 59 (out of 59 cells)

Writing GIF plot to file './legalizer_debug_plots/MEMCTRL_SITE_unit.002-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: USRAM/macro_guide_buf_32 (NBUFFX2_HVT)
    Input Location: (473.992 255.434)
    Legal Location: (474.088 292.600)
    Displacement to legal location: 37.167 um (22.23 rows)
    Optimization Step: unknown
  Cell: USRAM/macro_guide_buf_52 (NBUFFX2_HVT)
    Input Location: (473.992 51.450)
    Legal Location: (474.088 88.616)
    Displacement to legal location: 37.167 um (22.23 rows)
    Optimization Step: unknown
  Cell: USRAM/macro_guide_buf_22 (NBUFFX2_HVT)
    Input Location: (125.952 255.434)
    Legal Location: (126.008 292.600)
    Displacement to legal location: 37.167 um (22.23 rows)
    Optimization Step: unknown
  Cell: USRAM/macro_guide_buf_42 (NBUFFX2_HVT)
    Input Location: (125.952 51.450)
    Legal Location: (126.008 88.616)
    Displacement to legal location: 37.167 um (22.23 rows)
    Optimization Step: unknown
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/MEMCTRL_SITE_unit.002-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/MEMCTRL_SITE_unit.002-0003-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     85
number of references:                15
number of site rows:                179
number of locations attempted:     2714
number of locations failed:        1006  (37.1%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    59       1813       606 ( 33.4%)        901       400 ( 44.4%)  NBUFFX2_HVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    59       1813       606 ( 33.4%)        901       400 ( 44.4%)  NBUFFX2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          59 (472 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           10.532 um ( 6.30 row height)
rms weighted cell displacement:  10.532 um ( 6.30 row height)
max cell displacement:           37.167 um (22.23 row height)
avg cell displacement:            6.307 um ( 3.77 row height)
avg weighted cell displacement:   6.307 um ( 3.77 row height)
number of cells moved:               59
number of large displacements:       22
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: USRAM/macro_guide_buf_52 (NBUFFX2_HVT)
  Input location: (473.992,51.4495)
  Legal location: (474.088,88.616)
  Displacement:  37.167 um (22.23 row height)
Cell: USRAM/macro_guide_buf_32 (NBUFFX2_HVT)
  Input location: (473.992,255.434)
  Legal location: (474.088,292.6)
  Displacement:  37.167 um (22.23 row height)
Cell: USRAM/macro_guide_buf_42 (NBUFFX2_HVT)
  Input location: (125.952,51.4495)
  Legal location: (126.008,88.616)
  Displacement:  37.167 um (22.23 row height)
Cell: USRAM/macro_guide_buf_22 (NBUFFX2_HVT)
  Input location: (125.952,255.434)
  Legal location: (126.008,292.6)
  Displacement:  37.167 um (22.23 row height)
Cell: USRAM/macro_guide_buf_10 (NBUFFX2_HVT)
  Input location: (224.235,222.476)
  Legal location: (223.592,215.688)
  Displacement:   6.818 um ( 4.08 row height)
Cell: USRAM/macro_guide_buf_29 (NBUFFX2_HVT)
  Input location: (375.709,222.476)
  Legal location: (375.744,215.688)
  Displacement:   6.788 um ( 4.06 row height)
Cell: USRAM/macro_guide_buf_56 (NBUFFX2_HVT)
  Input location: (357.044,59.137)
  Legal location: (351.728,61.864)
  Displacement:   5.975 um ( 3.57 row height)
Cell: USRAM/macro_guide_buf_36 (NBUFFX2_HVT)
  Input location: (357.044,247.746)
  Legal location: (351.728,245.784)
  Displacement:   5.667 um ( 3.39 row height)
Cell: USRAM/macro_guide_buf_37 (NBUFFX2_HVT)
  Input location: (357.044,253.2)
  Legal location: (351.728,254.144)
  Displacement:   5.399 um ( 3.23 row height)
Cell: USRAM/macro_guide_buf_58 (NBUFFX2_HVT)
  Input location: (357.044,50.943)
  Legal location: (351.728,51.832)
  Displacement:   5.390 um ( 3.22 row height)

Legalization succeeded.
Total Legalizer CPU: 1.677
Total Legalizer Wall Time: 1.678
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-11-27 03:41:21 / Session: 0.01 hr / Command: 0.00 hr / Memory: 485 MB (FLW-8100)
Information: The command 'remove_scenarios' cleared the undo history. (UNDO-016)
Created scenario func.ff_125c for mode func and corner ff_125c
All analysis types are activated.
Created scenario func.ss_n40c for mode func and corner ss_n40c
All analysis types are activated.
Created scenario func.ff_n40c for mode func and corner ff_n40c
All analysis types are activated.
Created scenario func.ss_125c for mode func and corner ss_125c
All analysis types are activated.
****************************************
Report : mode
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:21 2024
****************************************

------------------------------------------------------------------------------------------
Mode func
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this mode:

                                                         Leakage   Dynamic
Scenario            Corner          Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        ff_125c         true    true   true  true      true      true      true     true     false    false
func.ff_n40c        ff_n40c         true    true   true  true      true      true      true     true     false    false
func.ss_125c        ss_125c         true    true   true  true      true      true      true     true     false    false
func.ss_n40c        ss_n40c         true    true   true  true      true      true      true     true     false    false


****************************************
Report : corner
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:21 2024
****************************************

--------------------------------------------------------------------------------
Corner ff_125c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ff_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_125c
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


****************************************
Report : scenario
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:21 2024
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
func.ff_125c *  func            ff_125c         true    true   true  true     true     true      true     true     false false
func.ff_n40c *  func            ff_n40c         true    true   true  true     true     true      true     true     false false
func.ss_125c *  func            ss_125c         true    true   true  true     true     true      true     true     false false
func.ss_n40c *  func            ss_n40c         true    true   true  true     true     true      true     true     false false

****************************************
Report : corner
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:21 2024
****************************************

--------------------------------------------------------------------------------
Corner ff_125c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 560
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 559

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 560
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 559




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ff_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 550
  early temperature               -40.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 549

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 550
  late temperature                -40.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 549




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_125c
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            0.99
  early voltage                   0.95
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 565
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 564

  late process label              (none)
  late process number             0.99
  late voltage                    0.95
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 565
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 564




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            0.99
  early voltage                   0.95
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 555
  early temperature               -40.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 554

  late process label              (none)
  late process number             0.99
  late voltage                    0.95
    source                        UPF
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 555
  late temperature                -40.00
    source                        hierarchical setting
    file/line                     /home/jhpark/soc/proj/pnr/memctrl/run_fc.tcl, line 554




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


Scenario func.ss_125c (mode func corner ss_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ss_n40c (mode func corner ss_n40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ff_125c (mode func corner ff_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ff_n40c (mode func corner ff_n40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
****************************************
Report : mode
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:21 2024
****************************************

------------------------------------------------------------------------------------------
Mode func
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this mode:

                                                         Leakage   Dynamic
Scenario            Corner          Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        ff_125c         true    true   true  true      true      true      true     false    false    false
func.ff_n40c        ff_n40c         true    true   true  true      true      true      true     false    false    false
func.ss_125c        ss_125c         true    true   true  true      true      true      true     false    false    false
func.ss_n40c        ss_n40c         true    true   true  true      true      true      true     false    false    false


###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 -waveform {0 5} [get_ports CLK]
set_clock_latency 1 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -invert -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 1 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 1 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 4 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
Information: Timer using 4 threads
###################################################################
# OUTPUT
###################################################################
set_output_delay 4 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load [expr 3 * 0.64717] [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 -waveform {0 5} [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /home/jhpark/soc/proj/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /home/jhpark/soc/proj/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 1 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -invert -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 1 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 1 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 4 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 4 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load [expr 3 * 0.64717] [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 -waveform {0 5} [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /home/jhpark/soc/proj/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /home/jhpark/soc/proj/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 1 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -invert -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 1 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 1 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 4 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 4 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load [expr 3 * 0.64717] [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 -waveform {0 5} [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /home/jhpark/soc/proj/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /home/jhpark/soc/proj/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 1 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -invert -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 1 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 1 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 4 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 4 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load [expr 3 * 0.64717] [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
Information: The design specific attribute override for lib_cell 'sae32hvt:TIEH_HVT.timing' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'sae32hvt:TIEL_HVT.timing' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
****************************************
Report : net_fanout
        -high_fanout
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:41:21 2024
****************************************
Warning: application option <place_opt.congestion.effort> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: 158 out of 163 LGL-003 messages were not printed due to limit 5 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2024-11-27 03:41:23 / Session: 0.01 hr / Command: 0.00 hr / Memory: 513 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: Committing UPF. (MV-134)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 33 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
INFO: updateGlobalOptions
INFO: use Native GDC
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2024-11-27 03:41:23 / Session: 0.01 hr / Command: 0.00 hr / Memory: 552 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2024-11-27 03:41:23 / Session: 0.01 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)
Information: Committing UPF. (MV-134)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 33 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: Total 0 repeater cells have been inserted. (MV-054)
Information: Total 0 isolation cells have been inserted. (MV-054)
Information: Total 0 enable level shifter (as isolation) cells have been inserted. (MV-054)
Information: Total 0 level shifter cells have been inserted. (MV-054)
Information: Total 0 MV restriction buffer cells have been inserted. (MV-054)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2024-11-27 03:41:24 / Session: 0.01 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-11-27 03:41:24 / Session: 0.01 hr / Command: 0.00 hr / Memory: 568 MB (FLW-8100)
Information: The hierarchy UFSM is not ungrouped due to restrictions. (UNG-1004)
Information: The hierarchy USRAM is ungrouped due to auto_ungrouping. (UNG-1001)
Information: 1 of 2 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: 1 of 2 hierarchies are not ungrouped because of restrictions. Use report_ungroup for a list. (UNG-1005)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  1
Hierarchies preserved due to restrictions                   1
-------------------------------------------------------------------
Information: Register Bits Before Sharing = 28, After Sharing = 28, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-11-27 03:41:29 / Session: 0.01 hr / Command: 0.00 hr / Memory: 613 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2024-11-27 03:41:30 / Session: 0.01 hr / Command: 0.00 hr / Memory: 715 MB (FLW-8100)
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2024-11-27 03:41:32 / Session: 0.01 hr / Command: 0.00 hr / Memory: 782 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2024-11-27 03:41:32 / Session: 0.01 hr / Command: 0.00 hr / Memory: 782 MB (FLW-8100)
Information: Added key list 'DesignWare' to design 'MEMCTRL'. (DWS-0216)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: Sequential element 'MEM_IDATA_reg[7]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[6]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[5]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[4]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[3]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[2]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[1]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[0]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_ADDR_reg[8]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_ADDR_reg[7]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Information: Inferred a shift register of length 2 with UFSM/PREV_CE_reg as head in module FSM. (SQM-2005)
Information: 17 out of 27 SQM-1011 messages were not printed due to limit 10 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
Information: 1 out of 2 SQM-1040 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
Information: 1 out of 2 SQM-1074 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2024-11-27 03:41:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 782 MB (FLW-8100)

Information: Register Bits Before Sharing = 28, After Sharing = 28, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-11-27 03:41:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 801 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-11-27 03:41:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 801 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    28 |       28
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -      62357.59           -         124              0.01       801
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2024-11-27 03:41:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 801 MB (FLW-8100)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    10    27 10 SQM-1011  WARNING   Warning: Sequential element 'MEM_ADDR_reg[7]' of module 'FSM... (MSG-3032)
Information:    12    29  3        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 29 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2024-11-27 03:41:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 801 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2024-11-27 03:41:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 812 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    28 |       28
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2024-11-27 03:41:33 / Session: 0.01 hr / Command: 0.00 hr / Memory: 812 MB (FLW-8100)

Information: Change threshold for extractor is reset. (FLW-1300)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 14254080
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-11-27 03:41:34 / Session: 0.01 hr / Command: 0.00 hr / Memory: 869 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-11-27 03:41:35 / Session: 0.01 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2024-11-27 03:41:35 / Session: 0.01 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2024-11-27 03:41:45 / Session: 0.01 hr / Command: 0.01 hr / Memory: 958 MB (FLW-8100)

Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-11-27 03:41:48 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-11-27 03:41:48 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2024-11-27 03:41:48 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user         179556   { {0 0} {0 299.288} {599.944 299.288} {599.944 0} }
die             user         280000   { {-50 -50} {-50 350} {650 350} {650 -50} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  4                 0                 0                 0
pins                   33                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2024-11-27 03:41:48 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2024-11-27 03:41:48 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 0.898849

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 177
Timing factor = 1
Non-default weight range: (0.988827, 2.96648)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.04984e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 14614528
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2024-11-27 03:41:49 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-11-27 03:41:49 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-11-27 03:41:50 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-11-27 03:41:50 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-11-27 03:41:50 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-11-27 03:41:50 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-11-27 03:41:51 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-11-27 03:41:51 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-11-27 03:41:51 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15015936
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2024-11-27 03:41:51 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user         179556   { {0 0} {0 299.288} {599.944 299.288} {599.944 0} }
die             user         280000   { {-50 -50} {-50 350} {650 350} {650 -50} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  4                 0                 0                 0
pins                   33                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2024-11-27 03:41:51 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections completed (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -      62362.17           -         124              0.01       976
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 15015936
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2024-11-27 03:41:51 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    17    14  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    19    16  0        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 16 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2024-11-27 03:41:51 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 4 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: Step mcmmOpening (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 2 unique error and warning message tags while observing mcmmOpening: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 FLW-2542  WARNING   Warning: Step mcmmOpening (and possibly its children) printe... (MSG-3032)
Information:     6     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:     7     3  0        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 3 error&warning MSGs observed during mcmmOpening (MSG-3103)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Step initial_place_StageStart (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 2 unique error and warning message tags while observing initial_place_StageStart: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2542  WARNING   Warning: Step initial_place_StageStart (and possibly its chi... (MSG-3032)
Information:     6     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:     8     4  0        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during initial_place_StageStart (MSG-3103)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-11-27 03:41:52 / Session: 0.01 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 0.937371
Information: Activity propagation will be performed for scenario func.ff_125c.
Information: Doing activity propagation for mode 'func' and corner 'ff_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ff_n40c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_125c (POW-006)
****** eLpp weights (no caps)
Number of nets: 177, of which 174 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.011165
Max non-clock toggle rate = 0.0114156
eLpp weight range = (0.371731, 17.9131)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 177
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.914474, 2.70509)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 11% done.
coarse place 22% done.
coarse place 33% done.
coarse place 44% done.
Information: Coarse placer weighted wire length estimate = 3.00854e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15015936
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 0.937371
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 177, of which 174 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.011165
Max non-clock toggle rate = 0.0114156
eLpp weight range = (0.371731, 17.9131)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 177
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.914474, 2.70509)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Using worst RC corner 'ss_n40c' for buffer aware analysis.
DTDP placement: scenario=func.ss_n40c
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 24 sequential cells for slack balancing.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.04215e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15015936
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
----------------------------------------------------------------
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-11-27 03:41:54 / Session: 0.02 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 15015936
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Warning: Step initial_place (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 3 unique error and warning message tags while observing initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     3  0 FLW-2542  WARNING   Warning: Step initial_place (and possibly its children) prin... (MSG-3032)
Information:    26     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     8     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:    37    11  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 11 error&warning MSGs observed during initial_place (MSG-3103)
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2024-11-27 03:41:54 / Session: 0.02 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     3  0 FLW-2542  WARNING   Warning: Step initial_place (and possibly its children) prin... (MSG-3032)
Information:    26     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     8     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:    37    11  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 11 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2024-11-27 03:41:54 / Session: 0.02 hr / Command: 0.01 hr / Memory: 977 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9f9fa7f8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9f9fa7f8): 11200
Total 0.0100 seconds to load 120 cell instances into cellmap, 61 cells are off site row
Moveable cells: 61; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 3.2668, cell height 1.6720, cell area 5.4620 for total 61 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2024-11-27 03:41:55 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1097 MB (FLW-8100)
Information: Ending   compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2024-11-27 03:41:55 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1097 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15015936
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-11-27 03:41:55 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1128 MB (FLW-8100)
Information: Pin CLK is on clock network. Skipping. (OPT-067)
min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000
Information: Pin CLK is on clock network. Skipping. (OPT-067)
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 177 None; 0 M2; 0 Total
Information: Pin UFSM/I_1/Y is on clock network. Skipping. (OPT-067)
Information: Pin USRAM/macro_guide_buf_9/Y is on clock network. Skipping. (OPT-067)
Information: Pin CLK is on clock network. Skipping. (OPT-067)
Information: Pin USRAM/macro_guide_buf_9/Y is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/I_1/Y is on clock network. Skipping. (OPT-067)
Information: Pin CLK is on clock network. Skipping. (OPT-067)
Found 63 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1331.969116)

Processing Buffer Trees  (ROI) ... 

    [7]  10% ...
    [14]  20% ...
    [21]  30% ...
    [28]  40% ...
    [35]  50% ...
    [42]  60% ...
    [49]  70% ...
    [56]  80% ...
    [63]  90% ...
Information: Extraction observers are detached as design net change threshold is reached.
    [63] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           71
  Inverters:            4            4
------------ ------------ ------------
      Total:            4           75
------------ ------------ ------------

Number of Drivers Sized: 16 [25.40%]

                      P: 16 [25.40%]
                      N: 0 [0.00%]

WINFO: 248 None; 0 M2; 0 Total
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Pin UFSM/I_1/Y is on clock network. Skipping. (OPT-067)
Information: Pin USRAM/macro_guide_buf_9/Y is on clock network. Skipping. (OPT-067)
Found 2 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [1]  10% ...
    [2]  20% ...
    [2] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 248 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.63 sec ELAPSE 0 hr : 0 min : 0.30 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1155544 K / inuse 1136096 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2      62583.27  3830649088.00         195              0.02      1128
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-11-27 03:41:56 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1144 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 15171584
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2024-11-27 03:41:56 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1144 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    33     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    33     4  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2024-11-27 03:41:56 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1144 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

compile command begin                   CPU:    63 s (  0.02 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:  1144 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:    63 s (  0.02 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:  1144 MB

compile initial QoR
___________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 3830649088
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  384127040
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2 14539585.0
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2  32829.133
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        2 3830649088     62583.27        195        130          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        2 3830649088     62583.27        195
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
compile initialization complete         CPU:    67 s (  0.02 hr )  ELAPSE:    58 s (  0.02 hr )  MEM-PEAK:  1144 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d5267f8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d5267f8): 11200
Total 0.0100 seconds to load 191 cell instances into cellmap, 57 cells are off site row
Moveable cells: 132; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.5115, cell height 1.6720, cell area 4.1992 for total 132 placed and application fixed cells
Warning: Step initialOptoEarlyUpsInit (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 3 unique error and warning message tags while observing initialOptoEarlyUpsInit: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     1  0 FLW-2542  WARNING   Warning: Step initialOptoEarlyUpsInit (and possibly its chil... (MSG-3032)
Information:     3     3  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    12     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:    19     6  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during initialOptoEarlyUpsInit (MSG-3103)
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-11-27 03:41:59 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1163 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-11-27 03:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1223 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2024-11-27 03:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1223 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 0.899452

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 248
Timing factor = 1
Non-default weight range: (0.973406, 2.90697)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.87686e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15261696
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2024-11-27 03:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1239 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2024-11-27 03:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1239 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.00610', effective utilization is '0.00632'. (OPT-055)
chip utilization before DTDP: 0.01
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Snapped 132 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14058 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   24  Proc    8 
[End of Read DB] Total (MB): Used   31  Alloctr   32  Proc 14066 
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 14066 
Net statistics:
Total number of nets     = 251
Number of nets to route  = 248
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 249, Total Half Perimeter Wire Length (HPWL) 29745 microns
HPWL   0 ~   50 microns: Net Count       69     Total HPWL          875 microns
HPWL  50 ~  100 microns: Net Count       57     Total HPWL         3859 microns
HPWL 100 ~  200 microns: Net Count       84     Total HPWL        13245 microns
HPWL 200 ~  300 microns: Net Count       22     Total HPWL         5301 microns
HPWL 300 ~  400 microns: Net Count       10     Total HPWL         3104 microns
HPWL 400 ~  500 microns: Net Count        6     Total HPWL         2855 microns
HPWL 500 ~  600 microns: Net Count        1     Total HPWL          508 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 14066 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  8.02     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.17     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion Map] Total (MB): Used   46  Alloctr   47  Proc 14066 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   46  Alloctr   47  Proc 14066 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used   46  Alloctr   47  Proc 14066 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  151  Proc 14146 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  152  Alloctr  153  Proc 14146 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    10 Max = 3 GRCs =    10 (0.00%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =     9 Max = 3 (GRCs =  2) GRCs =     7 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     7 Max = 3 (GRCs =  2) GRCs =     5 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 34623.93
Initial. Layer M1 wire length = 4339.38
Initial. Layer M2 wire length = 10769.12
Initial. Layer M3 wire length = 14043.42
Initial. Layer M4 wire length = 2134.89
Initial. Layer M5 wire length = 2183.75
Initial. Layer M6 wire length = 1153.37
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1327
Initial. Via VIA12SQ_C count = 680
Initial. Via VIA23SQ_C count = 499
Initial. Via VIA34SQ_C count = 62
Initial. Via VIA45SQ_C count = 51
Initial. Via VIA56SQ_C count = 35
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:42:04 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  152  Alloctr  153  Proc 14146 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     3 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 34638.98
phase1. Layer M1 wire length = 4529.19
phase1. Layer M2 wire length = 10911.41
phase1. Layer M3 wire length = 13682.15
phase1. Layer M4 wire length = 2043.41
phase1. Layer M5 wire length = 2366.85
phase1. Layer M6 wire length = 1105.97
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1329
phase1. Via VIA12SQ_C count = 681
phase1. Via VIA23SQ_C count = 496
phase1. Via VIA34SQ_C count = 66
phase1. Via VIA45SQ_C count = 51
phase1. Via VIA56SQ_C count = 35
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  121  Alloctr  121  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  152  Alloctr  153  Proc 14146 

Congestion utilization per direction:
Average vertical track utilization   =  0.65 %
Peak    vertical track utilization   = 73.33 %
Average horizontal track utilization =  0.84 %
Peak    horizontal track utilization = 83.33 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used  110  Alloctr  110  Proc   80 
[End of Global Routing] Total (MB): Used  141  Alloctr  142  Proc 14146 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14146 
Using per-layer congestion maps for congestion reduction.
Information: 22.31% of design has horizontal routing density above target_routing_density of 0.80.
Information: 22.48% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 9.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.01 to 0.01. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 0 out of 195 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 0.899452

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Information: Activity propagation will be performed for scenario func.ff_125c.
Information: Doing activity propagation for mode 'func' and corner 'ff_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ff_n40c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_125c (POW-006)
****** eLpp weights (with caps)
Number of nets: 248, of which 245 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.010423
Max non-clock toggle rate = 0.0114156
eLpp weight range = (0.327371, 15.7754)
*** 3 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 248
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.908457, 2.69412)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ss_n40c
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.88577e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15261696
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 132 out of 195 cells, ratio = 0.676923
Total displacement = 1058.055176(um)
Max displacement = 31.086300(um), UFSM/MEM_OEB_reg[0] (222.911194, 105.778198, 0) => (192.353394, 105.249702, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.33(um)
  0 ~  20% cells displacement <=      1.18(um)
  0 ~  30% cells displacement <=      2.04(um)
  0 ~  40% cells displacement <=      2.82(um)
  0 ~  50% cells displacement <=      4.54(um)
  0 ~  60% cells displacement <=      6.97(um)
  0 ~  70% cells displacement <=     10.67(um)
  0 ~  80% cells displacement <=     15.25(um)
  0 ~  90% cells displacement <=     21.23(um)
  0 ~ 100% cells displacement <=     31.09(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2024-11-27 03:42:06 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-11-27 03:42:06 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)
COST: WSV 1
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-11-27 03:42:06 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15073280
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2024-11-27 03:42:06 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d5267f8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d5267f8): 11200
Total 0.0100 seconds to load 191 cell instances into cellmap, 132 cells are off site row
Moveable cells: 132; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.3940, cell height 1.6720, cell area 4.0028 for total 132 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 248 None; 0 M2; 0 Total
Found 25 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1331.969116)

Processing Buffer Trees Incrementally (ROI) ... 

    [3]  10% ...
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [25] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           13
  Inverters:            0            0
------------ ------------ ------------
      Total:            0           13
------------ ------------ ------------

Number of Drivers Sized: 12 [48.00%]

                      P: 12 [48.00%]
                      N: 0 [0.00%]

WINFO: 261 None; 0 M2; 0 Total
WINFO: 261 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.35 sec ELAPSE 0 hr : 0 min : 0.20 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1350888 K / inuse 1225848 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0      62602.33  3782033664.00         208              0.02      1319
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d526aa0): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d526aa0): 11200
Total 0.0100 seconds to load 204 cell instances into cellmap, 132 cells are off site row
Moveable cells: 145; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.3649, cell height 1.6720, cell area 3.9541 for total 145 placed and application fixed cells
INFO: total number of constant pins: 54
INFO: constant pins which are scan-pins: 54
INFO: constant pins that are not scan-pins: 0
INFO: Estimation: large number of tiecells needed to drive scan-chain constant pins with max_fanout setting of 8. resetting max_fanout for scan-pins as 999 
INFO: max_fanout setting for scan pins: 999
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2024-11-27 03:42:06 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-11-27 03:42:06 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2024-11-27 03:42:07 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0      62608.69  3787911936.00         213              0.02      1319
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2024-11-27 03:42:07 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15228928
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0      62608.69  3787911936.00         213              0.02      1319
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    28 |       28
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 15228928
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-11-27 03:42:07 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Warning: Step physicalInitial (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 8 unique error and warning message tags while observing physicalInitial: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     5     2  0 FLW-2542  WARNING   Warning: Step physicalInitial (and possibly its children) pr... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:     8     8  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    43    10  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    12     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:    74    28  0        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 28 error&warning MSGs observed during physicalInitial (MSG-3103)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 15228928
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Timer using 4 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937705874  693.421988893398  6.349108202404  7.812305908527  4.420847112383  1.811560390796
9.922502608324  6.462395006413  8.237022122693  8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510569609  910.305318742700  1.480686130184  4.500653903750  2.060544697663  4.588422896212
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=17 sec (0.00 hr) ELAPSED=11 sec (0.00 hr) MEM-PEAK=1.288 GB
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:    82 s (  0.02 hr )  ELAPSE:    69 s (  0.02 hr )  MEM-PEAK:  1319 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:    82 s (  0.02 hr )  ELAPSE:    69 s (  0.02 hr )  MEM-PEAK:  1319 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 3787911936
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  376468864
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 14674246.0
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  32989.113
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3787911936     62608.69        213        143          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3787911936     62608.69        213
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:    86 s (  0.02 hr )  ELAPSE:    70 s (  0.02 hr )  MEM-PEAK:  1319 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-11-27 03:42:10 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d682a8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d682a8): 11200
Total 0.0100 seconds to load 209 cell instances into cellmap, 132 cells are off site row
Moveable cells: 150; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.3114, cell height 1.6720, cell area 3.8647 for total 150 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00         -      62608.69  3787911936.00         213              0.02      1319
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00         -      62578.70  3243530496.00         213              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-11-27 03:42:10 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2024-11-27 03:42:10 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
=====> Processed 23 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          209        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    209
number of references:                23
number of site rows:                179
number of locations attempted:     3491
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         150 (2163 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.681 um ( 0.41 row height)
rms weighted cell displacement:   0.681 um ( 0.41 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.515 um ( 0.31 row height)
avg weighted cell displacement:   0.515 um ( 0.31 row height)
number of cells moved:              127
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSBUF_32_126 (NBUFFX8_HVT)
  Input location: (296.096,157.168)
  Legal location: (296.096,158.84)
  Displacement:   1.672 um ( 1.00 row height)
Cell: HFSBUF_32_125 (NBUFFX8_HVT)
  Input location: (296.704,150.48)
  Legal location: (296.704,148.808)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_130 (TIEL_HVT)
  Input location: (93.784,101.992)
  Legal location: (93.784,100.32)
  Displacement:   1.672 um ( 1.00 row height)
Cell: UFSM/phfnr_buf_39 (INVX0_HVT)
  Input location: (190.644,102.024)
  Legal location: (190.608,103.664)
  Displacement:   1.640 um ( 0.98 row height)
Cell: UFSM/MEM_IDATA_reg[7] (SDFFARX1_HVT)
  Input location: (96.4552,101.905)
  Legal location: (96.52,100.32)
  Displacement:   1.586 um ( 0.95 row height)
Cell: optlc_131 (TIEL_HVT)
  Input location: (152.456,103.664)
  Legal location: (150.936,103.664)
  Displacement:   1.520 um ( 0.91 row height)
Cell: HFSBUF_80_86 (NBUFFX8_HVT)
  Input location: (354.661,149.047)
  Legal location: (354.616,150.48)
  Displacement:   1.434 um ( 0.86 row height)
Cell: UFSM/MEM_ADDR_reg[8] (SDFFARX1_HVT)
  Input location: (116.005,102.233)
  Legal location: (115.976,103.664)
  Displacement:   1.431 um ( 0.86 row height)
Cell: HFSBUF_80_84 (NBUFFX8_HVT)
  Input location: (354.657,152.497)
  Legal location: (354.616,153.824)
  Displacement:   1.328 um ( 0.79 row height)
Cell: HFSBUF_84_83 (NBUFFX8_HVT)
  Input location: (354.592,156.114)
  Legal location: (355.68,155.496)
  Displacement:   1.251 um ( 0.75 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2024-11-27 03:42:10 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         -      62578.70  3243530496.00         213              0.02      1319
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 15220736
DC MT: size of default group = 9838592
DC MT: size of util group = 188416

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2024-11-27 03:42:10 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x91bdf298): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x91bdf298): 11200
Total 0.0100 seconds to load 209 cell instances into cellmap
Moveable cells: 150; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.1918, cell height 1.6720, cell area 3.6648 for total 150 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         -      62578.70  3243530496.00         213              0.02      1319
INFO: total number of constant pins: 54
INFO: constant pins which are scan-pins: 54
INFO: constant pins that are not scan-pins: 0
INFO: Estimation: large number of tiecells needed to drive scan-chain constant pins with max_fanout setting of 8. resetting max_fanout for scan-pins as 999 
INFO: max_fanout setting for scan pins: 999

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         -      62578.70  3243530496.00         213              0.02      1319
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         -      62578.70  3243530496.00         213              0.02      1319

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         -      62578.70  3243530496.00         213              0.02      1319

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 20594688
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319

Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0              251              251           0
M2                          283.7         28.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 20594688
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 20594688
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0      62550.74  3150342912.00         198              0.02      1319
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
Knee-Processing :  cumEst: 0.79267085 cumPct:   100.00 estdown: 0.00000000 cumUp:  106 numDown:    0 status= valid

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
LAO is disable, refresh para
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0              251              251           0
M2                          283.7         28.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00         0      62546.93  3077003776.00         198              0.02      1319
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00         0      62549.73  3136088320.00         198              0.02      1319
Compile-fusion optimization Phase 29 Iter  4         0.00        0.00      0.00         0      62549.73  3136088320.00         198              0.02      1319
Compile-fusion optimization Phase 29 Iter  5         0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2024-11-27 03:42:15 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1319 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319


Compile-fusion optimization complete                 0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  688.158173693398  6.349110743810  7.812317708527  4.420848412383  1.811560390796
9.922502608324  6.462395006413  8.237022122693  8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  905.032503542700  1.480698671590  4.500665703750  2.060545997663  4.588422896212
2.011679507759  6.784739677862  2.430567170402  3.879771500032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251909973334  750.751283186760  9.737879576201  4.385385266981  9.999775059148  7.347087663210
6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  172.218584307466  5.302503007600  0.882099568572  5.367851891334  1.826354990279
2.637726098236  5.283406261425  3.867463816766  5.291991874740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577674860418  545.322523162469  7.568298586209  1.193942460867  3.380664788682  3.459472358902
4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095345907  6.892197041709  5.120915900067  4.435466092308  4.268142690055  8.834607193265  548.177485979456  7.356634839467  1.168292901288  8.717357671851  0.993956170837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.064932220937  434.423359035135  8.111343421517  8.267329133424  3.493846224350  2.162169083179
6.121424225277  3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041234775181  589.653091800041  7.766560392005  3.872486381644  8.557741488484  8.373112448293
6.801055033867  1.494124225421  2.305316610900  7.627270112330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199989997230  374.173201107546  8.509264778536  2.141180927813  0.334155133553  7.515565994379
0.989360291367  0.264254590202  0.920846499784  7.149511774674  5.773404731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019861974527  206.314070502827  9.241442482329  2.595498569363  0.086977667403  1.037847993641
5.157027411336  1.564766944246  9.766505239565  9.210874802189  6.473823894401  4.638324531610  4.193421605155  6.578038173730  2.479639287277  7.744187540401  362.858049635331  7.952730137377  6.721496758728  9.445442046165  6.592121686390
1.793750587431  0.467080093398  6.343950985160  7.812396408527  4.420834112383  1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.718402061931  739.228257890968  7.523044610822  1.807241744146  5.787944047876  3.589181022191
1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531697663  4.588422996212  2.011679507759  6.784739677862  2.430567170402  3.879771600032  150.029088259611  1.518526444337  7.396801520513  5.512171627835  1.398268018372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928423007  549.387103462700  3.738825578713  9.478033839281  7.363173198525  4.405441902100
6.611012747185  8.965545707466  5.306356248788  0.882078268572  5.367847591334  1.826354090279  2.637726098236  5.283406261425  3.867463816766  5.291991974740  539.984704856796  6.211272544827  5.626128613446  1.036193272312  1.071581575365
7.767486041822  1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522000204051  906.933725790768  9.215959144160  2.091509806744  3.546611030842  6.814269905588
3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994765626  545.933985297955  5.803416333140  1.313986435100  7.217008052547  5.159474076900
6.493222093711  0.170310435135  8.115196662695  8.267308833424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561612966938  337.043750484260  3.138730818711  4.802560163135  9.359533153540  7.563451101280
4.123477518126  5.300052200041  7.760313533183  3.872465081644  8.557737188484  8.373112548293  6.801055033867  1.494124225421  2.305316610900  7.627270212330  125.741036456074  7.116143559356  4.364051127646  7.697955293242  1.693877915511
9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  7.149511874674  882.374664371274  7.210464889139  7.400453131414  6.371392213524  9.843613209910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874902189  952.316570640146  3.838608135250  9.342179315565  7.803829173024  7.963928627777
4.418754040104  8.505000035331  7.956583378455  6.721475458728  9.445438746165  6.592121786390  1.793750587431  0.467080093398  6.343950985160  7.812396508527  757.017602438318  1.152294043808  2.250279632464  6.239512441382  3.702212169387
1.840296193142  4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644103750  503.753436366345  8.848443213189  1.167969575967  8.473979586224  3.056717940238
7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364666981  296.676442514873  4.704920913922  9.326685590780  6.332600113142  8.863018688058
1.792832300723  4.353912262700  3.732670504504  9.478024039281  7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882078968572  833.484026733418  2.631653619885  3.772618623652  8.340638942538  6.746381576652
9.199187474022  4.950513656796  6.215027570618  5.626119813446  1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041727387  1.193921860867  635.765315468234  5.943499482109  9.336857239499  4.489723954902  0.686014824445
2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271301288  178.434604785109  9.391871675692  6.178536526838  9.467738176521  1.699695227074
5.299466562623  0.909794097955  5.807261369931  1.313977635100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267308533424  646.083569035021  6.212162909820  2.142431327731  1.156794904082  3.519141528035
6.161286693802  2.019569284260  3.132585844502  4.802551363135  9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313533183  3.872465081644  160.362343048483  7.317409818967  0.105512186714  9.412434342123  0.531661990076
2.727011233081  0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  348.003718555375  1.552754426508  8.936038936702  6.425461820209  2.084649878471
4.951177467457  7.340473171274  7.214219815920  7.400444331414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595477269363  313.285961940310  3.780954353750  5.702750933615  6.476606224697  6.650523856592
1.087480218964  7.382389440146  3.832453161041  9.342160515565  7.803817373024  7.963928727777  4.418754040104  8.505000035331  7.956583378455  6.721475458728  259.132409816565  9.218323628616  9.375067543104  6.708011139863  4.395098416078
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 3156996352
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  309681120
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 12643808.0
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  28357.135
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3156996352     62551.00        198        128          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3156996352     62551.00        198

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command complete                CPU:    97 s (  0.03 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:  1319 MB
Compile-fusion command statistics  CPU=15 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=1.288 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              TOP
                                0.0000      0.0000
                                0.0000      299.2880
                                599.9440    299.2880
                                599.9440    0.0000

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)
Warning: Step initial_opto (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 10 unique error and warning message tags while observing initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     3  0 FLW-2542  WARNING   Warning: Step initial_opto (and possibly its children) print... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     3     3  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    68    20  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   115    52  0       10  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 52 error&warning MSGs observed during initial_opto (MSG-3103)
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2024-11-27 03:42:17 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

Information: >>>>>>> 10 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     3  0 FLW-2542  WARNING   Warning: Step initial_opto (and possibly its children) print... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     3     3  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    68    20  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   115    52  0       10  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 52 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2024-11-27 03:42:17 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -      62551.00  3156996352.00         198              0.02      1319


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2024-11-27 03:42:17 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

Compile-fusion command begin                   CPU:    98 s (  0.03 hr )  ELAPSE:    78 s (  0.02 hr )  MEM-PEAK:  1319 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:    98 s (  0.03 hr )  ELAPSE:    78 s (  0.02 hr )  MEM-PEAK:  1319 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 3156996352
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  309681120
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 12643808.0
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  28357.135
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3156996352     62551.00        198        128          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3156996352     62551.00        198
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   101 s (  0.03 hr )  ELAPSE:    79 s (  0.02 hr )  MEM-PEAK:  1319 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947d9540): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947d9540): 11200
Total 0.0100 seconds to load 194 cell instances into cellmap
Moveable cells: 135; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.3127, cell height 1.6720, cell area 3.8668 for total 135 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2024-11-27 03:42:19 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)


Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-11-27 03:42:19 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         0      62551.00  3156996352.00         198              0.02      1319
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Snapped 135 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14394 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   24  Proc    8 
[End of Read DB] Total (MB): Used   31  Alloctr   32  Proc 14402 
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 14402 
Net statistics:
Total number of nets     = 253
Number of nets to route  = 251
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 251, Total Half Perimeter Wire Length (HPWL) 29792 microns
HPWL   0 ~   50 microns: Net Count       86     Total HPWL         1210 microns
HPWL  50 ~  100 microns: Net Count       46     Total HPWL         3214 microns
HPWL 100 ~  200 microns: Net Count       79     Total HPWL        12435 microns
HPWL 200 ~  300 microns: Net Count       25     Total HPWL         6166 microns
HPWL 300 ~  400 microns: Net Count        8     Total HPWL         2487 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          482 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        6     Total HPWL         3799 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 14402 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  8.02     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.17     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   12  Proc    0 
[End of Build Congestion Map] Total (MB): Used   46  Alloctr   47  Proc 14402 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   46  Alloctr   48  Proc 14402 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used   46  Alloctr   48  Proc 14402 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  152  Proc 14402 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  152  Alloctr  154  Proc 14402 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     5 Max = 2 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     4 Max = 2 (GRCs =  3) GRCs =     4 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     4 Max = 2 (GRCs =  3) GRCs =     4 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 35010.28
Initial. Layer M1 wire length = 6895.38
Initial. Layer M2 wire length = 10634.62
Initial. Layer M3 wire length = 11356.37
Initial. Layer M4 wire length = 2398.72
Initial. Layer M5 wire length = 2618.84
Initial. Layer M6 wire length = 1106.37
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1420
Initial. Via VIA12SQ_C count = 741
Initial. Via VIA23SQ_C count = 533
Initial. Via VIA34SQ_C count = 58
Initial. Via VIA45SQ_C count = 53
Initial. Via VIA56SQ_C count = 35
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:42:21 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  152  Alloctr  154  Proc 14402 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 35033.97
phase1. Layer M1 wire length = 6941.11
phase1. Layer M2 wire length = 10806.52
phase1. Layer M3 wire length = 11429.00
phase1. Layer M4 wire length = 2243.34
phase1. Layer M5 wire length = 2509.89
phase1. Layer M6 wire length = 1104.11
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1433
phase1. Via VIA12SQ_C count = 745
phase1. Via VIA23SQ_C count = 536
phase1. Via VIA34SQ_C count = 62
phase1. Via VIA45SQ_C count = 55
phase1. Via VIA56SQ_C count = 35
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  121  Alloctr  121  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  152  Alloctr  154  Proc 14402 

Congestion utilization per direction:
Average vertical track utilization   =  0.66 %
Peak    vertical track utilization   = 73.33 %
Average horizontal track utilization =  0.85 %
Peak    horizontal track utilization = 70.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  110  Alloctr  110  Proc    0 
[End of Global Routing] Total (MB): Used  141  Alloctr  142  Proc 14402 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14402 
Using per-layer congestion maps for congestion reduction.
Information: 22.32% of design has horizontal routing density above target_routing_density of 0.80.
Information: 22.47% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 34.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.01 to 0.01. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 0.959441

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Information: Activity propagation will be performed for scenario func.ff_125c.
Information: Doing activity propagation for mode 'func' and corner 'ff_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ff_n40c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_125c (POW-006)
****** eLpp weights (with caps)
Number of nets: 251, of which 248 non-clock nets
Number of nets with 0 toggle rate: 5
Max toggle rate = 0.2, average toggle rate = 0.0102641
Max non-clock toggle rate = 0.0114156
eLpp weight range = (0, 16.3067)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 251
Amt power = 0.1
Non-default weight range: (0.9, 6.53067)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ff_125c
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.17869e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 15941632
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 48(r) x 84(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa594a900): 4032
INFO: creating 48(r) x 84(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa594a900): 4032
Total 0.0000 seconds to load 194 cell instances into cellmap, 135 cells are off site row
Moveable cells: 135; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.3127, cell height 1.6720, cell area 3.8668 for total 135 placed and application fixed cells
INFO: total number of constant pins: 54
INFO: constant pins which are scan-pins: 54
INFO: constant pins that are not scan-pins: 0
INFO: Estimation: large number of tiecells needed to drive scan-chain constant pins with max_fanout setting of 8. resetting max_fanout for scan-pins as 999 
INFO: max_fanout setting for scan pins: 999
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 24 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          191        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    191
number of references:                24
number of site rows:                179
number of locations attempted:     5357
number of locations failed:        2868  (53.5%)

Legality of references at locations:
16 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    25        728       595 ( 81.7%)        688       555 ( 80.7%)  SDFFARX1_HVT
   100        820       318 ( 38.8%)        588       280 ( 47.6%)  NBUFFX2_HVT
    21        390       133 ( 34.1%)        294       107 ( 36.4%)  NBUFFX8_HVT
     8        182        83 ( 45.6%)        182        87 ( 47.8%)  AO22X2_HVT
     4        112        68 ( 60.7%)        112        68 ( 60.7%)  AO221X1_HVT
     4         96        57 ( 59.4%)         88        53 ( 60.2%)  AO221X2_HVT
     2        104        47 ( 45.2%)         96        47 ( 49.0%)  AND3X1_HVT
     7        130        48 ( 36.9%)         50        24 ( 48.0%)  NBUFFX4_HVT
     2         47        41 ( 87.2%)         39        31 ( 79.5%)  SDFFASX1_HVT
     3         72        26 ( 36.1%)         40        20 ( 50.0%)  OR3X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         47        41 ( 87.2%)         39        31 ( 79.5%)  SDFFASX1_HVT
    25        728       595 ( 81.7%)        688       555 ( 80.7%)  SDFFARX1_HVT
     1         15        12 ( 80.0%)         15        10 ( 66.7%)  DFFARX1_HVT
     4        112        68 ( 60.7%)        112        68 ( 60.7%)  AO221X1_HVT
     4         96        57 ( 59.4%)         88        53 ( 60.2%)  AO221X2_HVT
     1         24        12 ( 50.0%)         24        13 ( 54.2%)  NAND3X0_HVT
     1         23        12 ( 52.2%)         23        11 ( 47.8%)  INVX2_HVT
     2         40        17 ( 42.5%)         24        14 ( 58.3%)  NOR3X0_HVT
     2        104        47 ( 45.2%)         96        47 ( 49.0%)  AND3X1_HVT
     8        182        83 ( 45.6%)        182        87 ( 47.8%)  AO22X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         132 (2039 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.642 um ( 0.38 row height)
rms weighted cell displacement:   0.642 um ( 0.38 row height)
max cell displacement:            1.914 um ( 1.15 row height)
avg cell displacement:            0.520 um ( 0.31 row height)
avg weighted cell displacement:   0.520 um ( 0.31 row height)
number of cells moved:              132
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_125 (AO22X2_HVT)
  Input location: (242.645,196.92)
  Legal location: (240.768,197.296)
  Displacement:   1.914 um ( 1.15 row height)
Cell: UFSM/ctmi_67 (AND3X1_HVT)
  Input location: (146.979,105.345)
  Legal location: (147.288,103.664)
  Displacement:   1.709 um ( 1.02 row height)
Cell: optlc_559 (TIEL_HVT)
  Input location: (146.528,110.352)
  Legal location: (146.376,108.68)
  Displacement:   1.679 um ( 1.00 row height)
Cell: HFSBUF_32_121 (NBUFFX8_HVT)
  Input location: (293.491,153.876)
  Legal location: (293.512,155.496)
  Displacement:   1.620 um ( 0.97 row height)
Cell: UFSM/ctmi_28 (OR3X1_HVT)
  Input location: (147.47,102.276)
  Legal location: (148.656,101.992)
  Displacement:   1.219 um ( 0.73 row height)
Cell: UFSM/MEM_ADDR_reg[2] (SDFFARX1_HVT)
  Input location: (137.334,104.348)
  Legal location: (138.32,103.664)
  Displacement:   1.200 um ( 0.72 row height)
Cell: UFSM/MEM_ADDR_reg[6] (SDFFARX1_HVT)
  Input location: (134.027,103.72)
  Legal location: (132.848,103.664)
  Displacement:   1.181 um ( 0.71 row height)
Cell: ctmi_124 (AO221X2_HVT)
  Input location: (245.815,104.202)
  Legal location: (246.088,105.336)
  Displacement:   1.167 um ( 0.70 row height)
Cell: HFSBUF_80_82 (NBUFFX8_HVT)
  Input location: (354.356,152.507)
  Legal location: (353.248,152.152)
  Displacement:   1.164 um ( 0.70 row height)
Cell: HFSBUF_2_49 (NBUFFX2_HVT)
  Input location: (175.965,127.732)
  Legal location: (176.472,128.744)
  Displacement:   1.132 um ( 0.68 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 132 out of 195 cells, ratio = 0.676923
Total displacement = 76.300201(um)
Max displacement = 2.253000(um), ctmi_125 (244.317200, 198.592194, 2) => (242.440002, 198.968002, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.03(um)
  0 ~  20% cells displacement <=      0.09(um)
  0 ~  30% cells displacement <=      0.22(um)
  0 ~  40% cells displacement <=      0.37(um)
  0 ~  50% cells displacement <=      0.45(um)
  0 ~  60% cells displacement <=      0.64(um)
  0 ~  70% cells displacement <=      0.79(um)
  0 ~  80% cells displacement <=      0.94(um)
  0 ~  90% cells displacement <=      1.14(um)
  0 ~ 100% cells displacement <=      2.25(um)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-11-27 03:42:23 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)



Compile-fusion optimization complete                 0.00        0.00      0.00         0      62547.18  3156996096.00         195              0.02      1319
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  625.056615293398  6.349105974769  7.812305208527  4.420846912383  1.811560390796
9.922502608324  6.462395006413  8.237022122693  8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  942.930045142700  1.480683802449  4.500653203750  2.060543497663  4.588422896212
2.011679507759  6.784739677862  2.430567170402  3.879771500032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251909973334  741.097879786760  9.737877706988  4.385373766981  9.999773559148  7.347087663210
6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  163.554170907466  5.302501237387  0.882087068572  5.367859391334  1.826354990279
2.637726098236  5.283406261425  3.867463816766  5.291991874740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577674860418  536.668119762469  7.568296716986  1.193930960867  3.380662288682  3.459472358902
4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095345907  6.892197041709  5.120915900067  4.435466092308  4.268142690055  8.834607193265  539.413071579456  7.356632069144  1.168280401288  8.717355171851  0.993956170837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.064932220937  425.769945635135  8.111341651294  8.267317633424  3.493844724350  2.162169083179
6.121424225277  3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041234775181  570.999687400041  7.766568522782  3.872474881644  8.557749988484  8.373112448293
6.801055033867  1.494124225421  2.305316610900  7.627270112330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199989997230  365.419897707546  8.509262908213  2.141178427813  0.334153633553  7.515565994379
0.989360291367  0.264254590202  0.920846499784  7.149511774674  5.773404731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019861774527  297.650630502827  9.241449331756  2.595486769363  0.086975167403  1.037847993641

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        5 3156996096
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        5  309681024
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        8 12643803.0
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        8  28354.496
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        8 3156996096     62547.18        195        128          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        8 3156996096     62547.18        195

Compile-fusion command complete                CPU:   109 s (  0.03 hr )  ELAPSE:    84 s (  0.02 hr )  MEM-PEAK:  1319 MB
Compile-fusion command statistics  CPU=11 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.288 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2024-11-27 03:42:24 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     6     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    10     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    73     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    91     7  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 7 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2024-11-27 03:42:24 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-11-27 03:42:24 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   109 s (  0.03 hr )  ELAPSE:    84 s (  0.02 hr )  MEM-PEAK:  1319 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        5 3156996096
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        5  309681024
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        8 12643803.0
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        8  28354.496
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        8 3156996096     62547.18        195        128          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        8 3156996096     62547.18        195
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   113 s (  0.03 hr )  ELAPSE:    85 s (  0.02 hr )  MEM-PEAK:  1319 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d877e8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d877e8): 11200
Total 0.0000 seconds to load 191 cell instances into cellmap
Moveable cells: 132; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.3479, cell height 1.6720, cell area 3.9258 for total 132 placed and application fixed cells
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         8      62547.18  3151118080.00         195              0.02      1319
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         8      62547.18  3151118080.00         195              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         8      62547.18  3151118080.00         195              0.02      1319
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 19 Iter  3         0.00        0.00      0.00         0      62557.35  3264133376.00         195              0.02      1319

CCL: Total Usage Adjustment : 1
INFO: Derive row count 59 from GR congestion map (239/4)
INFO: Derive col count 104 from GR congestion map (419/4)
Convert timing mode ...
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 21135360
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  2         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Compile-fusion optimization Phase 20 Iter  3         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Compile-fusion optimization Phase 20 Iter  4         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Compile-fusion optimization Phase 20 Iter  5         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 21135360
DC MT: size of default group = 9838592
DC MT: size of util group = 188416
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  6         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 20 Iter  7         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 20 Iter  8         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Compile-fusion optimization Phase 20 Iter  9         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Compile-fusion optimization Phase 20 Iter 10         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Compile-fusion optimization Phase 20 Iter 11         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:650) (MSG-3913)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         0      62557.35  3264133376.00         198              0.02      1319

CCL: Total Usage Adjustment : 1
INFO: Derive row count 59 from GR congestion map (239/4)
INFO: Derive col count 104 from GR congestion map (419/4)
Convert timing mode ...
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         0      62530.66  2825068032.00         198              0.02      1319

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0      62530.66  2825068032.00         198              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0      62530.66  2825068032.00         198              0.02      1319
CCL: Total Usage Adjustment : 1
INFO: Derive row count 59 from GR congestion map (239/4)
INFO: Derive col count 104 from GR congestion map (419/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0              251              251           0
M2                          283.7         28.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0      62530.66  2825068032.00         198              0.02      1319

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0      62522.02  2775749888.00         194              0.02      1319
INFO: New Levelizer turned on
Compile-fusion optimization Phase 26 Iter  2         0.00        0.00      0.00         0      62519.73  2729253632.00         194              0.02      1319
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         0      62519.48  2723656448.00         194              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0      62519.48  2723656448.00         194              0.02      1319
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
Knee-Processing :  cumEst: 0.38235313 cumPct:   100.00 estdown: 0.00000000 cumUp:  102 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0      62516.94  2671225088.00         194              0.02      1319
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 59 from GR congestion map (239/4)
INFO: Derive col count 104 from GR congestion map (419/4)
Convert timing mode ...
Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0      62516.94  2671225088.00         194              0.02      1319

Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         0      62516.94  2671225088.00         194              0.02      1319
INFO: total number of constant pins: 54
INFO: constant pins which are scan-pins: 54
INFO: constant pins that are not scan-pins: 0
INFO: Estimation: large number of tiecells needed to drive scan-chain constant pins with max_fanout setting of 8. resetting max_fanout for scan-pins as 999 
INFO: max_fanout setting for scan pins: 999

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0      62516.94  2677103104.00         194              0.02      1319

Compile-fusion optimization Phase 33 Iter  1         0.00        0.00      0.00         0      62516.94  2677103104.00         194              0.02      1319

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-11-27 03:42:28 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-11-27 03:42:28 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    119 s ( 0.03 hr) ELAPSE :     88 s ( 0.02 hr) MEM-PEAK :  1319 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    119 s ( 0.03 hr) ELAPSE :     88 s ( 0.02 hr) MEM-PEAK :  1319 Mb
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         0      62516.94  2677103104.00         194              0.02      1319
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 23 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          190        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    190
number of references:                23
number of site rows:                179
number of locations attempted:     4373
number of locations failed:        2268  (51.9%)

Legality of references at locations:
15 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    25        488       398 ( 81.6%)        424       349 ( 82.3%)  SDFFARX1_HVT
   101        903       385 ( 42.6%)        607       315 ( 51.9%)  NBUFFX2_HVT
    26        418       152 ( 36.4%)        338       126 ( 37.3%)  NBUFFX4_HVT
     5        104        66 ( 63.5%)        104        66 ( 63.5%)  AO221X1_HVT
     8        149        60 ( 40.3%)        149        63 ( 42.3%)  AO22X2_HVT
     2         47        41 ( 87.2%)         39        31 ( 79.5%)  SDFFASX1_HVT
     3         56        29 ( 51.8%)         56        28 ( 50.0%)  AO221X2_HVT
     2         48        20 ( 41.7%)         40        17 ( 42.5%)  NOR3X0_HVT
     8        127        22 ( 17.3%)         32        10 ( 31.2%)  INVX0_HVT
     3         48        16 ( 33.3%)          8         6 ( 75.0%)  OR3X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         47        41 ( 87.2%)         39        31 ( 79.5%)  SDFFASX1_HVT
    25        488       398 ( 81.6%)        424       349 ( 82.3%)  SDFFARX1_HVT
     1         15        12 ( 80.0%)         15        10 ( 66.7%)  DFFARX1_HVT
     5        104        66 ( 63.5%)        104        66 ( 63.5%)  AO221X1_HVT
     1         15        10 ( 66.7%)         15         9 ( 60.0%)  INVX1_HVT
     3         56        29 ( 51.8%)         56        28 ( 50.0%)  AO221X2_HVT
   101        903       385 ( 42.6%)        607       315 ( 51.9%)  NBUFFX2_HVT
     1         16         7 ( 43.8%)          0         0 (  0.0%)  NAND3X0_HVT
     2         48        20 ( 41.7%)         40        17 ( 42.5%)  NOR3X0_HVT
     8        149        60 ( 40.3%)        149        63 ( 42.3%)  AO22X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         131 (1920 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.204 um ( 0.12 row height)
rms weighted cell displacement:   0.204 um ( 0.12 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.037 um ( 0.02 row height)
avg weighted cell displacement:   0.037 um ( 0.02 row height)
number of cells moved:               14
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_17_inst_562 (NBUFFX2_HVT)
  Input location: (145.768,105.336)
  Legal location: (145.768,103.664)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_845 (TIEL_HVT)
  Input location: (148.96,110.352)
  Legal location: (148.96,108.68)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ZBUF_2_inst_563 (NBUFFX2_HVT)
  Input location: (151.544,100.32)
  Legal location: (153.064,100.32)
  Displacement:   1.520 um ( 0.91 row height)
Cell: ZBUF_2_inst_561 (NBUFFX2_HVT)
  Input location: (156.408,105.336)
  Legal location: (157.776,105.336)
  Displacement:   1.368 um ( 0.82 row height)
Cell: HFSBUF_34_127 (NBUFFX2_HVT)
  Input location: (379.848,152.152)
  Legal location: (379.24,152.152)
  Displacement:   0.608 um ( 0.36 row height)
Cell: HFSBUF_17_117 (NBUFFX2_HVT)
  Input location: (214.928,127.072)
  Legal location: (215.384,127.072)
  Displacement:   0.456 um ( 0.27 row height)
Cell: HFSBUF_34_128 (NBUFFX2_HVT)
  Input location: (379.696,155.496)
  Legal location: (379.24,155.496)
  Displacement:   0.456 um ( 0.27 row height)
Cell: ctmi_124 (AO221X1_HVT)
  Input location: (246.088,105.336)
  Legal location: (245.632,105.336)
  Displacement:   0.456 um ( 0.27 row height)
Cell: HFSBUF_17_118 (NBUFFX2_HVT)
  Input location: (217.36,127.072)
  Legal location: (217.512,127.072)
  Displacement:   0.152 um ( 0.09 row height)
Cell: HFSBUF_2_116 (NBUFFX2_HVT)
  Input location: (217.36,128.744)
  Legal location: (217.512,128.744)
  Displacement:   0.152 um ( 0.09 row height)

Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-11-27 03:42:29 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-11-27 03:42:29 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947d9540): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947d9540): 11200
Total 0.0000 seconds to load 190 cell instances into cellmap
Moveable cells: 131; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.2278, cell height 1.6720, cell area 3.7249 for total 131 placed and application fixed cells
Compile-fusion optimization Phase 40 Iter  1         0.00        0.00      0.00        25      62516.94  2677103104.00         194              0.02      1319
CCL: Total Usage Adjustment : 1
INFO: Derive row count 59 from GR congestion map (239/4)
INFO: Derive col count 104 from GR congestion map (419/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0              247              247           0
M2                          283.7         28.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


CCL: Total Usage Adjustment : 1
INFO: Derive row count 59 from GR congestion map (239/4)
INFO: Derive col count 104 from GR congestion map (419/4)
Convert timing mode ...
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319
Compile-fusion optimization Phase 41 Iter  2         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319
Compile-fusion optimization Phase 41 Iter  3         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 41 Iter  4         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 41 Iter  5         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319

Compile-fusion optimization Phase 42 Iter  1         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319

Compile-fusion optimization Phase 43 Iter  1         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 43 Iter  2         0.00        0.00      0.00        24      62516.94  2677103104.00         194              0.02      1319
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 43 Iter  3         0.00        0.00      0.00         0      62547.44  3167886336.00         194              0.02      1319

Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-11-27 03:42:30 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-11-27 03:42:30 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    121 s ( 0.03 hr) ELAPSE :     89 s ( 0.02 hr) MEM-PEAK :  1319 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    121 s ( 0.03 hr) ELAPSE :     89 s ( 0.02 hr) MEM-PEAK :  1319 Mb
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00         0      62547.44  3167886336.00         195              0.02      1319
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 24 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          191        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    191
number of references:                24
number of site rows:                179
number of locations attempted:     3909
number of locations failed:        1995  (51.0%)

Legality of references at locations:
16 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    25        440       356 ( 80.9%)        376       309 ( 82.2%)  SDFFARX1_HVT
    96        661       279 ( 42.2%)        453       235 ( 51.9%)  NBUFFX2_HVT
    20        311       112 ( 36.0%)        207        80 ( 38.6%)  NBUFFX8_HVT
    12        233        76 ( 32.6%)        153        56 ( 36.6%)  NBUFFX4_HVT
     8        149        60 ( 40.3%)        149        63 ( 42.3%)  AO22X2_HVT
     5         88        57 ( 64.8%)         72        49 ( 68.1%)  AO221X1_HVT
     2         47        41 ( 87.2%)         39        31 ( 79.5%)  SDFFASX1_HVT
     3         48        24 ( 50.0%)         48        23 ( 47.9%)  AO221X2_HVT
     8        127        19 ( 15.0%)         32         7 ( 21.9%)  INVX0_HVT
     2         32        13 ( 40.6%)         16         9 ( 56.2%)  NOR3X0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         47        41 ( 87.2%)         39        31 ( 79.5%)  SDFFASX1_HVT
    25        440       356 ( 80.9%)        376       309 ( 82.2%)  SDFFARX1_HVT
     1         15        12 ( 80.0%)         15        10 ( 66.7%)  DFFARX1_HVT
     1         16        10 ( 62.5%)          8         6 ( 75.0%)  NAND3X0_HVT
     5         88        57 ( 64.8%)         72        49 ( 68.1%)  AO221X1_HVT
     1         15        10 ( 66.7%)         15         9 ( 60.0%)  INVX1_HVT
     3         48        24 ( 50.0%)         48        23 ( 47.9%)  AO221X2_HVT
    96        661       279 ( 42.2%)        453       235 ( 51.9%)  NBUFFX2_HVT
     2         32        13 ( 40.6%)         16         9 ( 56.2%)  NOR3X0_HVT
     8        149        60 ( 40.3%)        149        63 ( 42.3%)  AO22X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         132 (2040 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.113 um ( 0.07 row height)
rms weighted cell displacement:   0.113 um ( 0.07 row height)
max cell displacement:            1.368 um ( 0.82 row height)
avg cell displacement:            0.015 um ( 0.01 row height)
avg weighted cell displacement:   0.015 um ( 0.01 row height)
number of cells moved:                4
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSBUF_23_69 (NBUFFX4_HVT)
  Input location: (162.944,100.32)
  Legal location: (161.576,100.32)
  Displacement:   1.368 um ( 0.82 row height)
Cell: HFSBUF_32_120 (NBUFFX8_HVT)
  Input location: (293.056,153.824)
  Legal location: (292.448,153.824)
  Displacement:   0.608 um ( 0.36 row height)
Cell: ZBUF_23_inst_846 (NBUFFX8_HVT)
  Input location: (162.792,100.32)
  Legal location: (163.096,100.32)
  Displacement:   0.304 um ( 0.18 row height)
Cell: HFSBUF_80_84 (NBUFFX8_HVT)
  Input location: (355.528,152.152)
  Legal location: (355.68,152.152)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_122 (AO221X2_HVT)
  Input location: (246.088,103.664)
  Legal location: (246.088,103.664)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_118 (AO221X2_HVT)
  Input location: (241.68,100.32)
  Legal location: (241.68,100.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_112 (AO221X2_HVT)
  Input location: (245.024,100.32)
  Legal location: (245.024,100.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_130 (AO221X1_HVT)
  Input location: (249.28,101.992)
  Legal location: (249.28,101.992)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_128 (AO221X1_HVT)
  Input location: (249.28,100.32)
  Legal location: (249.28,100.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_126 (AO221X1_HVT)
  Input location: (252.168,100.32)
  Legal location: (252.168,100.32)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-11-27 03:42:30 / Session: 0.03 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947b5d38): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947b5d38): 11200
Total 0.0100 seconds to load 191 cell instances into cellmap
Moveable cells: 132; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 2.3491, cell height 1.6720, cell area 3.9277 for total 132 placed and application fixed cells
Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00         0      62547.44  3167886336.00         195              0.03      1319

Compile-fusion optimization Phase 50 Iter  1         0.00        0.00      0.00         0      62547.44  3167886336.00         195              0.03      1319

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2024-11-27 03:42:30 / Session: 0.03 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)

Information: >>>>>>> 5 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    10     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     5     2  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     5     2  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    16     6  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    83     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   119    18  0        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 18 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00         0      62547.44  3167886336.00         195              0.03      1319
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937305874  625.056689693398  6.349104693419  7.812305908527  4.420846912383  1.811560390796
9.922502608324  6.462395006413  8.237022122693  8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510169609  942.930019542700  1.480682521199  4.500653903750  2.060543497663  4.588422896212
2.011679507759  6.784739677862  2.430567170402  3.879771500032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251909773334  741.097843186760  9.737876425638  4.385373466981  9.999773559148  7.347087663210
6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110927471  163.554144307466  5.302500956037  0.882087768572  5.367859391334  1.826354990279
2.637726098236  5.283406261425  3.867463816766  5.291991874740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577674660418  536.668183162469  7.568295435636  1.193930660867  3.380662288682  3.459472358902
4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095345907  6.892197041709  5.120915900067  4.435466092308  4.268142690055  8.834607993265  539.413045979456  7.356631788894  1.168280101288  8.717355171851  0.993956170837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.064932020937  425.281118435135  8.111340370944  8.267317333424  3.493844724350  2.162169083179
6.121424225277  3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041234775181  581.713389800041  7.766568267849  3.872474881644  8.557740288484  8.373112448293
6.801055033867  1.494124225421  2.305316610900  7.627270112330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199989997230  376.233599107546  8.509262643370  2.141178427813  0.334154933553  7.515565994379
0.989360291367  0.264254590202  0.920846499784  7.149511774674  5.773404731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019863974527  164.567834102827  9.241448689803  2.595486069363  0.086976467403  1.037847993641
5.157027411336  1.564766944246  9.766505239565  9.210874802189  6.473823894401  4.638324531610  4.193421605155  6.578038173730  2.479639287277  7.744189540401  220.001803235331  7.952736334851  6.721484258728  9.445441846165  6.592121686390
1.793750587431  0.467080093398  6.343950985160  7.812396408527  4.420834112383  1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.718404961931  606.790869890968  7.523042602019  1.807241744146  5.787945347876  3.589181022191
1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531697663  4.588422996212  2.011679507759  6.784739677862  2.430567170402  3.879773500032  027.591690259611  1.518524436524  7.396801520513  5.512172927835  1.398268018372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817920323007  401.827890062700  3.738822706848  9.478033439281  7.363173098525  4.405441902100
6.611012747185  8.965545707466  5.306356248788  0.882078268572  5.367847591334  1.826354090279  2.637726098236  5.283406261425  3.867463816766  5.291993874740  496.215157456796  6.211278418655  5.626128213446  1.036193172312  1.071581575365
7.767486041822  1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522002104051  863.264178390768  9.215955018998  2.091509406744  3.546611930842  6.814269905588
3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452996165626  497.021292897955  5.803412953072  1.313986035100  7.217008952547  5.159474076900
6.493222093711  0.170310435135  8.115196662695  8.267308833424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561614366938  289.131067084260  3.138736438643  4.802560763135  9.359533053540  7.563451101280
4.123477518126  5.300052200041  7.760313533183  3.872465081644  8.557737188484  8.373112548293  6.801055033867  1.494124225421  2.305316610900  7.627272612330  077.839343056074  7.116149179288  4.364051727646  7.697955193242  1.693877915511
9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  7.149513274674  734.050783571274  7.210460409061  7.400453731414  6.371392113524  9.843613209910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210876302189  804.092699840146  3.838604755182  9.342179915565  7.803829073024  7.963928627777
4.418754040104  8.505000035331  7.956583378455  6.721475458728  9.445438746165  6.592121786390  1.793750587431  0.467080093398  6.343950985160  7.812398908527  609.793721638318  1.152290663730  2.250279232464  6.239512341382  3.702212169387
1.840296193142  4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500646903750  463.763479166345  8.848440215361  1.167969175967  8.473979486224  3.056717940238
7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385366466981  156.686485314873  4.704927915104  9.326685190780  6.332600013142  8.863018688058
1.792832300723  4.353912262700  3.732670504504  9.478024039281  7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882070768572  793.494069533418  2.631650611067  3.772618223652  8.340638842538  6.746381576652
9.199187474022  4.950513656796  6.215027570618  5.626119813446  1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041727387  1.193923660867  595.775358268234  5.943496484381  9.336857839499  4.489723854902  0.686014824445
2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168273101288  038.444647585109  9.391878677874  6.178536126838  9.467738076521  1.699695227074
5.299466562623  0.909794097955  5.807261369931  1.313977635100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267300333424  506.093502835021  6.212169901002  2.142431927731  1.156794804082  3.519141528035
6.161286693802  2.019569284260  3.132585844502  4.802551363135  9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313533183  3.872467581644  012.483028248483  7.317405413409  0.105512786714  9.412434242123  0.531661990076
2.727011233081  0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141161127813  290.124493755375  1.552750021040  8.936038536702  6.425461720209  2.084649878471
4.951177467457  7.340473171274  7.214219815920  7.400444331414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595477269363  314.374969340310  3.780953007801  5.702750633615  6.476606224697  6.650523856592
1.087480218964  7.382389440146  3.832453161041  9.342160515565  7.803817373024  7.963928727777  4.418754040104  8.505000035331  7.956583378455  6.721475458728  250.221407216565  9.218322372767  9.375067243104  6.708011139863  4.395098416078
1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  1.840296193142  4.294066690968  7.527899646613  1.807232944146  884.471857387635  8.914366952863  5.103605596373  4.141006070014  8.443881284045
0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  867.994515383513  9.822065570901  9.099742844364  0.824460476097  3.162271638943
8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863018788058  1.792832300723  4.353912262700  3.732670504504  9.478024039281  042.094762452544  0.540354953716  1.101283218589  6.554582546653  0.635624778808
8.207826857253  6.784759133418  2.635409027926  3.772609823652  8.340626142538  6.746381676652  9.199187474022  4.950513656796  6.215027570618  5.626119813446  419.396770831210  7.154311279227  6.748613682210  7.958468046975  6.204172638711
9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  660.348556684268  1.422154291584  6.071941152248  2.444649745673  5.048707954511
6.827160128887  1.734337185109  9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313977635100  037.487258854751  5.943661333714  9.322218871101  7.031055313581  1.519666169582
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0167     0.0167      1
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0118     0.0118      1
    2  10   0.0000     0.0000      0   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0000     0.0000      0   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   8   0.0000     0.0000      0   0.0000     0.0000      0
    4   9   0.0000     0.0000      0   0.0000     0.0000      0
    4  10   0.0000     0.0000      0   0.0000     0.0000      0
    4  11   0.0000     0.0000      0   0.0000     0.0000      0
    4  12   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0167     0.0167      1        0     0.0000        0 3167886336
    2   *   0.0000     0.0000   0.0000      0   0.0118     0.0118      1        0     0.0000        0  311236672
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 12643443.0
    4   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  28372.322
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0167     0.0167      1        0     0.0000        0 3167886336     62547.44        195        128          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0167     0.0167      1        0        0 3167886336     62547.44        195

Compile-fusion command complete                CPU:   124 s (  0.03 hr )  ELAPSE:    92 s (  0.03 hr )  MEM-PEAK:  1319 MB
Compile-fusion command statistics  CPU=15 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=1.288 GB
Warning: Step fc (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 15 unique error and warning message tags while observing fc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     7     7  0 FLW-2542  WARNING   Warning: Step fc (and possibly its children) printed 1 error... (MSG-3032)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    10    27 10 SQM-1011  WARNING   Warning: Sequential element 'MEM_ADDR_reg[7]' of module 'FSM... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     2     2  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    10     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     5     5  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     5     5  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    16    16  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    83    50  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     4  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   169   139  3       15  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 139 error&warning MSGs observed during fc (MSG-3103)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 15 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     7     7  0 FLW-2542  WARNING   Warning: Step fc (and possibly its children) printed 1 error... (MSG-3032)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    10    27 10 SQM-1011  WARNING   Warning: Sequential element 'MEM_ADDR_reg[7]' of module 'FSM... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     2     2  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    10     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     5     5  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     5     5  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    16    16  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    83    50  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     4  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   169   139  3       15  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 139 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2024-11-27 03:42:32 / Session: 0.03 hr / Command: 0.02 hr / Memory: 1319 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)

Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 13882 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   24  Proc    8 
[End of Read DB] Total (MB): Used   31  Alloctr   32  Proc 13890 
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 13890 
Net statistics:
Total number of nets     = 250
Number of nets to route  = 248
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 248, Total Half Perimeter Wire Length (HPWL) 29888 microns
HPWL   0 ~   50 microns: Net Count       83     Total HPWL         1349 microns
HPWL  50 ~  100 microns: Net Count       46     Total HPWL         3235 microns
HPWL 100 ~  200 microns: Net Count       68     Total HPWL        10757 microns
HPWL 200 ~  300 microns: Net Count       38     Total HPWL         8722 microns
HPWL 300 ~  400 microns: Net Count        6     Total HPWL         1871 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          475 microns
HPWL 500 ~  600 microns: Net Count        5     Total HPWL         2864 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          614 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 13890 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  8.02     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.17     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion Map] Total (MB): Used   47  Alloctr   48  Proc 13890 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   47  Alloctr   48  Proc 13890 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   48  Proc 13890 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   92 
[End of Blocked Pin Detection] Total (MB): Used  223  Alloctr  224  Proc 13982 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  225  Alloctr  226  Proc 13982 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 2 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     6 Max = 2 GRCs =    13 (0.01%)
Initial. H routing: Overflow =     5 Max = 2 (GRCs =  2) GRCs =    12 (0.01%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     9 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 35406.93
Initial. Layer M1 wire length = 6075.19
Initial. Layer M2 wire length = 10854.69
Initial. Layer M3 wire length = 12713.15
Initial. Layer M4 wire length = 2438.42
Initial. Layer M5 wire length = 2414.44
Initial. Layer M6 wire length = 911.04
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1380
Initial. Via VIA12SQ_C count = 723
Initial. Via VIA23SQ_C count = 523
Initial. Via VIA34SQ_C count = 56
Initial. Via VIA45SQ_C count = 43
Initial. Via VIA56SQ_C count = 35
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:42:34 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  225  Alloctr  226  Proc 13982 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     4 (0.00%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 35410.57
phase1. Layer M1 wire length = 6207.44
phase1. Layer M2 wire length = 10766.25
phase1. Layer M3 wire length = 12303.50
phase1. Layer M4 wire length = 2545.85
phase1. Layer M5 wire length = 2682.10
phase1. Layer M6 wire length = 905.44
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1385
phase1. Via VIA12SQ_C count = 729
phase1. Via VIA23SQ_C count = 516
phase1. Via VIA34SQ_C count = 58
phase1. Via VIA45SQ_C count = 47
phase1. Via VIA56SQ_C count = 35
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Nov 27 03:42:34 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  225  Alloctr  226  Proc 13982 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 35410.57
phase2. Layer M1 wire length = 6207.44
phase2. Layer M2 wire length = 10766.25
phase2. Layer M3 wire length = 12303.50
phase2. Layer M4 wire length = 2545.85
phase2. Layer M5 wire length = 2682.10
phase2. Layer M6 wire length = 905.44
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1385
phase2. Via VIA12SQ_C count = 729
phase2. Via VIA23SQ_C count = 516
phase2. Via VIA34SQ_C count = 58
phase2. Via VIA45SQ_C count = 47
phase2. Via VIA56SQ_C count = 35
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  193  Alloctr  193  Proc   92 
[End of Whole Chip Routing] Total (MB): Used  225  Alloctr  226  Proc 13982 

Congestion utilization per direction:
Average vertical track utilization   =  0.66 %
Peak    vertical track utilization   = 85.71 %
Average horizontal track utilization =  0.86 %
Peak    horizontal track utilization = 66.67 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc   92 
[End of Global Routing] Total (MB): Used  213  Alloctr  215  Proc 13982 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 13982 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13982 

****************************************
Report : congestion
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:34 2024
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       2 |     1 |       4  ( 0.00%) |       4
H routing |       2 |     1 |       4  ( 0.00%) |       4
V routing |       0 |     0 |       0  ( 0.00%) |       0

Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796498 ohm/um, via_r = 0.512906 ohm/cut, c = 0.080671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095364 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MEMCTRL'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 248, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 247, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:34 2024
****************************************

  Startpoint: CE (input port clocked by CLOCK)
  Endpoint: UFSM/PREV_CE_reg (rising edge-triggered flip-flop clocked by CLOCKB)
  Mode: func
  Corner: ss_n40c
  Scenario: func.ss_n40c
  Path Group: INPUTS
  Path Type: max

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock CLOCK (rise edge)                          0.00000      0.00000
  clock network delay (ideal)                      1.00000      1.00000
  input external delay                             4.00000      5.00000 r
  CE (in)                                          0.00000      5.00000 r
  UFSM/PREV_CE_reg/D (SDFFARX1_HVT)                0.00778      5.00778 r
  data arrival time                                             5.00778

  clock CLOCKB (rise edge)                         5.00000      5.00000
  clock network delay (ideal)                      1.00000      6.00000
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)              0.00000      6.00000 r
  clock uncertainty                               -0.30000      5.70000
  library setup time                              -0.11436      5.58564
  data required time                                            5.58563
  ------------------------------------------------------------------------------
  data required time                                            5.58563
  data arrival time                                            -5.00778
  ------------------------------------------------------------------------------
  slack (MET)                                                   0.57785


****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:34 2024
****************************************

  Startpoint: UFSM/PREV_CE_reg (rising edge-triggered flip-flop clocked by CLOCKB)
  Endpoint: UFSM/MEM_CE_reg (rising edge-triggered flip-flop clocked by CLOCKB)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: CLOCKB
  Path Type: min

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock CLOCKB (rise edge)                         5.00000      5.00000
  clock network delay (ideal)                      1.00000      6.00000

  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)              0.00000      6.00000 r
  UFSM/PREV_CE_reg/Q (SDFFARX1_HVT)                0.11431      6.11431 f
  UFSM/MEM_CE_reg/D (DFFARX1_HVT)                  0.00002      6.11433 f
  data arrival time                                             6.11433

  clock CLOCKB (rise edge)                         5.00000      5.00000
  clock network delay (ideal)                      1.00000      6.00000
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                0.00000      6.00000 r
  clock uncertainty                                0.10000      6.10000
  library hold time                                0.03104      6.13104
  data required time                                            6.13104
  ------------------------------------------------------------------------------
  data required time                                            6.13104
  data arrival time                                            -6.11433
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.01671


****************************************
Report : qor
        -summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:34 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func.ff_125c       (Setup)             0.67           0.00              0
func.ff_n40c       (Setup)             0.66           0.00              0
func.ss_125c       (Setup)             0.60           0.00              0
func.ss_n40c       (Setup)             0.58           0.00              0
Design             (Setup)             0.58           0.00              0

func.ff_125c       (Hold)             -0.02          -0.02              1
func.ff_n40c       (Hold)             -0.01          -0.01              1
func.ss_125c       (Hold)              0.20           0.00              0
func.ss_n40c       (Hold)              0.27           0.00              0
Design             (Hold)             -0.02          -0.02              1
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          62547.44
Cell Area (netlist and physical only):        62547.44
Nets with DRC Violations:        0
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2024-11-27 03:42:34 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Corner ss_n40c: no PVT mismatches. (PVT-032)
Information: Corner ff_n40c: no PVT mismatches. (PVT-032)
Information: Corner ss_125c: no PVT mismatches. (PVT-032)
Information: Corner ff_125c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796498 ohm/um, via_r = 0.512906 ohm/cut, c = 0.080671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095364 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MEMCTRL'. (NEX-022)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 248, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 247, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2024-11-27 03:42:34 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_041_PLACEMENT_FINAL_OPT.design'. (DES-028)
Saving library 'MEMCTRL'
****************************************
Report : qor
        -summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:34 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func.ff_125c       (Setup)          0.66651        0.00000              0
func.ff_n40c       (Setup)          0.65770        0.00000              0
func.ss_125c       (Setup)          0.60199        0.00000              0
func.ss_n40c       (Setup)          0.57785        0.00000              0
Design             (Setup)          0.57785        0.00000              0

func.ff_125c       (Hold)          -0.01671       -0.01671              1
func.ff_n40c       (Hold)          -0.01182       -0.01182              1
func.ss_125c       (Hold)           0.20258        0.00000              0
func.ss_n40c       (Hold)           0.26582        0.00000              0
Design             (Hold)          -0.01671       -0.01671              1
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        62547.43789
Cell Area (netlist and physical only):      62547.43800
Nets with DRC Violations:        0
****************************************
Report : report_utilization
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:34 2024
****************************************
Utilization Ratio:                      0.0060
Utilization options:
 - Area calculation based on:           site_row of block MEMCTRL
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             179556.0399
Total Capacity Area:                    106682.7893
Total Area of cells:                    638.4097
Area of excluded objects:
 - hard_macros         :                62661.7446
 - macro_keepouts      :                5836.1628
 - soft_macros         :                0.0000
 - io_cells            :                0.0000
 - hard_blockages      :                72873.2506
Total Area of excluded objects:         141371.1580
Ratio of excluded objects:              0.7873

Utilization of site-rows with:
 - Site 'unit':                         0.0060

****************************************
Report : congestion
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:34 2024
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       2 |     1 |       4  ( 0.00%) |       4
H routing |       2 |     1 |       4  ( 0.00%) |       4
V routing |       0 |     0 |       0  ( 0.00%) |       0


************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.

check_legality for block design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 24 ref cells (8 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design MEMCTRL succeeded!


check_legality succeeded.

**************************

****************************************
Report : net_fanout
        -high_fanout
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
****************************************
Report : constraint
        -all_violators
        -max_transition
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************



   Mode: func Corner: ff_n40c
   Scenario: func.ff_n40c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: ss_125c
   Scenario: func.ss_125c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: ff_125c
   Scenario: func.ff_125c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: ss_n40c
   Scenario: func.ss_n40c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Total number of violation(s): 0
Information: Starting 'add_spare_cells' (FLW-8000)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
The total needed area to add new spare cells is 203.3152.
****************************************
Report : ECO add_spare_cells Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
Total 100 spare cells are added.

Library Cell sae32hvt/NBUFFX2_HVT:
    Add  100 cells in the voltage Area DEFAULT_VA
Information: Ending   'add_spare_cells' (FLW-8001)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: Starting 'add_spare_cells' (FLW-8000)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
The total needed area to add new spare cells is 152.4864.
****************************************
Report : ECO add_spare_cells Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
Total 100 spare cells are added.

Library Cell sae32hvt/INVX2_HVT:
    Add  100 cells in the voltage Area DEFAULT_VA
Information: Ending   'add_spare_cells' (FLW-8001)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: Starting 'add_spare_cells' (FLW-8000)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
The total needed area to add new spare cells is 114.3648.
****************************************
Report : ECO add_spare_cells Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
Total 50 spare cells are added.

Library Cell sae32hvt/AND2X2_HVT:
    Add   50 cells in the voltage Area DEFAULT_VA
Information: Ending   'add_spare_cells' (FLW-8001)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: Starting 'add_spare_cells' (FLW-8000)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
The total needed area to add new spare cells is 457.4592.
****************************************
Report : ECO add_spare_cells Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
Total 50 spare cells are added.

Library Cell sae32hvt/SDFFARX1_HVT:
    Add   50 cells in the voltage Area DEFAULT_VA
Information: Ending   'add_spare_cells' (FLW-8001)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: Starting 'add_spare_cells' (FLW-8000)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
The total needed area to add new spare cells is 114.3648.
****************************************
Report : ECO add_spare_cells Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
Total 50 spare cells are added.

Library Cell sae32hvt/OR2X2_HVT:
    Add   50 cells in the voltage Area DEFAULT_VA
Information: Ending   'add_spare_cells' (FLW-8001)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
The spare cells are spread successfully.
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.
=====> Processed 27 ref cells (8 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         2          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
       350          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

       352          0          0  TOTAL

TOTAL 352 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         2          0          0    Two objects overlap.
           2          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

       350          0          0    A cell is not aligned with a site.
         350          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.

Information: Legalizing 350 cells and 132 out of total 545 cells will remain unchanged during legalization
Information: 63 cells were skipped due to unplaced or fixed status
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 27 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          541        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    541
number of references:                27
number of site rows:                179
number of locations attempted:    11314
number of locations failed:        5618  (49.7%)

Legality of references at locations:
5 references had failures.

Worst 5 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1249      1069 ( 85.6%)       1185       994 ( 83.9%)  SDFFARX1_HVT
   196       1870       637 ( 34.1%)        982       460 ( 46.8%)  NBUFFX2_HVT
    50       1174       467 ( 39.8%)        739       409 ( 55.3%)  AND2X2_HVT
   100       1734       501 ( 28.9%)        712       334 ( 46.9%)  INVX2_HVT
    50       1077       430 ( 39.9%)        592       317 ( 53.5%)  OR2X2_HVT

Worst 5 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1249      1069 ( 85.6%)       1185       994 ( 83.9%)  SDFFARX1_HVT
    50       1174       467 ( 39.8%)        739       409 ( 55.3%)  AND2X2_HVT
    50       1077       430 ( 39.9%)        592       317 ( 53.5%)  OR2X2_HVT
   196       1870       637 ( 34.1%)        982       460 ( 46.8%)  NBUFFX2_HVT
   100       1734       501 ( 28.9%)        712       334 ( 46.9%)  INVX2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         350 (4100 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.416 um ( 0.25 row height)
rms weighted cell displacement:   0.416 um ( 0.25 row height)
max cell displacement:            0.920 um ( 0.55 row height)
avg cell displacement:            0.356 um ( 0.21 row height)
avg weighted cell displacement:   0.356 um ( 0.21 row height)
number of cells moved:              350
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: MEMCTRL_spare_cell_FF_24 (SDFFARX1_HVT)
  Input location: (573.54,124.822)
  Legal location: (574.256,125.4)
  Displacement:   0.920 um ( 0.55 row height)
Cell: MEMCTRL_spare_cell_FF_49 (SDFFARX1_HVT)
  Input location: (573.54,174.466)
  Legal location: (574.256,173.888)
  Displacement:   0.920 um ( 0.55 row height)
Cell: MEMCTRL_spare_cell_FF_40 (SDFFARX1_HVT)
  Input location: (347.793,186.877)
  Legal location: (348.536,187.264)
  Displacement:   0.838 um ( 0.50 row height)
Cell: MEMCTRL_spare_cell_FF_14 (SDFFARX1_HVT)
  Input location: (347.793,112.411)
  Legal location: (348.536,112.024)
  Displacement:   0.838 um ( 0.50 row height)
Cell: MEMCTRL_spare_cell_XOR_44 (OR2X2_HVT)
  Input location: (438.419,185.205)
  Legal location: (439.128,185.592)
  Displacement:   0.808 um ( 0.48 row height)
Cell: MEMCTRL_spare_cell_AND_44 (AND2X2_HVT)
  Input location: (438.419,188.549)
  Legal location: (439.128,188.936)
  Displacement:   0.808 um ( 0.48 row height)
Cell: MEMCTRL_spare_cell_XOR_18 (OR2X2_HVT)
  Input location: (438.419,110.739)
  Legal location: (439.128,110.352)
  Displacement:   0.807 um ( 0.48 row height)
Cell: MEMCTRL_spare_cell_AND_18 (AND2X2_HVT)
  Input location: (438.419,114.083)
  Legal location: (439.128,113.696)
  Displacement:   0.807 um ( 0.48 row height)
Cell: MEMCTRL_spare_cell_FF_48 (SDFFARX1_HVT)
  Input location: (532.39,186.877)
  Legal location: (531.696,187.264)
  Displacement:   0.795 um ( 0.48 row height)
Cell: MEMCTRL_spare_cell_FF_22 (SDFFARX1_HVT)
  Input location: (532.39,112.411)
  Legal location: (531.696,112.024)
  Displacement:   0.795 um ( 0.48 row height)

Legalization succeeded.
Total Legalizer CPU: 0.383
Total Legalizer Wall Time: 0.385
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Corner ss_n40c: no PVT mismatches. (PVT-032)
Information: Corner ff_125c: no PVT mismatches. (PVT-032)
Information: Corner ff_n40c: no PVT mismatches. (PVT-032)
Information: Corner ss_125c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MEMCTRL'. (NEX-022)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 248, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 247, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2024-11-27 03:42:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
****************************************
Report : check_mv_design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
Warning: The tie-off connection '*Logic0*' has not been implemented. (MV-027)
Information: Total 1 MV-027 violations. (MV-080)

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 1 warning(s) from check_mv_design. (MV-082)
****************************************
Report : qor
        -summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func.ff_125c       (Setup)          0.66651        0.00000              0
func.ff_n40c       (Setup)          0.65770        0.00000              0
func.ss_125c       (Setup)          0.60199        0.00000              0
func.ss_n40c       (Setup)          0.57785        0.00000              0
Design             (Setup)          0.57785        0.00000              0

func.ff_125c       (Hold)          -0.01671       -0.01671              1
func.ff_n40c       (Hold)          -0.01182       -0.01182              1
func.ss_125c       (Hold)           0.20258        0.00000              0
func.ss_n40c       (Hold)           0.26582        0.00000              0
Design             (Hold)          -0.01671       -0.01671              1
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        63589.42829
Cell Area (netlist and physical only):      63589.42800
Nets with DRC Violations:        0
****************************************
Report : report_utilization
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
Utilization Ratio:                      0.0060
Utilization options:
 - Area calculation based on:           site_row of block MEMCTRL
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             179556.0399
Total Capacity Area:                    106682.7893
Total Area of cells:                    638.4097
Area of excluded objects:
 - hard_macros         :                62661.7446
 - macro_keepouts      :                5836.1628
 - soft_macros         :                0.0000
 - io_cells            :                0.0000
 - hard_blockages      :                72873.2506
Total Area of excluded objects:         141371.1580
Ratio of excluded objects:              0.7873

Utilization of site-rows with:
 - Site 'unit':                         0.0060

****************************************
Report : congestion
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       2 |     1 |       4  ( 0.00%) |       4
H routing |       2 |     1 |       4  ( 0.00%) |       4
V routing |       0 |     0 |       0  ( 0.00%) |       0


************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.

check_legality for block design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 27 ref cells (8 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design MEMCTRL succeeded!


check_legality succeeded.

**************************

****************************************
Report : net_fanout
        -high_fanout
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************
****************************************
Report : constraint
        -all_violators
        -max_transition
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:35 2024
****************************************



   Mode: func Corner: ff_n40c
   Scenario: func.ff_n40c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: ss_125c
   Scenario: func.ss_125c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: ff_125c
   Scenario: func.ff_125c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: ss_n40c
   Scenario: func.ss_n40c
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Total number of violation(s): 0
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_042_PLACEMENT_FINAL_OPT_SPARE.design'. (DES-028)
Saving library 'MEMCTRL'
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
****************************************
Report : scenario
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:36 2024
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
func.ff_125c *  func            ff_125c         true    true   true  true     true     true      true     false    false false
func.ff_n40c *  func            ff_n40c         true    true   true  true     true     true      true     false    false false
func.ss_125c *  func            ss_125c         true    true   true  true     true     true      true     false    false false
func.ss_n40c *  func            ss_n40c         true    true   true  true     true     true      true     false    false false

****************************************
Report : clock tree balance points
Design : MEMCTRL
Mode   : func
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:36 2024
****************************************

Clock 'CLOCK':
Balance points:              -------------- DELAY ---------------    -------------- OFFSET ---------------
                             Early-    Early-     Late-     Late-    Early-    Early-     Late-     Late-
Point                         Rise      Fall       Rise      Fall     Rise      Fall       Rise      Fall     Corner
------------------------------------------------------------------------------------------------------------------------
No balance points.


Exclude points:
Point
------------------------------------------------------------------------------------------------------------------------
No exclude points.



Clock 'CLOCKCE':
Balance points:              -------------- DELAY ---------------    -------------- OFFSET ---------------
                             Early-    Early-     Late-     Late-    Early-    Early-     Late-     Late-
Point                         Rise      Fall       Rise      Fall     Rise      Fall       Rise      Fall     Corner
------------------------------------------------------------------------------------------------------------------------
No balance points.


Exclude points:
Point
------------------------------------------------------------------------------------------------------------------------
No exclude points.



Clock 'CLOCKB':
Balance points:              -------------- DELAY ---------------    -------------- OFFSET ---------------
                             Early-    Early-     Late-     Late-    Early-    Early-     Late-     Late-
Point                         Rise      Fall       Rise      Fall     Rise      Fall       Rise      Fall     Corner
------------------------------------------------------------------------------------------------------------------------
No balance points.


Exclude points:
Point
------------------------------------------------------------------------------------------------------------------------
No exclude points.



Clock Independent: 
Balance points:              -------------- DELAY ---------------    -------------- OFFSET ---------------
                             Early-    Early-     Late-     Late-    Early-    Early-     Late-     Late-
Point                         Rise      Fall       Rise      Fall     Rise      Fall       Rise      Fall     Corner
------------------------------------------------------------------------------------------------------------------------
No balance points.


Exclude points:
Point
------------------------------------------------------------------------------------------------------------------------
No exclude points.


****************************************
 Report : clock routing rules
 Design : MEMCTRL
 Date   : Wed Nov 27 03:42:36 2024
****************************************
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M6
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M6

Warning: No lib_cell objects matched 'saed32hvt/DELLN1X2_HVT' (SEL-004)
current mode is func
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Warning: Converting clock object 'CLOCK' from ideal to propagated. (UIC-027)
Warning: Converting clock object 'CLOCKCE' from ideal to propagated. (UIC-027)
Warning: Converting clock object 'CLOCKB' from ideal to propagated. (UIC-027)
current mode is func
****************************************
 Report : target skew and latency
 Design : MEMCTRL
 Date   : Wed Nov 27 03:42:36 2024
****************************************

##Target Skew

Clock                        Corner                        Target
-----------------------------------------------------------------
All clocks                   ss_125c                       0.3
All clocks                   ss_n40c                       0.3
All clocks                   ff_n40c                       0.3
All clocks                   ff_125c                       0.3

##Target Latency

Clock                        Corner                        Target
-----------------------------------------------------------------
All clocks                   ss_125c                       0.5
All clocks                   ss_n40c                       0.5
All clocks                   ff_n40c                       0.5
All clocks                   ff_125c                       0.5

##Max Level Count

Clock                                  Count
-----------------------------------------------------------------
No max level constraints found.

##Root NDR Fanout Limit

Clock                                  Fanout limit
-----------------------------------------------------------------
No Root NDR fanout limit constraints applied.

##Trunk nets specific drivers

---------------------------------------------------------------------------
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: CTS will work on the following scenarios. (CTS-101)
   func.ff_125c (Mode: func; Corner: ff_125c)
   func.ff_n40c (Mode: func; Corner: ff_n40c)
   func.ss_125c (Mode: func; Corner: ss_125c)
   func.ss_n40c (Mode: func; Corner: ss_n40c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 2 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.max_fanout = 16

Warning: There are generated clocks that cannot be reached by their master clock. (CTS-004)
  The generated clock 'CLOCKCE' (mode 'func') cannot be reached by its master clock 'CLOCK'.
****************************************
Report : check_clock_tree
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:36 2024
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       1         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       2         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       6         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       0         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced
CTS-967       0         None      %s is sink for generated clock %s but pass through for master clock.

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================

---------------------------------------------------------------------------------------
Warning: There are generated clocks that cannot be reached by their master clock. (CTS-004)
---------------------------------------------------------------------------------------
Check         Mode               Generated Clock                Master Clock
---------------------------------------------------------------------------------------
CTS-004       func               CLOCKCE                        CLOCK

---------------------------------------------------------------------------------------
Warning: Cells instantiated in the clock network are not in the clock reference list (CTS-903)
---------------------------------------------------------------------------------------
Check         Lib cell           Example Instance
---------------------------------------------------------------------------------------
CTS-903       INVX0_HVT          UFSM/I_1
CTS-903       NBUFFX2_HVT        USRAM/macro_guide_buf_9

---------------------------------------------------------------------------------------
Warning: Some clock reference cells have no LEQ cell specified for resizing (CTS-904)
---------------------------------------------------------------------------------------
Check         Lib cell                                                 Example Instance
---------------------------------------------------------------------------------------
CTS-904       sae32hvt/NBUFFX2_HVT                                     USRAM/macro_guide_buf_9
CTS-904       sae32hvt/DFFARX1_HVT                                     UFSM/MEM_CE_reg
CTS-904       sae32hvt/SDFFARX1_HVT                                    UFSM/MEM_IDATA_reg[7]
CTS-904       sae32hvt/SDFFASX1_HVT                                    UFSM/MEM_WEB_reg
CTS-904       sae32sram/SRAM1RW512x8                                   USRAM/genblk1[3].UMEM
CTS-904       MEMCTRL/MEMCTRL                                          UFSM
Warning: Nothing implicitly matched 'scan_capture' (SEL-003)
Warning: Nothing implicitly matched 'scan_shift' (SEL-003)
****************************************
Report : ideal_network
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:36 2024
****************************************

Ideal network data for scenario 'func.ff_125c':

Source ports                    Latency                        Transition
and pins                  Rise            Fall            Rise            Fall
                       min    max      min    max      min    max      min    max
-------------------------------------------------------------------------------------
RSTN                   --     --      --      --       --     --       --     --


Ideal network data for scenario 'func.ff_n40c':

Source ports                    Latency                        Transition
and pins                  Rise            Fall            Rise            Fall
                       min    max      min    max      min    max      min    max
-------------------------------------------------------------------------------------
RSTN                   --     --      --      --       --     --       --     --


Ideal network data for scenario 'func.ss_125c':

Source ports                    Latency                        Transition
and pins                  Rise            Fall            Rise            Fall
                       min    max      min    max      min    max      min    max
-------------------------------------------------------------------------------------
RSTN                   --     --      --      --       --     --       --     --


Ideal network data for scenario 'func.ss_n40c':

Source ports                    Latency                        Transition
and pins                  Rise            Fall            Rise            Fall
                       min    max      min    max      min    max      min    max
-------------------------------------------------------------------------------------
RSTN                   --     --      --      --       --     --       --     --

Information: Starting 'clock_opt -to route_clock' (FLW-8000)
Information: Time: 2024-11-27 03:42:36 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-11-27 03:42:36 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-11-27 03:42:36 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
Running clock synthesis step.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-11-27 03:42:36 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)


Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-11-27 03:42:36 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1411 MB (FLW-8100)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func.ff_125c (Mode: func; Corner: ff_125c)
   func.ff_n40c (Mode: func; Corner: ff_n40c)
   func.ss_125c (Mode: func; Corner: ss_125c)
   func.ss_n40c (Mode: func; Corner: ss_n40c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 2 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 16

Warning: There are generated clocks that cannot be reached by their master clock. (CTS-004)
  The generated clock 'CLOCKCE' (mode 'func') cannot be reached by its master clock 'CLOCK'.
Buffer/Inverter reference list for clock tree synthesis:
   sae32hvt/INVX16_HVT
   sae32hvt/INVX2_HVT
   sae32hvt/INVX4_HVT
   sae32hvt/INVX8_HVT
There is no CTS reference for ICG cells
Information: 'ss_n40c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M6
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: true
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 348 total shapes.
Layer M2: cached 479 shapes out of 479 total shapes.
Cached 12955 vias out of 24649 total vias.
Total 0.1000 seconds to build cellmap data
INFO: creating 48(r) x 50(c) GridCells YDim 8.36 XDim 14
INFO: number of GridCells (0xa6495680): 2400
INFO: creating 48(r) x 50(c) GridCells YDim 8.36 XDim 14
INFO: number of GridCells (0xa6495680): 2400
Total 0.0100 seconds to load 541 cell instances into cellmap
Moveable cells: 482; Application fixed cells: 0; Macro cells: 0; User fixed cells: 59
Average cell width 1.9363, cell height 1.6720, cell area 3.2374 for total 482 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 248, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 33 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
Drc Mode Option: true
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 4
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'UFSM/I_1' from (115.67, 101.99) to (116.58, 105.34). (CTS-106)
Inst 'USRAM/macro_guide_buf_9' is not movable
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 16
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 2
  Level 1 Num Nodes: 2
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = ff_125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = ff_n40c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = ss_125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = ss_n40c, mode = func)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN3 (func:ss_n40c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: ss_n40c  Scenario: CTS_DRC_OFF_SCEN3
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: ss_n40c  Scenario: CTS_DRC_OFF_SCEN3
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: ss_n40c  Scenario: CTS_DRC_OFF_SCEN3
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN3 timingCorner ss_n40c
INFO: Using corner ss_n40c for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
INFO: Using corner ss_n40c for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 5.082880
nplLib: sample lib cell leakage 0.0431058
maxCornerId = 4
corner=ff_n40c, tran factor=0.7527 (0.0910 / 0.1209)
corner=ss_125c, tran factor=1.0113 (0.1223 / 0.1209)
corner=ff_125c, tran factor=0.7866 (0.0951 / 0.1209)
corner=ss_n40c, tran factor=1.0000 (0.1209 / 0.1209)
ORB: Nominal = 0.0399303  Design MT = 0.475000  Target = 0.1209123 (3.028 nominal)  MaxRC = 0.062820
ORB: Fast Target = 0.055814 ( 1.398 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN3 timingCorner ss_n40c
INFO: Using corner ss_n40c for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner ss_n40c for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 5.082880
nplLib: sample lib cell leakage 0.0431058
maxCornerId = 4
corner=ff_n40c, tran factor=0.7527 (0.0910 / 0.1209)
corner=ss_125c, tran factor=1.0113 (0.1223 / 0.1209)
corner=ff_125c, tran factor=0.7866 (0.0951 / 0.1209)
corner=ss_n40c, tran factor=1.0000 (0.1209 / 0.1209)
ORB: Nominal = 0.0399303  Design MT = 0.475000  Target = 0.1209123 (3.028 nominal)  MaxRC = 0.062820
ORB: Fast Target = 0.055814 ( 1.398 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN3 timingCorner ss_n40c
INFO: Using corner ss_n40c for worst leakage corner
INFO: Using corner ss_n40c for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 5.082880
nplLib: sample lib cell leakage 0.0431058
maxCornerId = 4
corner=ff_n40c, tran factor=0.7527 (0.0910 / 0.1209)
corner=ss_125c, tran factor=1.0113 (0.1223 / 0.1209)
corner=ff_125c, tran factor=0.7866 (0.0951 / 0.1209)
corner=ss_n40c, tran factor=1.0000 (0.1209 / 0.1209)
ORB: Nominal = 0.0399303  Design MT = 0.475000  Target = 0.1209123 (3.028 nominal)  MaxRC = 0.062820
ORB: Fast Target = 0.055814 ( 1.398 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN3 timingCorner ss_n40c
INFO: Using corner ss_n40c for worst leakage corner
INFO: Using corner ss_n40c for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 5.082880
nplLib: sample lib cell leakage 0.0431058
maxCornerId = 4
corner=ff_n40c, tran factor=0.7527 (0.0910 / 0.1209)
corner=ss_125c, tran factor=1.0113 (0.1223 / 0.1209)
corner=ff_125c, tran factor=0.7866 (0.0951 / 0.1209)
corner=ss_n40c, tran factor=1.0000 (0.1209 / 0.1209)
ORB: Nominal = 0.0399303  Design MT = 0.475000  Target = 0.1209123 (3.028 nominal)  MaxRC = 0.062820
ORB: Fast Target = 0.055814 ( 1.398 nominal )
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Core Area = 50 X 29 ()
   10% ...   20% ...Number of Drivers Sized: 1 [50.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = UFSM/I_1/Y
 Clocks: 
     CLOCK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 2
 Number of Gates = 0
 Number of Loads = 2
 Driver sized from INVX0_HVT to INVX8_HVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver UFSM/I_1/Y
 Phase delay: (max r/f: nan/0.027008  min r/f: nan/0.027008) : UFSM/I_1/A
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = USRAM/macro_guide_buf_9/Y
 Clocks: 
     CLOCKCE (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 4
 Number of Gates = 0
 Number of Loads = 4
 Added 2 Repeaters (B: 0 I: 2). Built 2 Repeater Levels for driver USRAM/macro_guide_buf_9/Y
 Phase delay: (max r/f: 0.179901/nan  min r/f: 0.179901/nan) : USRAM/macro_guide_buf_9/A
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Warning -- encountered a hierarchical pin UFSM/MEM_CE that is a clock root.
Info : Repeater UFSM/HFSBUF_6_73 is driving hierarchical clock source CLOCKCE
Warning -- marking inst UFSM/HFSBUF_6_73 as guide buffer as it is driving hierarchical clock source.
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = ff_125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = ff_n40c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = ss_125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = ss_n40c, mode = func)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN3 (func:ss_n40c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: ss_n40c  Scenario: CTS_DRC_OFF_SCEN3
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: ss_n40c  Scenario: CTS_DRC_OFF_SCEN3
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: ss_n40c  Scenario: CTS_DRC_OFF_SCEN3
orb constraints: using power mt scenarios
   10% ...   20% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = CLK
 Clocks: 
     CLOCK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 1
 Number of Loads = 27
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: __/0.027008  min r/f: __/0.027008) : UFSM/I_1/A
 Added 5 Repeaters (B: 0 I: 5). Built 2 Repeater Levels for driver CLK
 Phase delay: (max r/f: 0.084190/0.034885  min r/f: 0.084190/0.034885) : CLK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = UFSM/HFSBUF_6_73/Y
 Clocks: 
     CLOCKCE (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
Warning: Exception 'clock_source/master' is applied 1 times . (CTS-080)
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.179901/__  min r/f: 0.179901/__) : USRAM/macro_guide_buf_9/A
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver UFSM/HFSBUF_6_73/Y
 Uninit phase delay returned for pin UFSM/HFSBUF_6_73/Y
 Uninit phase delay returned for pin UFSM/HFSBUF_6_73/Y
 Phase delay: (max r/f: 0.000000/0.000000  min r/f: 0.000000/0.000000) : UFSM/HFSBUF_6_73/Y
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.62 sec, cpu time is 0 hr : 0 min : 0.69 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 16
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
There are 0 buffers and 8 inverters added (total area 21.35) by Clock Tree Synthesis.
Information: 0 out of 8 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 4 out of 29, orientation changed without moving: 0
Clock sink displacement max = 1.976000 um, average = 0.204414 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
Largest displacement cells:
Clock sink inst 'UFSM/MEM_ADDR_reg[2]' snapped from (138.32, 103.66) (MX) to (140.30, 103.66) (MX) displacement = 1.976000 um.
Clock sink inst 'UFSM/MEM_ADDR_reg[6]' snapped from (132.85, 103.66) (MX) to (134.52, 103.66) (R180) displacement = 1.672000 um.
Clock sink inst 'UFSM/PREV_CE_reg' snapped from (115.37, 105.34) (R0) to (115.37, 107.01) (MX) displacement = 1.672000 um.
Clock sink inst 'UFSM/MEM_IDATA_reg[2]' snapped from (130.57, 107.01) (MX) to (131.18, 107.01) (R180) displacement = 0.608000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Total number of global routed clock nets: 11
Information: The run time for clock net global routing is 0 hr : 0 min : 1.12 sec, cpu time is 0 hr : 0 min : 1.22 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 258 nets, 11 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MEMCTRL'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 255, routed nets = 10, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 114, DR 0), data (VR 245, GR 3, DR 0); stage = auto, isPostRoute = FALSE
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ff_125c (Mode func Corner ff_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.97     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.17     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 4 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: MEMCTRL; type: design; tot_drc_vio: 0; buf_ct: 9; buf_area: 23.381248; cell_area: 280023.381248
start cto; name: func:CLOCK; type: clock; latency: 0.083618; gskew: 0.069427; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 6; buf_area: 13.215488; cell_area: 13.215488
start cto; name: func:CLOCKCE; type: clock; latency: 0.183735; gskew: 0.000305; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 3; buf_area: 10.165760; cell_area: 280010.165760
-------------------------------------------------------------
Optimizing clock tree DRC
clock: CLOCK mode: func root: CLK
clock: CLOCKCE mode: func root: UFSM/MEM_CE
Clock QoR Before DRC Optimization:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.20u 00:00:00.00s 00:00:00.20e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.22 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.23 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner ss_n40c on transition constraint
Selecting clock CLOCK mode func corner:  ff_n40c         ss_n40c        
Select the tightest corner ss_n40c on transition constraint
Selecting clock CLOCKCE mode func corner:  ff_n40c       ss_n40c        
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: CLOCK mode: func root: CLK
clock: CLOCKCE mode: func root: UFSM/MEM_CE
Clock QoR Before Global latency and skew opt:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0264

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.8477

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.78u 00:00:00.00s 00:00:00.75e: 
Clock QoR After Global latency and skew opt:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Longest path:
  (0) 0.0140            0.0000          UFSM/ZCTSINV_797_883/A
  (1) 0.0271            0.0131          UFSM/ZCTSINV_797_883/Y
  (2) 0.0272            0.0000          UFSM/ZCTSINV_795_882/A
  (3) 0.0386            0.0114          UFSM/ZCTSINV_795_882/Y
  (4) 0.0392            0.0006          UFSM/MEM_OEB_reg[1]/CLK
Shortest path:
  (0) 0.0137            0.0000          UFSM/MEM_ADDR_reg[4]/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Longest path:
  (0) 0.0141            0.0000          UFSM/ZCTSINV_797_883/A
  (1) 0.0252            0.0111          UFSM/ZCTSINV_797_883/Y
  (2) 0.0252            0.0000          UFSM/ZCTSINV_795_882/A
  (3) 0.0362            0.0110          UFSM/ZCTSINV_795_882/Y
  (4) 0.0369            0.0006          UFSM/MEM_OEB_reg[1]/CLK
Shortest path:
  (0) 0.0138            0.0000          UFSM/MEM_ADDR_reg[4]/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Longest path:
  (0) 0.0146            0.0000          UFSM/ZCTSINV_797_883/A
  (1) 0.0443            0.0298          UFSM/ZCTSINV_797_883/Y
  (2) 0.0443            0.0000          UFSM/ZCTSINV_795_882/A
  (3) 0.0774            0.0331          UFSM/ZCTSINV_795_882/Y
  (4) 0.0780            0.0006          UFSM/MEM_CSB_reg[1]/CLK
Shortest path:
  (0) 0.0143            0.0000          UFSM/MEM_ADDR_reg[4]/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Longest path:
  (0) 0.0145            0.0000          UFSM/ZCTSINV_797_883/A
  (1) 0.0465            0.0319          UFSM/ZCTSINV_797_883/Y
  (2) 0.0465            0.0000          UFSM/ZCTSINV_795_882/A
  (3) 0.0830            0.0365          UFSM/ZCTSINV_795_882/Y
  (4) 0.0836            0.0006          UFSM/MEM_OEB_reg[1]/CLK
Shortest path:
  (0) 0.0142            0.0000          UFSM/MEM_ADDR_reg[4]/CLK
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0260            0.0260          USRAM/macro_guide_buf_9/Y
  (2) 0.0260            0.0001          ZCTSINV_65_881/A
  (3) 0.0386            0.0126          ZCTSINV_65_881/Y
  (4) 0.0387            0.0002          ZCTSINV_60_880/A
  (5) 0.0487            0.0099          ZCTSINV_60_880/Y
  (6) 0.0510            0.0024          USRAM/genblk1[1].UMEM/CE
Shortest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0260            0.0260          USRAM/macro_guide_buf_9/Y
  (2) 0.0260            0.0001          ZCTSINV_65_881/A
  (3) 0.0386            0.0126          ZCTSINV_65_881/Y
  (4) 0.0387            0.0002          ZCTSINV_60_880/A
  (5) 0.0487            0.0099          ZCTSINV_60_880/Y
  (6) 0.0508            0.0021          USRAM/genblk1[2].UMEM/CE
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0233            0.0233          USRAM/macro_guide_buf_9/Y
  (2) 0.0234            0.0001          ZCTSINV_65_881/A
  (3) 0.0339            0.0105          ZCTSINV_65_881/Y
  (4) 0.0341            0.0002          ZCTSINV_60_880/A
  (5) 0.0434            0.0094          ZCTSINV_60_880/Y
  (6) 0.0458            0.0024          USRAM/genblk1[1].UMEM/CE
Shortest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0233            0.0233          USRAM/macro_guide_buf_9/Y
  (2) 0.0234            0.0001          ZCTSINV_65_881/A
  (3) 0.0339            0.0105          ZCTSINV_65_881/Y
  (4) 0.0341            0.0002          ZCTSINV_60_880/A
  (5) 0.0434            0.0094          ZCTSINV_60_880/Y
  (6) 0.0455            0.0021          USRAM/genblk1[2].UMEM/CE
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0762            0.0762          USRAM/macro_guide_buf_9/Y
  (2) 0.0762            0.0000          ZCTSINV_65_881/A
  (3) 0.1161            0.0399          ZCTSINV_65_881/Y
  (4) 0.1163            0.0002          ZCTSINV_60_880/A
  (5) 0.1517            0.0355          ZCTSINV_60_880/Y
  (6) 0.1544            0.0026          USRAM/genblk1[1].UMEM/CE
Shortest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0762            0.0762          USRAM/macro_guide_buf_9/Y
  (2) 0.0762            0.0000          ZCTSINV_65_881/A
  (3) 0.1161            0.0399          ZCTSINV_65_881/Y
  (4) 0.1163            0.0002          ZCTSINV_60_880/A
  (5) 0.1517            0.0355          ZCTSINV_60_880/Y
  (6) 0.1541            0.0023          USRAM/genblk1[2].UMEM/CE
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0894            0.0894          USRAM/macro_guide_buf_9/Y
  (2) 0.0894            0.0000          ZCTSINV_65_881/A
  (3) 0.1399            0.0504          ZCTSINV_65_881/Y
  (4) 0.1400            0.0002          ZCTSINV_60_880/A
  (5) 0.1812            0.0411          ZCTSINV_60_880/Y
  (6) 0.1837            0.0026          USRAM/genblk1[1].UMEM/CE
Shortest path:
  (0) 0.0000            0.0000          USRAM/macro_guide_buf_9/A
  (1) 0.0894            0.0894          USRAM/macro_guide_buf_9/Y
  (2) 0.0894            0.0000          ZCTSINV_65_881/A
  (3) 0.1399            0.0504          ZCTSINV_65_881/Y
  (4) 0.1400            0.0002          ZCTSINV_60_880/A
  (5) 0.1812            0.0411          ZCTSINV_60_880/Y
  (6) 0.1834            0.0023          USRAM/genblk1[0].UMEM/CE
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.78 sec, cpu time is 0 hr : 0 min : 0.82 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.78 sec, cpu time is 0 hr : 0 min : 0.82 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner ss_n40c on transition constraint
Selecting clock CLOCK mode func corner:  ff_n40c         ss_n40c        
Select the tightest corner ss_n40c on transition constraint
Selecting clock CLOCKCE mode func corner:  ff_n40c       ss_n40c        
-------------------------------------------------------------
Optimizing clock tree area
clock: CLOCK mode: func root: CLK
clock: CLOCKCE mode: func root: UFSM/MEM_CE

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.5615

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.04u 00:00:00.00s 00:00:00.02e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          5
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          5
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.8607

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.10u 00:00:00.00s 00:00:00.05e: 
Clock QoR After Area Recovery Resizing:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.3869

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.13u 00:00:00.00s 00:00:00.07e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          5
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          5
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.2489

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.18u 00:00:00.00s 00:00:00.10e: 
Clock QoR After Area Recovery Resizing:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.19 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: CLOCK mode: func root: CLK
clock: CLOCKCE mode: func root: UFSM/MEM_CE
Clock QoR Before DRC Optimization:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: CLOCK, Mode: func, Root: CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0256; ID = 0.0392; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0231; ID = 0.0369; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ff_n40c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0638; ID = 0.0780; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_125c; ClockRoot = CLK. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0694; ID = 0.0836; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 13.2155; ClockCellArea = 13.2155; ClockWireLen = 489.1560; Clock = CLOCK; Mode = func; Corner = ss_n40c; ClockRoot = CLK. (CTS-037)
Clock: CLOCKCE, Mode: func, Root: UFSM/MEM_CE
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.0510; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.0458; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ff_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.1544; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_125c; ClockRoot = UFSM/MEM_CE. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0003; ID = 0.1837; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 3; ClockBufArea = 10.1658; ClockCellArea = 280010.1562; ClockWireLen = 636.4620; Clock = CLOCKCE; Mode = func; Corner = ss_n40c; ClockRoot = UFSM/MEM_CE. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Target latency delay insertion
************************************************************

[cto] Starting TargetLatency.1
Gen clock CLOCKB will be ignored for target_latency processing because its master clock CLOCK is in the -clock list.
 The latency of clock CLOCK (func mode) in ss_n40c corner is 0.014191 (the target is 0.500000)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2638432 (4.403 nominal)  MaxRC = 0.173972
ORB: Fast Target = 0.094397 ( 1.575 nominal )
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Core Area = 50 X 29 ()

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          8

        # Accepted                      =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0896
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.6455
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0588
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0251
        # The rest of flow speed up       =     1.0253

-------------------------------------------------

 After adding delay, the latency is followings.
 The latency of clock CLOCK (func mode) in ss_n40c corner is 0.486336
 The latency of clock CLOCKCE (func mode) in ss_n40c corner is 0.183430 (the target is 0.500000)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          6

        # Accepted                      =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.2670
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.3738
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.2092
        # The rest of flow speed up       =     1.2086

-------------------------------------------------

 After adding delay, the latency is followings.
 The latency of clock CLOCKCE (func mode) in ss_n40c corner is 0.476627
Information: The run time for Target latency delay insertion is 0 hr : 0 min : 0.36 sec, cpu time is 0 hr : 0 min : 0.41 sec. (CTS-104)
[cto] Finished TargetLatency.1: PASS
rtapi Thread-server 1: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 3: Dtor 

No. startProblems      =    16 

No. doRoutes           =    86 
No. doUnroutes         =    28 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    70 
No. undoUnroutes       =    26 
No. commitRoutes       =    16 
No. commitUnroutes     =     2 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   30  Proc 14758 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   38  Proc 14758 
Net statistics:
Total number of nets     = 272
Number of nets to route  = 25
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-medium = 11
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
26 nets are fully connected,
 of which 2 are detail routed and 24 are global routed.
14 nets have non-default rule cts_w1_s2
         14 non-user-specified nets, 14 non-user-specified clock nets, 0 user-specified nets
11 nets have non-default rule cts_w2_s2_vlg
         11 non-user-specified nets, 11 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 88 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           88 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   39  Proc 14758 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.97     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.17     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   51  Proc 14758 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   51  Proc 14758 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   51  Proc 14758 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  117  Alloctr  119  Proc 14758 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  117  Alloctr  119  Proc 14758 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 3 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     2 Max = 3 (GRCs =  1) GRCs =     2 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    21 Max = 3 GRCs =    21 (0.01%)
Initial. H routing: Overflow =    15 Max = 3 (GRCs =  4) GRCs =    13 (0.01%)
Initial. V routing: Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     8 Max = 3 (GRCs =  2) GRCs =    10 (0.01%)
Initial. M4         Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
Initial. M5         Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2227.95
Initial. Layer M1 wire length = 800.82
Initial. Layer M2 wire length = 212.79
Initial. Layer M3 wire length = 215.61
Initial. Layer M4 wire length = 477.52
Initial. Layer M5 wire length = 521.21
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 232
Initial. Via VIA12SQ_C count = 96
Initial. Via VIA23SQ_C count = 59
Initial. Via VIA34SQ_C count = 55
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   84  Alloctr   85  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  117  Alloctr  119  Proc 14758 

Congestion utilization per direction:
Average vertical track utilization   =  0.13 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.21 %
Peak    horizontal track utilization = 130.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   75  Alloctr   75  Proc    0 
[End of Global Routing] Total (MB): Used  107  Alloctr  109  Proc 14758 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -4  Alloctr   -4  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   63  Proc 14758 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 29 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 423 total shapes.
Layer M2: cached 479 shapes out of 505 total shapes.
Cached 12955 vias out of 24881 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 30 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          562        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    562
number of references:                30
number of site rows:                179
number of locations attempted:    11421
number of locations failed:        5279  (46.2%)

Legality of references at locations:
17 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75        846       777 ( 91.8%)        838       687 ( 82.0%)  SDFFARX1_HVT
   196       2352       842 ( 35.8%)       1165       563 ( 48.3%)  NBUFFX2_HVT
   105       1578       443 ( 28.1%)        440       212 ( 48.2%)  INVX2_HVT
    50        927       326 ( 35.2%)        374       232 ( 62.0%)  AND2X2_HVT
    50        871       314 ( 36.1%)        259       164 ( 63.3%)  OR2X2_HVT
    20        309       108 ( 35.0%)        189        70 ( 37.0%)  NBUFFX8_HVT
     5        104        70 ( 67.3%)         96        64 ( 66.7%)  AO221X1_HVT
     8        149        60 ( 40.3%)        149        63 ( 42.3%)  AO22X2_HVT
    12        187        62 ( 33.2%)        146        52 ( 35.6%)  NBUFFX4_HVT
     7         86        20 ( 23.3%)         39        17 ( 43.6%)  INVX0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75        846       777 ( 91.8%)        838       687 ( 82.0%)  SDFFARX1_HVT
     5        104        70 ( 67.3%)         96        64 ( 66.7%)  AO221X1_HVT
     3         42        19 ( 45.2%)         26        16 ( 61.5%)  OR3X1_HVT
     3         48        24 ( 50.0%)         32        12 ( 37.5%)  AO221X2_HVT
     1         16         7 ( 43.8%)          0         0 (  0.0%)  NAND3X0_HVT
     2         40        18 ( 45.0%)         40        17 ( 42.5%)  NOR3X0_HVT
    50        927       326 ( 35.2%)        374       232 ( 62.0%)  AND2X2_HVT
    50        871       314 ( 36.1%)        259       164 ( 63.3%)  OR2X2_HVT
     8        149        60 ( 40.3%)        149        63 ( 42.3%)  AO22X2_HVT
   196       2352       842 ( 35.8%)       1165       563 ( 48.3%)  NBUFFX2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         452 (5119 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.153 um ( 0.09 row height)
rms weighted cell displacement:   0.153 um ( 0.09 row height)
max cell displacement:            1.982 um ( 1.19 row height)
avg cell displacement:            0.014 um ( 0.01 row height)
avg weighted cell displacement:   0.014 um ( 0.01 row height)
number of cells moved:                2
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_844 (TIEL_HVT)
  Input location: (131.176,103.664)
  Legal location: (132.24,105.336)
  Displacement:   1.982 um ( 1.19 row height)
Cell: MEMCTRL_spare_cell_FF_6 (SDFFARX1_HVT)
  Input location: (163.704,112.024)
  Legal location: (162.032,112.024)
  Displacement:   1.672 um ( 1.00 row height)
Cell: MEMCTRL_spare_cell_AND_8 (AND2X2_HVT)
  Input location: (207.632,113.696)
  Legal location: (207.632,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_7 (AND2X2_HVT)
  Input location: (161.576,138.776)
  Legal location: (161.576,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_6 (AND2X2_HVT)
  Input location: (161.576,113.696)
  Legal location: (161.576,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_9 (AND2X2_HVT)
  Input location: (207.632,138.776)
  Legal location: (207.632,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_5 (AND2X2_HVT)
  Input location: (115.368,138.776)
  Legal location: (115.368,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_4 (AND2X2_HVT)
  Input location: (115.368,113.696)
  Legal location: (115.368,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_3 (AND2X2_HVT)
  Input location: (69.464,138.776)
  Legal location: (69.464,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_2 (AND2X2_HVT)
  Input location: (69.464,113.696)
  Legal location: (69.464,113.696)
  Displacement:   0.000 um ( 0.00 row height)

Info: 29 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.29 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 25 flat clock tree nets.
There are 23 non-sink instances (total area 57.44) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 8 inverters (total area 21.35).
8 buffers/inverters were inserted below 2 leaf level Gates.
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 272 nets, 25 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MEMCTRL'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 269, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:08.44u 00:00:00.21s 00:00:06.80e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-080    1  Warning  Exception '%s' is applied %d times %s.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 48(r) x 50(c) GridCells YDim 8.36 XDim 14
INFO: number of GridCells (0xa6495980): 2400
INFO: creating 48(r) x 50(c) GridCells YDim 8.36 XDim 14
INFO: number of GridCells (0xa6495980): 2400
Total 0.0100 seconds to load 562 cell instances into cellmap
Moveable cells: 481; Application fixed cells: 22; Macro cells: 0; User fixed cells: 59
Average cell width 1.9198, cell height 1.6720, cell area 3.2099 for total 503 placed and application fixed cells
Information: Current block utilization is '0.00650', effective utilization is '0.01626'. (OPT-055)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 269, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 268, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func.ss_n40c  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:43     0.000     0.000 63643.562     0.000     0.000       228       130         0     0.000      1675 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-11-27 03:42:43 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)



Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-11-27 03:42:43 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)

Information: >>>>>>> 6 unique error and warning message tags while observing clock_opt / build_clock: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     3  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     4     3  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    20     3  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     8     1  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     1     1  0 CTS-080   WARNING   Warning: Exception 'clock_source/master' is applied 1 times ... (MSG-3032)
Information:    10    10 10 POW-080   WARNING   Warning: No default voltage defined in the design, taking it... (MSG-3032)
Information:    49    21  1        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 21 error&warning MSGs observed during clock_opt / build_clock (MSG-3103)
Information: 22 out of 32 POW-080 messages were not printed due to limit 10 (after 'clock_opt' at run_fc.tcl:929) (MSG-3913)

TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-11-27 03:42:43 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-11-27 03:42:43 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   30  Proc 14246 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 14246 
Net statistics:
Total number of nets     = 272
Number of nets to route  = 25
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-medium = 11
27 nets are fully connected,
 of which 2 are detail routed and 25 are global routed.
14 nets have non-default rule cts_w1_s2
         14 non-user-specified nets, 14 non-user-specified clock nets, 0 user-specified nets
11 nets have non-default rule cts_w2_s2_vlg
         11 non-user-specified nets, 11 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 14246 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.97     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.17     on layer (3)    M3
Average gCell capacity  4.17     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   50  Proc 14246 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 14246 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 14246 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   49  Alloctr   50  Proc 14246 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  225  Alloctr  226  Proc 14246 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 3 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     2 Max = 3 (GRCs =  1) GRCs =     2 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    21 Max = 3 GRCs =    21 (0.01%)
Initial. H routing: Overflow =    15 Max = 3 (GRCs =  4) GRCs =    13 (0.01%)
Initial. V routing: Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     8 Max = 3 (GRCs =  2) GRCs =    10 (0.01%)
Initial. M4         Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
Initial. M5         Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2227.95
Initial. Layer M1 wire length = 800.82
Initial. Layer M2 wire length = 212.79
Initial. Layer M3 wire length = 215.61
Initial. Layer M4 wire length = 477.52
Initial. Layer M5 wire length = 521.21
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 232
Initial. Via VIA12SQ_C count = 96
Initial. Via VIA23SQ_C count = 59
Initial. Via VIA34SQ_C count = 55
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:42:44 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  225  Alloctr  226  Proc 14246 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     8 Max = 3 GRCs =     7 (0.00%)
phase1. H routing: Overflow =     5 Max = 3 (GRCs =  2) GRCs =     4 (0.00%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     5 Max = 3 (GRCs =  2) GRCs =     4 (0.00%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2230.61
phase1. Layer M1 wire length = 802.51
phase1. Layer M2 wire length = 209.50
phase1. Layer M3 wire length = 215.61
phase1. Layer M4 wire length = 480.15
phase1. Layer M5 wire length = 518.96
phase1. Layer M6 wire length = 3.88
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 233
phase1. Via VIA12SQ_C count = 97
phase1. Via VIA23SQ_C count = 59
phase1. Via VIA34SQ_C count = 55
phase1. Via VIA45SQ_C count = 21
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Nov 27 03:42:45 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  225  Alloctr  226  Proc 14246 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     4 Max = 3 GRCs =     3 (0.00%)
phase2. H routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2234.89
phase2. Layer M1 wire length = 804.18
phase2. Layer M2 wire length = 209.50
phase2. Layer M3 wire length = 215.61
phase2. Layer M4 wire length = 483.70
phase2. Layer M5 wire length = 518.02
phase2. Layer M6 wire length = 3.88
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 237
phase2. Via VIA12SQ_C count = 97
phase2. Via VIA23SQ_C count = 59
phase2. Via VIA34SQ_C count = 55
phase2. Via VIA45SQ_C count = 25
phase2. Via VIA56SQ_C count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Nov 27 03:42:45 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  225  Alloctr  226  Proc 14246 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     4 Max = 3 GRCs =     3 (0.00%)
phase3. H routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2234.89
phase3. Layer M1 wire length = 804.18
phase3. Layer M2 wire length = 209.50
phase3. Layer M3 wire length = 215.61
phase3. Layer M4 wire length = 483.70
phase3. Layer M5 wire length = 518.02
phase3. Layer M6 wire length = 3.88
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 237
phase3. Via VIA12SQ_C count = 97
phase3. Via VIA23SQ_C count = 59
phase3. Via VIA34SQ_C count = 55
phase3. Via VIA45SQ_C count = 25
phase3. Via VIA56SQ_C count = 1
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  192  Alloctr  193  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  225  Alloctr  226  Proc 14246 

Congestion utilization per direction:
Average vertical track utilization   =  0.11 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.13 %
Peak    horizontal track utilization = 90.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  183  Alloctr  183  Proc    0 
[End of Global Routing] Total (MB): Used  215  Alloctr  216  Proc 14246 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -4  Alloctr   -4  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   62  Proc 14246 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 4 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   26  Alloctr   27  Proc 14246 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 47 of 258


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   26  Alloctr   27  Proc 14246 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   26  Alloctr   27  Proc 14246 

Number of wires with overlap after iteration 1 = 24 of 209


Wire length and via report:
---------------------------
Number of M1 wires: 16            : 0
Number of M2 wires: 77           VIA12SQ_C: 92
Number of M3 wires: 61           VIA23SQ_C: 67
Number of M4 wires: 41           VIA34SQ_C: 52
Number of M5 wires: 13           VIA45SQ_C: 25
Number of M6 wires: 1            VIA56SQ_C: 1
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 209               vias: 237

Total M1 wire length: 781.3
Total M2 wire length: 215.2
Total M3 wire length: 235.4
Total M4 wire length: 466.0
Total M5 wire length: 519.8
Total M6 wire length: 2.4
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 2220.2

Longest M1 wire length: 163.9
Longest M2 wire length: 88.6
Longest M3 wire length: 80.7
Longest M4 wire length: 69.0
Longest M5 wire length: 153.2
Longest M6 wire length: 2.4
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   25  Alloctr   26  Proc 14246 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Dr init] Total (MB): Used   45  Alloctr   47  Proc 14246 
Total number of nets = 272, of which 0 are not extracted
Total number of open nets = 245, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Region based early termination has 1008 candidate regions.
Start DR iteration 0: uniform partition
Routed  881/1008 Partitions, Violations =       0
Routed  882/1008 Partitions, Violations =       0
Routed  883/1008 Partitions, Violations =       0
Routed  884/1008 Partitions, Violations =       0
Routed  885/1008 Partitions, Violations =       0
Routed  886/1008 Partitions, Violations =       0
Routed  887/1008 Partitions, Violations =       0
Routed  888/1008 Partitions, Violations =       0
Routed  889/1008 Partitions, Violations =       4
Routed  890/1008 Partitions, Violations =       4
Routed  891/1008 Partitions, Violations =       17
Routed  892/1008 Partitions, Violations =       17
Routed  893/1008 Partitions, Violations =       17
Routed  894/1008 Partitions, Violations =       17
Routed  895/1008 Partitions, Violations =       17
Routed  896/1008 Partitions, Violations =       17
Routed  897/1008 Partitions, Violations =       17
Routed  898/1008 Partitions, Violations =       17
Routed  899/1008 Partitions, Violations =       17
Routed  900/1008 Partitions, Violations =       17
Routed  901/1008 Partitions, Violations =       18
Routed  902/1008 Partitions, Violations =       18
Routed  903/1008 Partitions, Violations =       18
Routed  904/1008 Partitions, Violations =       18
Routed  905/1008 Partitions, Violations =       18
Routed  906/1008 Partitions, Violations =       18
Routed  907/1008 Partitions, Violations =       18
Routed  908/1008 Partitions, Violations =       18
Routed  909/1008 Partitions, Violations =       18
Routed  910/1008 Partitions, Violations =       18
Routed  911/1008 Partitions, Violations =       18
Routed  912/1008 Partitions, Violations =       18
Routed  913/1008 Partitions, Violations =       18
Routed  914/1008 Partitions, Violations =       18
Routed  915/1008 Partitions, Violations =       18
Routed  916/1008 Partitions, Violations =       18
Routed  917/1008 Partitions, Violations =       18
Routed  918/1008 Partitions, Violations =       18
Routed  919/1008 Partitions, Violations =       18
Routed  920/1008 Partitions, Violations =       18
Routed  921/1008 Partitions, Violations =       19
Routed  922/1008 Partitions, Violations =       19
Routed  923/1008 Partitions, Violations =       7
Routed  924/1008 Partitions, Violations =       7
Routed  925/1008 Partitions, Violations =       7
Routed  926/1008 Partitions, Violations =       7
Routed  927/1008 Partitions, Violations =       7
Routed  928/1008 Partitions, Violations =       7
Routed  929/1008 Partitions, Violations =       7
Routed  930/1008 Partitions, Violations =       3
Routed  931/1008 Partitions, Violations =       1
Routed  932/1008 Partitions, Violations =       1
Routed  933/1008 Partitions, Violations =       5
Routed  934/1008 Partitions, Violations =       5
Routed  935/1008 Partitions, Violations =       5
Routed  936/1008 Partitions, Violations =       7
Routed  937/1008 Partitions, Violations =       7
Routed  938/1008 Partitions, Violations =       7
Routed  939/1008 Partitions, Violations =       7
Routed  940/1008 Partitions, Violations =       7
Routed  941/1008 Partitions, Violations =       7
Routed  942/1008 Partitions, Violations =       7
Routed  943/1008 Partitions, Violations =       6
Routed  944/1008 Partitions, Violations =       6
Routed  945/1008 Partitions, Violations =       6
Routed  946/1008 Partitions, Violations =       6
Routed  947/1008 Partitions, Violations =       6
Routed  948/1008 Partitions, Violations =       6
Routed  949/1008 Partitions, Violations =       6
Routed  950/1008 Partitions, Violations =       6
Routed  951/1008 Partitions, Violations =       6
Routed  952/1008 Partitions, Violations =       2
Routed  953/1008 Partitions, Violations =       2
Routed  954/1008 Partitions, Violations =       2
Routed  955/1008 Partitions, Violations =       2
Routed  956/1008 Partitions, Violations =       2
Routed  957/1008 Partitions, Violations =       6
Routed  958/1008 Partitions, Violations =       6
Routed  959/1008 Partitions, Violations =       6
Routed  960/1008 Partitions, Violations =       6
Routed  961/1008 Partitions, Violations =       6
Routed  962/1008 Partitions, Violations =       6
Routed  963/1008 Partitions, Violations =       6
Routed  964/1008 Partitions, Violations =       6
Routed  965/1008 Partitions, Violations =       6
Routed  966/1008 Partitions, Violations =       6
Routed  967/1008 Partitions, Violations =       6
Routed  968/1008 Partitions, Violations =       6
Routed  969/1008 Partitions, Violations =       10
Routed  970/1008 Partitions, Violations =       10
Routed  971/1008 Partitions, Violations =       10
Routed  972/1008 Partitions, Violations =       11
Routed  973/1008 Partitions, Violations =       11
Routed  974/1008 Partitions, Violations =       11
Routed  975/1008 Partitions, Violations =       11
Routed  976/1008 Partitions, Violations =       11
Routed  977/1008 Partitions, Violations =       11
Routed  978/1008 Partitions, Violations =       11
Routed  979/1008 Partitions, Violations =       11
Routed  980/1008 Partitions, Violations =       11
Routed  981/1008 Partitions, Violations =       11
Routed  982/1008 Partitions, Violations =       11
Routed  983/1008 Partitions, Violations =       7
Routed  984/1008 Partitions, Violations =       3
Routed  985/1008 Partitions, Violations =       3
Routed  986/1008 Partitions, Violations =       3
Routed  987/1008 Partitions, Violations =       3
Routed  988/1008 Partitions, Violations =       3
Routed  989/1008 Partitions, Violations =       3
Routed  990/1008 Partitions, Violations =       3
Routed  991/1008 Partitions, Violations =       3
Routed  992/1008 Partitions, Violations =       4
Routed  993/1008 Partitions, Violations =       4
Routed  994/1008 Partitions, Violations =       4
Routed  995/1008 Partitions, Violations =       4
Routed  996/1008 Partitions, Violations =       4
Routed  997/1008 Partitions, Violations =       4
Routed  998/1008 Partitions, Violations =       4
Routed  999/1008 Partitions, Violations =       4
Routed  1000/1008 Partitions, Violations =      4
Routed  1001/1008 Partitions, Violations =      4
Routed  1002/1008 Partitions, Violations =      4
Routed  1003/1008 Partitions, Violations =      4
Routed  1004/1008 Partitions, Violations =      4
Routed  1005/1008 Partitions, Violations =      4
Routed  1006/1008 Partitions, Violations =      3
Routed  1007/1008 Partitions, Violations =      2
Routed  1008/1008 Partitions, Violations =      2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Less than minimum area : 1
        Same net spacing : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   79  Alloctr   79  Proc    0 
[Iter 0] Total (MB): Used  104  Alloctr  106  Proc 14246 

End DR iteration 0 with 1008 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   79  Alloctr   79  Proc    0 
[Iter 1] Total (MB): Used  104  Alloctr  106  Proc 14246 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   26  Alloctr   27  Proc 14246 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   26  Alloctr   27  Proc 14246 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    2229 micron
Total Number of Contacts =             244
Total Number of Wires =                260
Total Number of PtConns =              68
Total Number of Routed Wires =       260
Total Routed Wire Length =           2219 micron
Total Number of Routed Contacts =       244
        Layer             M1 :        890 micron
        Layer             M2 :        238 micron
        Layer             M3 :        237 micron
        Layer             M4 :        447 micron
        Layer             M5 :        414 micron
        Layer             M6 :          2 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          1
        Via        VIA45SQ_C :         24
        Via   VIA45SQ_C(rot) :          3
        Via        VIA34SQ_C :         30
        Via   VIA34SQ_C(rot) :         22
        Via        VIA23SQ_C :         23
        Via   VIA23SQ_C(rot) :         44
        Via        VIA12SQ_C :         71
        Via   VIA12SQ_C(rot) :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 244 vias)
 
    Layer VIA1       =  0.00% (0      / 97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (97      vias)
    Layer VIA2       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA3       =  0.00% (0      / 52      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (52      vias)
    Layer VIA4       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 244 vias)
 
    Layer VIA1       =  0.00% (0      / 97      vias)
    Layer VIA2       =  0.00% (0      / 67      vias)
    Layer VIA3       =  0.00% (0      / 52      vias)
    Layer VIA4       =  0.00% (0      / 27      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 244 vias)
 
    Layer VIA1       =  0.00% (0      / 97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (97      vias)
    Layer VIA2       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA3       =  0.00% (0      / 52      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (52      vias)
    Layer VIA4       =  0.00% (0      / 27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 272
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 272 nets, 0 global routed, 25 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: The RC mode used is CTO for design 'MEMCTRL'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 269, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLOCK        Yes     0.1588  0.1588  0.1737  0.1737   ff_125c
CLOCK        Yes     0.1434  0.1434  0.1569  0.1569   ff_n40c
CLOCK        Yes     0.4576  0.4576  0.5048  0.5048   ss_125c
CLOCK        Yes     0.5141  0.5141  0.5680  0.5680   ss_n40c
CLOCKCE      Yes     0.1368  0.1368  0.1474  0.1474   ff_125c
CLOCKCE      Yes     0.1217  0.1217  0.1311  0.1311   ff_n40c
CLOCKCE      Yes     0.4237  0.4237  0.4617  0.4617   ss_125c
CLOCKCE      Yes     0.4923  0.4923  0.5356  0.5356   ss_n40c
CLOCKB       Yes     0.0000  0.0000  0.0000  0.0000   ff_125c
CLOCKB       Yes     0.0000  0.0000  0.0000  0.0000   ff_n40c
CLOCKB       Yes     0.0000  0.0000  0.0000  0.0000   ss_125c
CLOCKB       Yes     0.0000  0.0000  0.0000  0.0000   ss_n40c

Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-11-27 03:42:46 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)


Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-11-27 03:42:46 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing clock_opt / route_clock: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     7     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     5     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     2     2  0 NDMUI-1004WARNING   Warning: Ignoring -as_user_default option since application ... (MSG-3032)
Information:    24     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:    38     6  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during clock_opt / route_clock (MSG-3103)

TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to route_clock' (FLW-8001)
Information: Time: 2024-11-27 03:42:46 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_05_CTSCLASSIC.design'. (DES-028)
Saving library 'MEMCTRL'
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2024-11-27 03:42:46 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Corner ff_125c: no PVT mismatches. (PVT-032)
Information: Corner ss_n40c: no PVT mismatches. (PVT-032)
Information: Corner ss_125c: no PVT mismatches. (PVT-032)
Information: Corner ff_n40c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 271 nets, 0 global routed, 25 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MEMCTRL'. (NEX-022)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 269, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 268, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2024-11-27 03:42:46 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)
Information: Starting 'clock_opt -from final_opto' (FLW-8000)
Information: Time: 2024-11-27 03:42:49 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-11-27 03:42:49 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1675 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 271 nets, 0 global routed, 25 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MEMCTRL'. (NEX-022)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 269, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 268, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command begin                   CPU:   147 s (  0.04 hr )  ELAPSE:   110 s (  0.03 hr )  MEM-PEAK:  1675 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 296 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   147 s (  0.04 hr )  ELAPSE:   110 s (  0.03 hr )  MEM-PEAK:  1675 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func.ff_125c.
Information: Doing activity propagation for mode 'func' and corner 'ff_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ff_n40c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_125c (POW-006)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0242     0.0242      1
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0339     0.0339      1
    2  10   0.0000     0.0000      0   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0000     0.0000      0   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   8   0.0000     0.0000      0   0.0000     0.0000      0
    4   9   0.0000     0.0000      0   0.0000     0.0000      0
    4  10   0.0000     0.0000      0   0.0000     0.0000      0
    4  11   0.0000     0.0000      0   0.0000     0.0000      0
    4  12   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0242     0.0242      1        0     0.0000        0 8100485632
    2   *   0.0000     0.0000   0.0000      0   0.0339     0.0339      1        0     0.0000        0  722147712
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 38634072.0
    4   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  86344.250
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0339     0.0339      1        0     0.0000        0 8100485632     63643.56        566        228        130
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0339     0.0339      1        0        0 8100485632     63643.56        566
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:   148 s (  0.04 hr )  ELAPSE:   110 s (  0.03 hr )  MEM-PEAK:  1675 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d94000): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d94000): 11200
Total 0.0100 seconds to load 562 cell instances into cellmap
Moveable cells: 481; Application fixed cells: 22; Macro cells: 0; User fixed cells: 59
0 out of 244 data nets is detail routed, 25 out of 25 clock nets are detail routed and total 269 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9198, cell height 1.6720, cell area 3.2099 for total 503 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.03         -      63643.56  8100485632.00         566              0.03      1675
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.03         -      63643.56  8100485632.00         566              0.03      1675
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.03         -      63643.56  8100485632.00         566              0.03      1675
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.03         -      63643.56  8100485632.00         566              0.03      1675

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.03         -      63643.56  8100485632.00         566              0.03      1675

CCL: Total Usage Adjustment : 1
INFO: Derive row count 59 from GR congestion map (239/4)
INFO: Derive col count 104 from GR congestion map (419/4)
Convert timing mode ...
Warning: 12 out of 12 inverter library cells have mismatching lib cell purpose in top hierarchy. (PVT-1202)
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.03        19      63618.15  7682328576.00         566              0.03      1675
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.03        19      63615.61  7662134784.00         565              0.03      1675
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
Knee-Processing :  cumEst: 0.29419172 cumPct:    90.33 estdown: 0.03149662 cumUp:   28 numDown:    3 status= valid
Knee-Processing :  cumEst: 0.30469683 cumPct:    93.55 estdown: 0.02099150 cumUp:   29 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.32568833 cumPct:   100.00 estdown: 0.00000000 cumUp:  102 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
Knee-Processing :  cumEst: 0.57383370 cumPct:    59.31 estdown: 0.39374524 cumUp:   28 numDown:   40 status= valid
Knee-Processing :  cumEst: 0.61362195 cumPct:    63.42 estdown: 0.35395697 cumUp:   32 numDown:   36 status= valid
Knee-Processing :  cumEst: 0.96757889 cumPct:   100.00 estdown: 0.00000000 cumUp:  102 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.03        19      63615.61  7662134784.00         565              0.03      1675
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
Knee-Processing :  cumEst: 0.15729606 cumPct:    45.41 estdown: 0.18908863 cumUp:    5 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.31488806 cumPct:    90.91 estdown: 0.03149662 cumUp:   20 numDown:    3 status= valid
Knee-Processing :  cumEst: 0.34638467 cumPct:   100.00 estdown: 0.00000000 cumUp:   97 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.03        19      63607.22  7623757312.00         560              0.03      1675
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 140000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.03        19      63607.22  7623757312.00         560              0.03      1675
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.03        19      63607.22  7623757312.00         560              0.03      1675
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 10 Iter  4         0.00        0.00      0.03        19      63607.22  7623757312.00         560              0.03      1675
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.03         0      63686.00  8347660288.00         585              0.03      1675
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.03         0      63686.00  8347660288.00         585              0.03      1675
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.03         0      63686.00  8347660288.00         585              0.03      1675
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.03         0      63686.00  8347660288.00         585              0.03      1675

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.03         0      63692.10  8376784384.00         588              0.03      1675
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 48(r) x 84(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x9e487200): 4032
INFO: creating 48(r) x 84(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x9e487200): 4032
Total 0.0200 seconds to load 584 cell instances into cellmap
Moveable cells: 503; Application fixed cells: 22; Macro cells: 0; User fixed cells: 59
0 out of 266 data nets is detail routed, 25 out of 25 clock nets are detail routed and total 291 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8946, cell height 1.6720, cell area 3.1678 for total 525 placed and application fixed cells
Information: Current block utilization is '0.00690', effective utilization is '0.01671'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 503 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 14750 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   25  Proc    8 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 14758 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 14758 
Net statistics:
Total number of nets     = 293
Number of nets to route  = 262
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-medium = 11
31 nets are fully connected,
 of which 31 are detail routed and 0 are global routed.
14 nets have non-default rule cts_w1_s2
         14 non-user-specified nets, 14 non-user-specified clock nets, 0 user-specified nets
11 nets have non-default rule cts_w2_s2_vlg
         11 non-user-specified nets, 11 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 262, Total Half Perimeter Wire Length (HPWL) 30458 microns
HPWL   0 ~   50 microns: Net Count       98     Total HPWL         1381 microns
HPWL  50 ~  100 microns: Net Count       46     Total HPWL         3239 microns
HPWL 100 ~  200 microns: Net Count       67     Total HPWL        10573 microns
HPWL 200 ~  300 microns: Net Count       31     Total HPWL         7146 microns
HPWL 300 ~  400 microns: Net Count       16     Total HPWL         5734 microns
HPWL 400 ~  500 microns: Net Count        3     Total HPWL         1285 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1100 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 14758 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.97     on layer (1)    M1
Average gCell capacity  7.71     on layer (2)    M2
Average gCell capacity  4.16     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   12  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   50  Proc 14758 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   50  Proc 14758 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 14758 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  153  Alloctr  155  Proc 14758 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  155  Alloctr  156  Proc 14758 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 2 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    13 Max = 2 GRCs =    19 (0.01%)
Initial. H routing: Overflow =     5 Max = 2 (GRCs =  3) GRCs =    12 (0.01%)
Initial. V routing: Overflow =     7 Max = 2 (GRCs =  3) GRCs =     7 (0.01%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     4 Max = 2 (GRCs =  3) GRCs =     4 (0.00%)
Initial. M3         Overflow =     5 Max = 2 (GRCs =  3) GRCs =    11 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 34368.25
Initial. Layer M1 wire length = 5232.04
Initial. Layer M2 wire length = 10366.22
Initial. Layer M3 wire length = 13048.66
Initial. Layer M4 wire length = 2280.85
Initial. Layer M5 wire length = 2377.88
Initial. Layer M6 wire length = 1062.61
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1355
Initial. Via VIA12SQ_C count = 706
Initial. Via VIA23SQ_C count = 494
Initial. Via VIA34SQ_C count = 65
Initial. Via VIA45SQ_C count = 56
Initial. Via VIA56SQ_C count = 34
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:42:54 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  155  Alloctr  156  Proc 14758 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     4 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 34413.44
phase1. Layer M1 wire length = 5081.30
phase1. Layer M2 wire length = 10556.38
phase1. Layer M3 wire length = 13353.97
phase1. Layer M4 wire length = 2112.35
phase1. Layer M5 wire length = 2238.13
phase1. Layer M6 wire length = 1071.32
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1359
phase1. Via VIA12SQ_C count = 707
phase1. Via VIA23SQ_C count = 489
phase1. Via VIA34SQ_C count = 69
phase1. Via VIA45SQ_C count = 56
phase1. Via VIA56SQ_C count = 38
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  123  Alloctr  123  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  155  Alloctr  156  Proc 14758 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization =  0.85 %
Peak    horizontal track utilization = 83.33 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  112  Alloctr  112  Proc    0 
[End of Global Routing] Total (MB): Used  144  Alloctr  145  Proc 14758 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -29  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14758 
Using per-layer congestion maps for congestion reduction.
Information: 22.34% of design has horizontal routing density above target_routing_density of 0.80.
Information: 22.51% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 38.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.01 to 0.01. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2638432 (4.403 nominal)  MaxRC = 0.173972
ORB: Fast Target = 0.094397 ( 1.575 nominal )
nplLib: default vr hor dist = 1370
nplLib: default vr ver dist = 1370
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 0.964256

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Information: Activity propagation will be performed for scenario func.ff_125c.
Information: Doing activity propagation for mode 'func' and corner 'ff_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ff_n40c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_125c (POW-006)
****** eLpp weights (with caps)
Number of nets: 291, of which 267 non-clock nets
Number of nets with 0 toggle rate: 2
Max toggle rate = 0.2, average toggle rate = 0.0187294
Max non-clock toggle rate = 0.0114278
eLpp weight range = (0, 12.3861)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 291
Amt power = 0.1
Non-default weight range: (0.9, 23.3511)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ff_125c
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.61705e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
Moved 125 out of 238 cells, ratio = 0.525210
Total displacement = 439.765991(um)
Max displacement = 181.688004(um), UFSM/HFSBUF_6_73 (140.447998, 125.400002, 4) => (295.409790, 152.126205, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.02(um)
  0 ~  20% cells displacement <=      0.04(um)
  0 ~  30% cells displacement <=      0.10(um)
  0 ~  40% cells displacement <=      0.75(um)
  0 ~  50% cells displacement <=      0.91(um)
  0 ~  60% cells displacement <=      1.49(um)
  0 ~  70% cells displacement <=      1.92(um)
  0 ~  80% cells displacement <=      2.88(um)
  0 ~  90% cells displacement <=      4.97(um)
  0 ~ 100% cells displacement <=    181.69(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 293 nets, 0 global routed, 25 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MEMCTRL'. (NEX-022)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 291, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 290, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.03         0      63692.10  8376784384.00         588              0.03      1675
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.03         0      63692.10  8376784384.00         588              0.03      1675
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d877e8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d877e8): 11200
Total 0.0100 seconds to load 584 cell instances into cellmap, 125 cells are off site row
Moveable cells: 503; Application fixed cells: 22; Macro cells: 0; User fixed cells: 59
0 out of 266 data nets is detail routed, 25 out of 25 clock nets are detail routed and total 291 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8946, cell height 1.6720, cell area 3.1678 for total 525 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.03         0      63692.10  8376784384.00         588              0.03      1675
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.03         0      63692.10  8376784384.00         588              0.03      1675
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 48(r) x 84(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x9e486180): 4032
INFO: creating 48(r) x 84(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0x9e486180): 4032
Total 0.0100 seconds to load 584 cell instances into cellmap, 125 cells are off site row
Moveable cells: 503; Application fixed cells: 22; Macro cells: 0; User fixed cells: 59
0 out of 266 data nets is detail routed, 25 out of 25 clock nets are detail routed and total 291 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8946, cell height 1.6720, cell area 3.1678 for total 525 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 399 total shapes.
Layer M2: cached 479 shapes out of 592 total shapes.
Cached 12955 vias out of 24893 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 30 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          584        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    584
number of references:                30
number of site rows:                179
number of locations attempted:    13728
number of locations failed:        6533  (47.6%)

Legality of references at locations:
19 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1271      1112 ( 87.5%)       1191       963 ( 80.9%)  SDFFARX1_HVT
   218       2829       993 ( 35.1%)       1480       666 ( 45.0%)  NBUFFX2_HVT
   105       1578       443 ( 28.1%)        440       212 ( 48.2%)  INVX2_HVT
    50        919       321 ( 34.9%)        358       221 ( 61.7%)  AND2X2_HVT
    50        866       309 ( 35.7%)        243       158 ( 65.0%)  OR2X2_HVT
     8        229       109 ( 47.6%)        229       113 ( 49.3%)  AO22X2_HVT
    23        421       130 ( 30.9%)        264        86 ( 32.6%)  NBUFFX8_HVT
     5        144        82 ( 56.9%)        144        82 ( 56.9%)  AO221X1_HVT
     3        104        55 ( 52.9%)         96        55 ( 57.3%)  OR3X1_HVT
     7        123        48 ( 39.0%)         61        33 ( 54.1%)  INVX0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1271      1112 ( 87.5%)       1191       963 ( 80.9%)  SDFFARX1_HVT
     2         48        40 ( 83.3%)         40        30 ( 75.0%)  SDFFASX1_HVT
     1         16        10 ( 62.5%)          8         5 ( 62.5%)  DFFARX1_HVT
     3         64        37 ( 57.8%)         64        38 ( 59.4%)  AO221X2_HVT
     5        144        82 ( 56.9%)        144        82 ( 56.9%)  AO221X1_HVT
     3        104        55 ( 52.9%)         96        55 ( 57.3%)  OR3X1_HVT
     2         40        21 ( 52.5%)         24        13 ( 54.2%)  NOR3X0_HVT
     8        229       109 ( 47.6%)        229       113 ( 49.3%)  AO22X2_HVT
     2         32        13 ( 40.6%)         16        10 ( 62.5%)  AND3X1_HVT
     1         32        13 ( 40.6%)         16         9 ( 56.2%)  NAND3X0_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         503 (6326 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.215 um ( 0.13 row height)
rms weighted cell displacement:   0.215 um ( 0.13 row height)
max cell displacement:            1.280 um ( 0.77 row height)
avg cell displacement:            0.072 um ( 0.04 row height)
avg weighted cell displacement:   0.072 um ( 0.04 row height)
number of cells moved:              126
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_25_inst_973 (NBUFFX8_HVT)
  Input location: (183.665,100.517)
  Legal location: (182.4,100.32)
  Displacement:   1.280 um ( 0.77 row height)
Cell: ZBUF_534_inst_978 (NBUFFX8_HVT)
  Input location: (293.445,154.281)
  Legal location: (292.448,153.824)
  Displacement:   1.097 um ( 0.66 row height)
Cell: ctmi_120 (AO221X1_HVT)
  Input location: (246.631,100.998)
  Legal location: (247.456,100.32)
  Displacement:   1.068 um ( 0.64 row height)
Cell: ctmi_130 (AO221X1_HVT)
  Input location: (250.015,102.962)
  Legal location: (249.28,103.664)
  Displacement:   1.016 um ( 0.61 row height)
Cell: UFSM/ctmi_29 (OR3X1_HVT)
  Input location: (149.37,116.221)
  Legal location: (148.808,117.04)
  Displacement:   0.993 um ( 0.59 row height)
Cell: ctmi_127 (AO22X2_HVT)
  Input location: (253.392,195.345)
  Legal location: (254.296,195.624)
  Displacement:   0.946 um ( 0.57 row height)
Cell: UFSM/phfnr_buf_38 (INVX0_HVT)
  Input location: (140.066,117.856)
  Legal location: (139.688,117.04)
  Displacement:   0.899 um ( 0.54 row height)
Cell: ZBUF_201_inst_988 (NBUFFX8_HVT)
  Input location: (354.755,149.595)
  Legal location: (354.768,150.48)
  Displacement:   0.885 um ( 0.53 row height)
Cell: HFSBUF_80_86 (NBUFFX2_HVT)
  Input location: (353.672,148.004)
  Legal location: (353.704,147.136)
  Displacement:   0.869 um ( 0.52 row height)
Cell: HFSBUF_32_124 (NBUFFX2_HVT)
  Input location: (294.755,147.988)
  Legal location: (294.728,147.136)
  Displacement:   0.852 um ( 0.51 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 126 out of 238 cells, ratio = 0.529412
Total displacement = 51.934799(um)
Max displacement = 1.503200(um), ctmi_120 (248.454605, 100.997803, 6) => (249.279999, 101.991997, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.02(um)
  0 ~  20% cells displacement <=      0.04(um)
  0 ~  30% cells displacement <=      0.06(um)
  0 ~  40% cells displacement <=      0.20(um)
  0 ~  50% cells displacement <=      0.33(um)
  0 ~  60% cells displacement <=      0.44(um)
  0 ~  70% cells displacement <=      0.59(um)
  0 ~  80% cells displacement <=      0.70(um)
  0 ~  90% cells displacement <=      0.90(um)
  0 ~ 100% cells displacement <=      1.50(um)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 293 nets, 0 global routed, 25 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MEMCTRL'. (NEX-022)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 291, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 290, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d877e8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x93d877e8): 11200
Total 0.0100 seconds to load 584 cell instances into cellmap
Moveable cells: 503; Application fixed cells: 22; Macro cells: 0; User fixed cells: 59
0 out of 266 data nets is detail routed, 25 out of 25 clock nets are detail routed and total 291 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8946, cell height 1.6720, cell area 3.1678 for total 525 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.03         1      63692.10  8376784384.00         588              0.03      1675

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity for scenario func.ff_125c was cached, no propagation required. (POW-005)
Information: Activity for scenario func.ff_n40c was cached, no propagation required. (POW-005)
Information: Activity for scenario func.ss_125c was cached, no propagation required. (POW-005)
Information: Activity for scenario func.ss_n40c was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 2 3]
APS-MCMM: Hold scenario grouping = [0 1 2 3]
APS-MCMM: Leakage scenario grouping = [0 1 2 3]
APS-MCMM: Dynamic scenario grouping = [0 1 2 3]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.1600 1.1600 0.9500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000 0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  1.1600 1.1600 0.9500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000 0.0000
Unique Voltages in Design:  0.0000 0.9500 1.1600
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.03         1      63692.10  8376784384.00         588              0.03      1675
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 14494 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   25  Proc    8 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 14502 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   38  Proc 14502 
Net statistics:
Total number of nets     = 293
Number of nets to route  = 269
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-medium = 11
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
24 nets are fully connected,
 of which 24 are detail routed and 0 are global routed.
14 nets have non-default rule cts_w1_s2
         14 non-user-specified nets, 14 non-user-specified clock nets, 0 user-specified nets
11 nets have non-default rule cts_w2_s2_vlg
         11 non-user-specified nets, 11 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 269, Total Half Perimeter Wire Length (HPWL) 30903 microns
HPWL   0 ~   50 microns: Net Count      103     Total HPWL         1456 microns
HPWL  50 ~  100 microns: Net Count       46     Total HPWL         3202 microns
HPWL 100 ~  200 microns: Net Count       68     Total HPWL        10727 microns
HPWL 200 ~  300 microns: Net Count       32     Total HPWL         7422 microns
HPWL 300 ~  400 microns: Net Count       17     Total HPWL         6111 microns
HPWL 400 ~  500 microns: Net Count        2     Total HPWL          886 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1100 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 14502 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.96     on layer (1)    M1
Average gCell capacity  7.71     on layer (2)    M2
Average gCell capacity  4.16     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   12  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   51  Proc 14502 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   51  Proc 14502 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   17  Alloctr   18  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   51  Proc 14502 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  226  Alloctr  227  Proc 14502 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  228  Alloctr  229  Proc 14502 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     8 Max = 2 GRCs =    20 (0.01%)
Initial. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =    16 (0.02%)
Initial. V routing: Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =    11 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 34673.27
Initial. Layer M1 wire length = 5064.18
Initial. Layer M2 wire length = 10706.85
Initial. Layer M3 wire length = 12560.54
Initial. Layer M4 wire length = 2321.46
Initial. Layer M5 wire length = 3224.65
Initial. Layer M6 wire length = 795.59
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1390
Initial. Via VIA12SQ_C count = 715
Initial. Via VIA23SQ_C count = 525
Initial. Via VIA34SQ_C count = 57
Initial. Via VIA45SQ_C count = 59
Initial. Via VIA56SQ_C count = 34
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:42:58 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  228  Alloctr  229  Proc 14502 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =    10 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 34703.73
phase1. Layer M1 wire length = 5546.37
phase1. Layer M2 wire length = 10496.83
phase1. Layer M3 wire length = 11813.51
phase1. Layer M4 wire length = 2448.91
phase1. Layer M5 wire length = 3509.23
phase1. Layer M6 wire length = 888.89
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1401
phase1. Via VIA12SQ_C count = 726
phase1. Via VIA23SQ_C count = 511
phase1. Via VIA34SQ_C count = 63
phase1. Via VIA45SQ_C count = 65
phase1. Via VIA56SQ_C count = 36
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Nov 27 03:42:58 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  228  Alloctr  229  Proc 14502 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 34694.23
phase2. Layer M1 wire length = 5424.31
phase2. Layer M2 wire length = 10326.80
phase2. Layer M3 wire length = 11933.17
phase2. Layer M4 wire length = 2574.80
phase2. Layer M5 wire length = 3500.87
phase2. Layer M6 wire length = 934.28
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1411
phase2. Via VIA12SQ_C count = 724
phase2. Via VIA23SQ_C count = 517
phase2. Via VIA34SQ_C count = 66
phase2. Via VIA45SQ_C count = 66
phase2. Via VIA56SQ_C count = 38
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Nov 27 03:42:59 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  228  Alloctr  229  Proc 14502 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.00%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 34694.23
phase3. Layer M1 wire length = 5424.31
phase3. Layer M2 wire length = 10326.80
phase3. Layer M3 wire length = 11933.17
phase3. Layer M4 wire length = 2574.80
phase3. Layer M5 wire length = 3500.87
phase3. Layer M6 wire length = 934.28
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 1411
phase3. Via VIA12SQ_C count = 724
phase3. Via VIA23SQ_C count = 517
phase3. Via VIA34SQ_C count = 66
phase3. Via VIA45SQ_C count = 66
phase3. Via VIA56SQ_C count = 38
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  195  Alloctr  196  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  228  Alloctr  229  Proc 14502 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 85.71 %
Average horizontal track utilization =  0.86 %
Peak    horizontal track utilization = 83.33 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  184  Alloctr  184  Proc    0 
[End of Global Routing] Total (MB): Used  216  Alloctr  218  Proc 14502 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -29  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14502 
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 293 nets, 267 global routed, 24 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MEMCTRL'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 291, routed nets = 290, across physical hierarchy nets = 0, parasitics cached nets = 290, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: CLOCK
9: CLOCKCE
10: CLOCKB
11: INPUTS
12: OUTPUTS
13: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    1  13   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.0000     0.0000      0   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    2  13   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0000     0.0000      0   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    3  13   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   8   0.0000     0.0000      0   0.0000     0.0000      0
    4   9   0.0000     0.0000      0   0.0000     0.0000      0
    4  10   0.0000     0.0000      0   0.0000     0.0000      0
    4  11   0.0000     0.0000      0   0.0000     0.0000      0
    4  12   0.0000     0.0000      0   0.0000     0.0000      0
    4  13   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        9 8376784384
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        9  750714944
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     0.0045       22 39567280.0
    4   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     0.0124       22  88325.570
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     0.0124       22 8376784384     63692.10        588        250        130
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1       22 8376784384     63692.10        588

Clock-opt Global-routing complete         CPU:   162 s (  0.04 hr )  ELAPSE:   119 s (  0.03 hr )  MEM-PEAK:  1675 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ff_125c (Mode func Corner ff_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.96     on layer (1)    M1
Average gCell capacity  7.71     on layer (2)    M2
Average gCell capacity  4.16     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 4 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.03        23      63692.10  8376784384.00         588              0.03      1675

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.03        23      63692.10  8376784384.00         588              0.03      1683
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.03        23      63692.10  8376784384.00         588              0.03      1683
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.03         2      63722.60  8586877952.00         588              0.03      1699
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.03         2      63722.60  8586877952.00         588              0.03      1707
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.03         2      63722.60  8586877952.00         588              0.03      1707
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.03         2      63722.60  8586877952.00         588              0.03      1707

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707

Enable clock slack update
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1720 total shapes.
Layer M2: cached 479 shapes out of 1166 total shapes.
Cached 12955 vias out of 26352 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  3         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  4         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  5         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  6         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  7         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  8         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter  9         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter 10         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 23 Iter 11         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Clock-opt optimization Phase 23 Iter 12         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 23 Iter 13         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1707
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 23 Iter 14         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1715
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 23 Iter 15         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1715

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1715
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.03         1      63722.60  8586877952.00         601              0.03      1715
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
Knee-Processing :  cumEst: 1.29869866 cumPct:    67.42 estdown: 0.62751341 cumUp:   40 numDown:   64 status= valid
Knee-Processing :  cumEst: 1.92621207 cumPct:   100.00 estdown: 0.00000000 cumUp:  138 numDown:    0 status= valid
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.03         1      63669.48  8280676864.00         601              0.03      1715
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
Knee-Processing :  cumEst: 0.59771037 cumPct:    72.12 estdown: 0.23107210 cumUp:   19 numDown:   20 status= valid
Knee-Processing :  cumEst: 0.82878244 cumPct:   100.00 estdown: 0.00000000 cumUp:  114 numDown:    0 status= valid

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.03         1      63660.59  8113090560.00         577              0.03      1715
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.03         1      63660.59  8113090560.00         577              0.03      1715
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.03         1      63664.40  8154192896.00         578              0.03      1715

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.03         1      63664.40  8154192896.00         578              0.03      1715
Clock-opt optimization Phase 29 Iter  2         0.00        0.00      0.03         1      63664.40  8154192896.00         578              0.03      1715


Clock-opt route preserve complete         CPU:   170 s (  0.05 hr )  ELAPSE:   124 s (  0.03 hr )  MEM-PEAK:  1715 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1837 total shapes.
Layer M2: cached 479 shapes out of 1197 total shapes.
Cached 12955 vias out of 26414 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 30 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          572        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    572
number of references:                30
number of site rows:                179
number of locations attempted:    12774
number of locations failed:        6170  (48.3%)

Legality of references at locations:
19 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1263      1106 ( 87.6%)       1191       964 ( 80.9%)  SDFFARX1_HVT
   209       2642       964 ( 36.5%)       1339       653 ( 48.8%)  NBUFFX2_HVT
   105       1578       443 ( 28.1%)        440       212 ( 48.2%)  INVX2_HVT
    50        919       318 ( 34.6%)        358       218 ( 60.9%)  AND2X2_HVT
    50        866       309 ( 35.7%)        243       158 ( 65.0%)  OR2X2_HVT
     8        149        62 ( 41.6%)        141        62 ( 44.0%)  AO22X2_HVT
    17        261        81 ( 31.0%)        126        34 ( 27.0%)  NBUFFX8_HVT
    12        189        58 ( 30.7%)        141        46 ( 32.6%)  NBUFFX4_HVT
     5         96        52 ( 54.2%)         96        52 ( 54.2%)  AO221X1_HVT
     3         64        37 ( 57.8%)         64        38 ( 59.4%)  AO221X2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1263      1106 ( 87.6%)       1191       964 ( 80.9%)  SDFFARX1_HVT
     2         48        40 ( 83.3%)         40        30 ( 75.0%)  SDFFASX1_HVT
     1         16        10 ( 62.5%)          8         5 ( 62.5%)  DFFARX1_HVT
     2         32        18 ( 56.2%)         16        11 ( 68.8%)  NOR3X0_HVT
     3         64        37 ( 57.8%)         64        38 ( 59.4%)  AO221X2_HVT
     5         96        52 ( 54.2%)         96        52 ( 54.2%)  AO221X1_HVT
     2         40        18 ( 45.0%)         24        16 ( 66.7%)  AND3X1_HVT
     1         24        11 ( 45.8%)         16         9 ( 56.2%)  NAND3X0_HVT
     3         64        31 ( 48.4%)         56        29 ( 51.8%)  OR3X1_HVT
     8        149        62 ( 41.6%)        141        62 ( 44.0%)  AO22X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         491 (6194 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.010 um ( 0.01 row height)
rms weighted cell displacement:   0.010 um ( 0.01 row height)
max cell displacement:            0.152 um ( 0.09 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSBUF_36_80 (NBUFFX2_HVT)
  Input location: (298.072,100.32)
  Legal location: (297.92,100.32)
  Displacement:   0.152 um ( 0.09 row height)
Cell: copt_gre_mt_inst_1000 (NBUFFX2_HVT)
  Input location: (208.24,200.64)
  Legal location: (208.088,200.64)
  Displacement:   0.152 um ( 0.09 row height)
Cell: HFSBUF_36_78 (NBUFFX4_HVT)
  Input location: (298.984,100.32)
  Legal location: (299.136,100.32)
  Displacement:   0.152 um ( 0.09 row height)
Cell: MEMCTRL_spare_cell_AND_8 (AND2X2_HVT)
  Input location: (207.632,113.696)
  Legal location: (207.632,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_7 (AND2X2_HVT)
  Input location: (161.576,138.776)
  Legal location: (161.576,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_6 (AND2X2_HVT)
  Input location: (161.576,113.696)
  Legal location: (161.576,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_9 (AND2X2_HVT)
  Input location: (207.632,138.776)
  Legal location: (207.632,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_5 (AND2X2_HVT)
  Input location: (115.368,138.776)
  Legal location: (115.368,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_4 (AND2X2_HVT)
  Input location: (115.368,113.696)
  Legal location: (115.368,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_3 (AND2X2_HVT)
  Input location: (69.464,138.776)
  Legal location: (69.464,138.776)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.315
Total Legalizer Wall Time: 0.316
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   170 s (  0.05 hr )  ELAPSE:   125 s (  0.03 hr )  MEM-PEAK:  1715 MB
rtapi Thread-server 2: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 3: Dtor 

No. startProblems      =   221 

No. doRoutes           =     1 
No. doUnroutes         =     1 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     1 
No. undoUnroutes       =     1 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    9  Proc 14534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    8 
[End of Read DB] Total (MB): Used   32  Alloctr   34  Proc 14542 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   39  Proc 14542 
Net statistics:
Total number of nets     = 281
Number of nets to route  = 257
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-medium = 11
280 nets are fully connected,
 of which 24 are detail routed and 254 are global routed.
14 nets have non-default rule cts_w1_s2
         14 non-user-specified nets, 14 non-user-specified clock nets, 0 user-specified nets
11 nets have non-default rule cts_w2_s2_vlg
         11 non-user-specified nets, 11 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 47, Total Half Perimeter Wire Length (HPWL) 5764 microns
HPWL   0 ~   50 microns: Net Count       13     Total HPWL          241 microns
HPWL  50 ~  100 microns: Net Count       16     Total HPWL         1173 microns
HPWL 100 ~  200 microns: Net Count       10     Total HPWL         1303 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          209 microns
HPWL 300 ~  400 microns: Net Count        6     Total HPWL         2218 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          620 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   40  Proc 14542 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.97     on layer (1)    M1
Average gCell capacity  7.71     on layer (2)    M2
Average gCell capacity  4.16     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   52  Proc 14542 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   52  Proc 14542 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   17  Alloctr   18  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   52  Proc 14542 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  226  Alloctr  228  Proc 14542 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  226  Alloctr  228  Proc 14542 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 34635.28
Initial. Layer M1 wire length = 5425.55
Initial. Layer M2 wire length = 10319.81
Initial. Layer M3 wire length = 11880.85
Initial. Layer M4 wire length = 2573.76
Initial. Layer M5 wire length = 3501.02
Initial. Layer M6 wire length = 934.28
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1424
Initial. Via VIA12SQ_C count = 724
Initial. Via VIA23SQ_C count = 526
Initial. Via VIA34SQ_C count = 70
Initial. Via VIA45SQ_C count = 66
Initial. Via VIA56SQ_C count = 38
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:43:06 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  226  Alloctr  229  Proc 14542 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =     5 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 34639.35
phase1. Layer M1 wire length = 5294.79
phase1. Layer M2 wire length = 10395.38
phase1. Layer M3 wire length = 11982.05
phase1. Layer M4 wire length = 2583.77
phase1. Layer M5 wire length = 3534.62
phase1. Layer M6 wire length = 848.73
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1426
phase1. Via VIA12SQ_C count = 722
phase1. Via VIA23SQ_C count = 526
phase1. Via VIA34SQ_C count = 72
phase1. Via VIA45SQ_C count = 68
phase1. Via VIA56SQ_C count = 38
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Nov 27 03:43:06 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  226  Alloctr  229  Proc 14542 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 34639.12
phase2. Layer M1 wire length = 5184.34
phase2. Layer M2 wire length = 10420.46
phase2. Layer M3 wire length = 12129.06
phase2. Layer M4 wire length = 2575.41
phase2. Layer M5 wire length = 3497.84
phase2. Layer M6 wire length = 832.01
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1426
phase2. Via VIA12SQ_C count = 722
phase2. Via VIA23SQ_C count = 530
phase2. Via VIA34SQ_C count = 70
phase2. Via VIA45SQ_C count = 66
phase2. Via VIA56SQ_C count = 38
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Nov 27 03:43:07 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  226  Alloctr  229  Proc 14542 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.00%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 34639.12
phase3. Layer M1 wire length = 5184.34
phase3. Layer M2 wire length = 10420.46
phase3. Layer M3 wire length = 12129.06
phase3. Layer M4 wire length = 2575.41
phase3. Layer M5 wire length = 3497.84
phase3. Layer M6 wire length = 832.01
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 1426
phase3. Via VIA12SQ_C count = 722
phase3. Via VIA23SQ_C count = 530
phase3. Via VIA34SQ_C count = 70
phase3. Via VIA45SQ_C count = 66
phase3. Via VIA56SQ_C count = 38
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  194  Alloctr  194  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  226  Alloctr  229  Proc 14542 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization =  0.86 %
Peak    horizontal track utilization = 83.33 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  184  Alloctr  184  Proc    0 
[End of Global Routing] Total (MB): Used  216  Alloctr  219  Proc 14542 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -29  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   38  Proc 14542 

Clock-opt Incremental Global-routing complete  CPU:   174 s (  0.05 hr )  ELAPSE:   127 s (  0.04 hr )  MEM-PEAK:  1715 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 281 nets, 255 global routed, 24 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MEMCTRL'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 279, routed nets = 278, across physical hierarchy nets = 0, parasitics cached nets = 278, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947ad7e8): 11200
INFO: creating 80(r) x 140(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x947ad7e8): 11200
Total 0.0200 seconds to load 572 cell instances into cellmap
Moveable cells: 491; Application fixed cells: 22; Macro cells: 0; User fixed cells: 59
0 out of 254 data nets is detail routed, 25 out of 25 clock nets are detail routed and total 279 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8999, cell height 1.6720, cell area 3.1766 for total 513 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (5999440 2992880)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 2 3]
APS-MCMM: Hold scenario grouping = [0 1 2 3]
APS-MCMM: Leakage scenario grouping = [0 1 2 3]
APS-MCMM: Dynamic scenario grouping = [0 1 2 3]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.1600 1.1600 0.9500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000 0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  1.1600 1.1600 0.9500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000 0.0000
Unique Voltages in Design:  0.0000 0.9500 1.1600
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ff_125c (Mode func Corner ff_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.97     on layer (1)    M1
Average gCell capacity  7.71     on layer (2)    M2
Average gCell capacity  4.16     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 4 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.03        11      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 32 Iter  3         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 32 Iter  4         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 32 Iter  5         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715

Clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  2         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  3         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  4         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  5         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  6         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  7         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  8         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter  9         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter 10         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 33 Iter 11         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Information: Design Average RC for design MEMCTRL  (NEX-011)
Information: r = 1.796440 ohm/um, via_r = 0.512834 ohm/cut, c = 0.080678 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.628487 ohm/cut, c = 0.095370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 34 Iter  2         0.00        0.00      0.03        10      63658.55  8103383040.00         576              0.04      1715
Clock-opt optimization Phase 34 Iter  3         0.00        0.00      0.03         0      63669.74  8237369344.00         576              0.04      1715
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 34 Iter  4         0.00        0.00      0.03         0      63669.74  8237369344.00         576              0.04      1715
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 6.099456
nplLib: sample lib cell leakage 0.0778819
maxCornerId = 4
corner=ff_n40c, tran factor=0.8229 (0.2171 / 0.2638)
corner=ss_125c, tran factor=0.9917 (0.2616 / 0.2638)
corner=ff_125c, tran factor=0.8335 (0.2199 / 0.2638)
corner=ss_n40c, tran factor=1.0000 (0.2638 / 0.2638)
Clock-opt optimization Phase 34 Iter  5         0.00        0.00      0.03         0      63669.74  8237369344.00         576              0.04      1715
Clock-opt optimization Phase 34 Iter  6         0.00        0.00      0.03         0      63669.74  8237369344.00         576              0.04      1715

Clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.03         0      63669.74  8237369344.00         579              0.04      1715
Clock-opt optimization Phase 35 Iter  2         0.00        0.00      0.03         0      63669.74  8237369344.00         579              0.04      1715


Clock-opt optimization complete                 0.00        0.00      0.03         0      63669.74  8237369344.00         579              0.04      1715

Clock-opt route preserve complete         CPU:   180 s (  0.05 hr )  ELAPSE:   130 s (  0.04 hr )  MEM-PEAK:  1715 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1576 total shapes.
Layer M2: cached 479 shapes out of 1147 total shapes.
Cached 12955 vias out of 26323 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 30 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      179556          575        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    575
number of references:                30
number of site rows:                179
number of locations attempted:    12858
number of locations failed:        6166  (48.0%)

Legality of references at locations:
19 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1263      1106 ( 87.6%)       1191       964 ( 80.9%)  SDFFARX1_HVT
   202       2516       910 ( 36.2%)       1261       611 ( 48.5%)  NBUFFX2_HVT
   105       1578       443 ( 28.1%)        440       212 ( 48.2%)  INVX2_HVT
    50        919       318 ( 34.6%)        358       218 ( 60.9%)  AND2X2_HVT
    50        866       308 ( 35.6%)        243       158 ( 65.0%)  OR2X2_HVT
    22        349       114 ( 32.7%)        277        93 ( 33.6%)  NBUFFX4_HVT
     8        149        62 ( 41.6%)        141        62 ( 44.0%)  AO22X2_HVT
    17        261        75 ( 28.7%)        118        30 ( 25.4%)  NBUFFX8_HVT
     5         96        52 ( 54.2%)         96        52 ( 54.2%)  AO221X1_HVT
     3         64        37 ( 57.8%)         64        38 ( 59.4%)  AO221X2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    75       1263      1106 ( 87.6%)       1191       964 ( 80.9%)  SDFFARX1_HVT
     2         48        40 ( 83.3%)         40        30 ( 75.0%)  SDFFASX1_HVT
     1         16        10 ( 62.5%)          8         5 ( 62.5%)  DFFARX1_HVT
     2         32        18 ( 56.2%)         16        11 ( 68.8%)  NOR3X0_HVT
     3         64        37 ( 57.8%)         64        38 ( 59.4%)  AO221X2_HVT
     5         96        52 ( 54.2%)         96        52 ( 54.2%)  AO221X1_HVT
     2         40        18 ( 45.0%)         24        16 ( 66.7%)  AND3X1_HVT
     1         24        11 ( 45.8%)         16         9 ( 56.2%)  NAND3X0_HVT
     3         64        31 ( 48.4%)         56        29 ( 51.8%)  OR3X1_HVT
     8        149        62 ( 41.6%)        141        62 ( 44.0%)  AO22X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         494 (6238 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.015 um ( 0.01 row height)
rms weighted cell displacement:   0.015 um ( 0.01 row height)
max cell displacement:            0.304 um ( 0.18 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSBUF_2_47 (NBUFFX4_HVT)
  Input location: (170.848,127.072)
  Legal location: (170.544,127.072)
  Displacement:   0.304 um ( 0.18 row height)
Cell: copt_gre_mt_inst_1012 (NBUFFX2_HVT)
  Input location: (266.76,150.48)
  Legal location: (266.912,150.48)
  Displacement:   0.152 um ( 0.09 row height)
Cell: copt_gre_mt_inst_1010 (NBUFFX4_HVT)
  Input location: (545.984,152.152)
  Legal location: (546.136,152.152)
  Displacement:   0.152 um ( 0.09 row height)
Cell: MEMCTRL_spare_cell_AND_8 (AND2X2_HVT)
  Input location: (207.632,113.696)
  Legal location: (207.632,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_7 (AND2X2_HVT)
  Input location: (161.576,138.776)
  Legal location: (161.576,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_6 (AND2X2_HVT)
  Input location: (161.576,113.696)
  Legal location: (161.576,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_9 (AND2X2_HVT)
  Input location: (207.632,138.776)
  Legal location: (207.632,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_5 (AND2X2_HVT)
  Input location: (115.368,138.776)
  Legal location: (115.368,138.776)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_4 (AND2X2_HVT)
  Input location: (115.368,113.696)
  Legal location: (115.368,113.696)
  Displacement:   0.000 um ( 0.00 row height)
Cell: MEMCTRL_spare_cell_AND_3 (AND2X2_HVT)
  Input location: (69.464,138.776)
  Legal location: (69.464,138.776)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.281
Total Legalizer Wall Time: 0.281
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   180 s (  0.05 hr )  ELAPSE:   131 s (  0.04 hr )  MEM-PEAK:  1715 MB
rtapi Thread-server 2: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 1: Dtor 

No. startProblems      =    11 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 14278 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    8 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 14286 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,650.00um,350.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   38  Proc 14286 
Net statistics:
Total number of nets     = 284
Number of nets to route  = 260
Number of nets with min-layer-mode soft = 11
Number of nets with min-layer-mode soft-cost-medium = 11
284 nets are fully connected,
 of which 24 are detail routed and 258 are global routed.
14 nets have non-default rule cts_w1_s2
         14 non-user-specified nets, 14 non-user-specified clock nets, 0 user-specified nets
11 nets have non-default rule cts_w2_s2_vlg
         11 non-user-specified nets, 11 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 8, Total Half Perimeter Wire Length (HPWL) 1091 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           48 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          149 microns
HPWL 100 ~  200 microns: Net Count        3     Total HPWL          486 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          409 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 14286 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Average gCell capacity  7.97     on layer (1)    M1
Average gCell capacity  7.71     on layer (2)    M2
Average gCell capacity  4.16     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.04     on layer (5)    M5
Average gCell capacity  1.94     on layer (6)    M6
Average gCell capacity  0.75     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 1001410
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 14286 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 14286 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   17  Alloctr   18  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 14286 
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  226  Alloctr  227  Proc 14286 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 419 gCells x 239 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  226  Alloctr  227  Proc 14286 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 34645.27
Initial. Layer M1 wire length = 5185.03
Initial. Layer M2 wire length = 10425.00
Initial. Layer M3 wire length = 12129.98
Initial. Layer M4 wire length = 2575.41
Initial. Layer M5 wire length = 3497.84
Initial. Layer M6 wire length = 832.01
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1444
Initial. Via VIA12SQ_C count = 730
Initial. Via VIA23SQ_C count = 540
Initial. Via VIA34SQ_C count = 70
Initial. Via VIA45SQ_C count = 66
Initial. Via VIA56SQ_C count = 38
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Nov 27 03:43:12 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  226  Alloctr  228  Proc 14286 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =     5 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 34645.50
phase1. Layer M1 wire length = 5295.48
phase1. Layer M2 wire length = 10399.92
phase1. Layer M3 wire length = 11982.97
phase1. Layer M4 wire length = 2583.77
phase1. Layer M5 wire length = 3534.62
phase1. Layer M6 wire length = 848.73
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1444
phase1. Via VIA12SQ_C count = 730
phase1. Via VIA23SQ_C count = 536
phase1. Via VIA34SQ_C count = 72
phase1. Via VIA45SQ_C count = 68
phase1. Via VIA56SQ_C count = 38
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Nov 27 03:43:12 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  226  Alloctr  228  Proc 14286 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 34645.27
phase2. Layer M1 wire length = 5185.03
phase2. Layer M2 wire length = 10425.00
phase2. Layer M3 wire length = 12129.98
phase2. Layer M4 wire length = 2575.41
phase2. Layer M5 wire length = 3497.84
phase2. Layer M6 wire length = 832.01
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1444
phase2. Via VIA12SQ_C count = 730
phase2. Via VIA23SQ_C count = 540
phase2. Via VIA34SQ_C count = 70
phase2. Via VIA45SQ_C count = 66
phase2. Via VIA56SQ_C count = 38
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Nov 27 03:43:12 2024
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 6 (3 x 2)
Size of partitions: 160 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  226  Alloctr  228  Proc 14286 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.00%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 34645.27
phase3. Layer M1 wire length = 5185.03
phase3. Layer M2 wire length = 10425.00
phase3. Layer M3 wire length = 12129.98
phase3. Layer M4 wire length = 2575.41
phase3. Layer M5 wire length = 3497.84
phase3. Layer M6 wire length = 832.01
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 1444
phase3. Via VIA12SQ_C count = 730
phase3. Via VIA23SQ_C count = 540
phase3. Via VIA34SQ_C count = 70
phase3. Via VIA45SQ_C count = 66
phase3. Via VIA56SQ_C count = 38
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  194  Alloctr  194  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  226  Alloctr  228  Proc 14286 

Congestion utilization per direction:
Average vertical track utilization   =  0.65 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization =  0.86 %
Peak    horizontal track utilization = 83.33 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  184  Alloctr  184  Proc    0 
[End of Global Routing] Total (MB): Used  216  Alloctr  218  Proc 14286 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -29  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14286 

Clock-opt Incremental Global-routing complete  CPU:   183 s (  0.05 hr )  ELAPSE:   133 s (  0.04 hr )  MEM-PEAK:  1715 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050001924  3.179565834355  5.567214854587  2.894454387461  6.565921217863  9.017937505874  626.145613693398  6.349104628810  7.812305908527  4.420846912383  1.811560390796
9.922502608324  6.462395006413  8.237022122693  8.718402961931  4.242940669288  6.875278999745  1.318072429441  4.657879322478  7.635891811221  9.113510369609  447.389973142700  1.480792169090  4.500690003750  2.060553497663  4.588435996212
2.011679507759  6.784739677862  2.430567170402  3.879771500032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251909973334  246.446707786760  9.737986063539  4.385310566981  9.999783559148  7.347090763210
6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  668.903008907466  5.302610594938  0.882024868572  5.367869391334  1.826367090279
2.637726098236  5.283406261425  3.867463816766  5.291991874740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577676860418  989.201331162469  7.568302531121  1.193977760867  3.380672288682  3.459485458902
4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095345907  6.892197041709  5.120915900067  4.435466092308  4.268142690055  8.834609193265  982.056293979456  7.356748884389  1.168227201288  8.717365171851  0.993969270837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.064934220937  878.302167035135  8.111457476439  8.267354433424  3.493854724350  2.162172183179
6.121424225277  3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041236775181  921.513420600041  7.766674093620  3.872411581644  8.557759888484  8.373125548293
6.801055033867  1.494124225421  2.305316610900  7.627270112330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199981397230  712.195993707546  8.509377630489  2.141115627813  0.334163033553  7.515578094379
0.989360291367  0.264254590202  0.920846499784  7.149511774674  5.773404731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019861074527  716.727059702827  9.241553223798  2.595425769363  0.086987067403  1.037850093641
5.157027411336  1.564766944246  9.766505239565  9.210874802189  6.473823897780  4.638324534999  4.193421705155  6.578038173730  2.479639287277  7.744187640401  872.261028835331  7.952841978746  6.721423958728  9.445452446165  6.592134786390
1.793750587431  0.467080093398  6.343950985160  7.812396408527  4.420834112383  1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.718402061931  251.862494090968  7.523158856769  1.807280744146  5.787957247876  3.589194122191
1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531697663  4.588422996212  2.011679507759  6.784739777862  2.430567173076  3.879771600032  672.663225459611  1.518630680274  7.396840520513  5.512184827835  1.398271118372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326083131  4.288630180454  5.817928423007  061.921340662700  3.738939714650  9.478072839281  7.363186398525  4.405454002100
6.611012747185  8.965545707466  5.306356248788  0.882078268572  5.367847591334  1.826354090279  2.637726098236  5.283406361425  3.867463817992  5.291993074740  051.528941056796  6.211386780764  5.626167613446  1.036106472312  1.071594675365
7.767486041822  1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944897211549  0.206860140470  4.522002304051  428.577962990768  9.215063380007  2.091548806744  3.546624230842  6.814272005588
3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993956270837  3.361785277268  3.894677363765  2.116996954406  7.452996865626  067.577122497955  5.803520579087  1.313925435100  7.217011252547  5.159487176900
6.493222093711  0.170310435135  8.115196662695  8.267308833424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561612066938  870.696254484260  3.138857004658  4.802511463135  9.359547653540  7.563464201280
4.123477518126  5.300052200041  7.760313533183  3.872465081644  8.557737188484  8.373112548293  6.801055033867  1.494124225421  2.305316610900  7.627270312330  668.394530456074  7.116260745293  4.364002427646  7.697969793242  1.693880015511
9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  7.149511974674  325.927168371274  7.210581075076  7.400404431414  6.371306713524  9.843626309910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874002189  495.969074640146  3.838725321197  9.342120615565  7.803833673024  7.963931727777
4.418754040104  8.505000035331  7.956583378455  6.721475458728  9.445438746165  6.592121786390  1.793750587431  0.467080093398  6.343950985160  7.812396608527  290.660106438318  1.152311239745  2.250220932464  6.239526941382  3.702225269387
1.840296193142  4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500645703750  017.352115766345  8.848555679104  1.167907475967  8.473980686224  3.056720040238
7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385365266981  700.275121914873  4.704032379947  9.326623490780  6.332611213142  8.863021788058
1.792832300723  4.353912262700  3.732670504504  9.478024039281  7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882079568572  341.193938733418  2.631765467150  3.772656623652  8.340640142538  6.746394676652
9.199187474022  4.950513656796  6.215027570618  5.626119813446  1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041727387  1.193922460867  143.474227468234  5.943501230474  9.336895239499  4.489735154902  0.686027924445
2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168272901288  686.143516785109  9.391983423967  6.178574526838  9.467740376521  1.699608327074
5.299466562623  0.909794097955  5.807261369931  1.313977635100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267309133424  154.792471035021  6.212274757195  2.142479327731  1.156706104082  3.519154628035
6.161286693802  2.019569284260  3.132585844502  4.802551363135  9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313533183  3.872466181644  665.001012848483  7.317519674727  0.105550986714  9.412445342123  0.531674090076
2.727011233081  0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141160727813  843.742487355375  1.552864282368  8.936076736702  6.425472820209  2.084652978471
4.951177467457  7.340473171274  7.214219815920  7.400444331414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595478369363  818.924630740310  3.780064119510  5.702798733615  6.476617224697  6.650536956592
1.087480218964  7.382389440146  3.832453161041  9.342160515565  7.803817373024  7.963928727777  4.418754040104  8.505000035331  7.956583378455  6.721475458728  767.279708016565  9.218434502835  9.375005643104  6.708023439863  4.395001516078
1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  1.840296193142  4.294066690968  7.527899646613  1.807232944146  391.429158187635  8.914478182931  5.103643996373  4.141018370014  8.443894384045
0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  374.942816183513  9.822177700079  9.099780244364  0.824472776097  3.162284738943
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 284 nets, 258 global routed, 24 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MEMCTRL'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 282, routed nets = 281, across physical hierarchy nets = 0, parasitics cached nets = 281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: INPUTS
11: OUTPUTS
12: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.0000     0.0000      0   0.0000     0.0000      0
    2  11   0.0000     0.0000      0   0.0000     0.0000      0
    2  12   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0000     0.0000      0   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
    3  12   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   8   0.0000     0.0000      0   0.0000     0.0000      0
    4   9   0.0000     0.0000      0   0.0000     0.0000      0
    4  10   0.0000     0.0000      0   0.0000     0.0000      0
    4  11   0.0000     0.0000      0   0.0000     0.0000      0
    4  12   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8237369344
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  736330880
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 39080792.0
    4   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  87291.508
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 8237369344     63669.74        579        241        130
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 8237369344     63669.74        579

Clock-opt command complete                CPU:   184 s (  0.05 hr )  ELAPSE:   133 s (  0.04 hr )  MEM-PEAK:  1715 MB
Clock-opt command statistics  CPU=37 sec (0.01 hr) ELAPSED=24 sec (0.01 hr) MEM-PEAK=1.675 GB
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / final_opto (FLW-8004)
Information: Ending   'clock_opt -from final_opto' (FLW-8001)
Information: Time: 2024-11-27 03:43:13 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1715 MB (FLW-8100)
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_06_PSYNCLASSIC.design'. (DES-028)
Saving library 'MEMCTRL'
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2024-11-27 03:43:13 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1715 MB (FLW-8100)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Corner ss_n40c: no PVT mismatches. (PVT-032)
Information: Corner ff_n40c: no PVT mismatches. (PVT-032)
Information: Corner ss_125c: no PVT mismatches. (PVT-032)
Information: Corner ff_125c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 284 nets, 258 global routed, 24 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MEMCTRL'. (NEX-022)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 282, routed nets = 281, across physical hierarchy nets = 0, parasitics cached nets = 281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2024-11-27 03:43:14 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1715 MB (FLW-8100)
fc_shell> start_gui
Load ICV ICCII menu file: /home/eda/synopsys/icvalidator/T-2022.03/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

fc_shell> 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Collecting data for Corner: ss_n40c
Started generating latency information...
Completed latency information generation.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Collecting data for Corner: ss_n40c
Started generating latency information...
Completed latency information generation.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Collecting data for Corner: ss_n40c
Started generating latency information...
Completed latency information generation.
fc_shell> update_timing -full
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2024-11-27 03:50:04 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1715 MB (FLW-8100)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Corner ss_n40c: no PVT mismatches. (PVT-032)
Information: Corner ss_125c: no PVT mismatches. (PVT-032)
Information: Corner ff_n40c: no PVT mismatches. (PVT-032)
Information: Corner ff_125c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Design MEMCTRL has 284 nets, 258 global routed, 24 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MEMCTRL'. (NEX-022)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 282, routed nets = 281, across physical hierarchy nets = 0, parasitics cached nets = 281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2024-11-27 03:50:04 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1715 MB (FLW-8100)
1
fc_shell> get_cell -hier */*DAT*reg*
Warning: No cell objects matched '*/*DAT*reg*' (SEL-004)
fc_shell> get_cells -hierarchical */*DATA*
Warning: No cell objects matched '*/*DATA*' (SEL-004)
fc_shell> get_selection
{{UFSM/MEM_IDATA_reg[4]}}
fc_shell> get_cells -hierarchical * -filter "full_name =~*IDATA_reg*"
{{UFSM/MEM_IDATA_reg[5]} {UFSM/MEM_IDATA_reg[4]} {UFSM/MEM_IDATA_reg[3]} {UFSM/MEM_IDATA_reg[2]} {UFSM/MEM_IDATA_reg[1]} {UFSM/MEM_IDATA_reg[0]} {UFSM/MEM_IDATA_reg[6]} {UFSM/MEM_IDATA_reg[7]}}
fc_shell> change_selection [get_cells -hierarchical * -filter "full_name =~*IDATA_reg*"]
fc_shell> stop_gui
fc_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:56:05 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: CE (input port clocked by CLOCK)
  Endpoint: UFSM/PREV_CE_reg (rising edge-triggered flip-flop clocked by CLOCKB)
  Mode: func
  Corner: ss_n40c
  Scenario: func.ss_n40c
  Path Group: INPUTS
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock CLOCK (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.57      0.57
  input external delay                             4.00      4.57 f
  CE (in)                                          0.00      4.57 f
  UFSM/PREV_CE_reg/D (SDFFARX1_HVT)                0.01      4.58 f
  data arrival time                                          4.58

  clock CLOCKB (rise edge)                         5.00      5.00
  clock network delay (propagated)                 0.46      5.46
  clock reconvergence pessimism                    0.00      5.46
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)              0.00      5.46 r
  clock uncertainty                               -0.30      5.16
  library setup time                              -0.22      4.95
  data required time                                         4.95
  ------------------------------------------------------------------------
  data required time                                         4.95
  data arrival time                                         -4.58
  ------------------------------------------------------------------------
  slack (MET)                                                0.37


1
fc_shell> report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:56:09 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: UFSM/PREV_CE_reg (rising edge-triggered flip-flop clocked by CLOCKB)
  Endpoint: UFSM/MEM_CE_reg (rising edge-triggered flip-flop clocked by CLOCKB)
  Mode: func
  Corner: ff_n40c
  Scenario: func.ff_n40c
  Path Group: CLOCKB
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock CLOCKB (rise edge)                         5.00      5.00
  clock network delay (propagated)                 0.13      5.13

  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)              0.00      5.13 r
  UFSM/PREV_CE_reg/Q (SDFFARX1_HVT)                0.07      5.19 f
  UFSM/copt_h_inst_990/Y (NBUFFX2_HVT)             0.02      5.21 f
  UFSM/copt_h_inst_991/Y (NBUFFX2_HVT)             0.02      5.22 f
  UFSM/copt_h_inst_992/Y (NBUFFX2_HVT)             0.02      5.24 f
  UFSM/MEM_CE_reg/D (DFFARX1_HVT)                  0.00      5.24 f
  data arrival time                                          5.24

  clock CLOCKB (rise edge)                         5.00      5.00
  clock network delay (propagated)                 0.14      5.14
  clock reconvergence pessimism                   -0.01      5.13
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                0.00      5.13 r
  clock uncertainty                                0.10      5.23
  library hold time                                0.01      5.23
  data required time                                         5.23
  ------------------------------------------------------------------------
  data required time                                         5.23
  data arrival time                                         -5.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.01


1
fc_shell> start_gui
Load ICV ICCII menu file: /home/eda/synopsys/icvalidator/T-2022.03/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Found a usable port: 2446

fc_shell> quit
Maximum memory usage for this session: 1715.48 MB
Maximum memory usage for this session including child processes: 1715.48 MB
CPU usage for this session:    246 seconds (  0.07 hours)
Elapsed time for this session:   1477 seconds (  0.41 hours)
Thank you for using Fusion Compiler.

