$date
  Tue Feb 20 22:28:58 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux41_tb $end
$var reg 4 ! a[3:0] $end
$var reg 2 " s[1:0] $end
$var reg 1 # y $end
$scope module uut $end
$var reg 4 $ a[3:0] $end
$var reg 1 % y $end
$var reg 2 & s[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1010 !
b00 "
0#
b1010 $
0%
b00 &
#10000000
b01 "
1#
1%
b01 &
#20000000
b10 "
0#
0%
b10 &
#30000000
b11 "
1#
1%
b11 &
#40000000
