// Seed: 2347420208
module module_0 #(
    parameter id_4 = 32'd80
) (
    input uwire id_0,
    input wire  id_1
    , id_3
);
  wire _id_4;
  logic [7:0] id_5;
  for (id_6 = 1; id_4; id_5[1+:id_4] = 1) begin : LABEL_0
    for (id_7 = id_5 + 1'b0; id_5; id_7 = id_4) begin : LABEL_1
      assign id_6 = (id_7);
    end
  end
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri id_4
);
  assign id_1 = id_0 ^ 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
