<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › drivers › pci › pci-sh7751.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pci-sh7751.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	Low-Level PCI Support for SH7751 targets</span>
<span class="cm"> *</span>
<span class="cm"> *  Dustin McIntire (dustin@sensoria.com) (c) 2001</span>
<span class="cm"> *  Paul Mundt (lethal@linux-sh.org) (c) 2003</span>
<span class="cm"> *</span>
<span class="cm"> *  May be copied or modified under the terms of the GNU General Public</span>
<span class="cm"> *  License.  See linux/COPYING for more information.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _PCI_SH7751_H_</span>
<span class="cp">#define _PCI_SH7751_H_</span>

<span class="cm">/* Platform Specific Values */</span>
<span class="cp">#define SH7751_VENDOR_ID             0x1054</span>
<span class="cp">#define SH7751_DEVICE_ID             0x3505</span>
<span class="cp">#define SH7751R_DEVICE_ID            0x350e</span>

<span class="cm">/* SH7751 Specific Values */</span>
<span class="cp">#define SH7751_PCI_CONFIG_BASE	     0xFD000000  </span><span class="cm">/* Config space base addr */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCI_CONFIG_SIZE       0x1000000   </span><span class="cm">/* Config space size */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCI_MEMORY_BASE	     0xFD000000  </span><span class="cm">/* Memory space base addr */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCI_MEM_SIZE          0x01000000  </span><span class="cm">/* Size of Memory window */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCI_IO_BASE           0xFE240000  </span><span class="cm">/* IO space base address */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCI_IO_SIZE           0x40000     </span><span class="cm">/* Size of IO window */</span><span class="cp"></span>

<span class="cp">#define SH7751_PCIREG_BASE           0xFE200000  </span><span class="cm">/* PCI regs base address */</span><span class="cp"></span>

<span class="cp">#define SH7751_PCICONF0            0x0           </span><span class="cm">/* PCI Config Reg 0 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF0_DEVID      0xFFFF0000  </span><span class="cm">/* Device ID */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF0_VNDID      0x0000FFFF  </span><span class="cm">/* Vendor ID */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF1            0x4           </span><span class="cm">/* PCI Config Reg 1 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_DPE        0x80000000  </span><span class="cm">/* Data Parity Error */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_SSE        0x40000000  </span><span class="cm">/* System Error Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_RMA        0x20000000  </span><span class="cm">/* Master Abort */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_RTA        0x10000000  </span><span class="cm">/* Target Abort Rx Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_STA        0x08000000  </span><span class="cm">/* Target Abort Exec Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_DEV        0x06000000  </span><span class="cm">/* Timing Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_DPD        0x01000000  </span><span class="cm">/* Data Parity Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_FBBC       0x00800000  </span><span class="cm">/* Back 2 Back Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_UDF        0x00400000  </span><span class="cm">/* User Defined Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_66M        0x00200000  </span><span class="cm">/* 66Mhz Operation Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_PM         0x00100000  </span><span class="cm">/* Power Management Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_PBBE       0x00000200  </span><span class="cm">/* Back 2 Back Control */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_SER        0x00000100  </span><span class="cm">/* SERR Output Control */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_WCC        0x00000080  </span><span class="cm">/* Wait Cycle Control */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_PER        0x00000040  </span><span class="cm">/* Parity Error Response */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_VPS        0x00000020  </span><span class="cm">/* VGA Pallet Snoop */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_MWIE       0x00000010  </span><span class="cm">/* Memory Write+Invalidate */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_SPC        0x00000008  </span><span class="cm">/* Special Cycle Control */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_BUM        0x00000004  </span><span class="cm">/* Bus Master Control */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_MES        0x00000002  </span><span class="cm">/* Memory Space Control */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF1_IOS        0x00000001  </span><span class="cm">/* I/O Space Control */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF2            0x8           </span><span class="cm">/* PCI Config Reg 2 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF2_BCC        0xFF000000  </span><span class="cm">/* Base Class Code */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF2_SCC        0x00FF0000  </span><span class="cm">/* Sub-Class Code */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF2_RLPI       0x0000FF00  </span><span class="cm">/* Programming Interface */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF2_REV        0x000000FF  </span><span class="cm">/* Revision ID */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF3            0xC           </span><span class="cm">/* PCI Config Reg 3 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF3_BIST7      0x80000000  </span><span class="cm">/* Bist Supported */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF3_BIST6      0x40000000  </span><span class="cm">/* Bist Executing */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF3_BIST3_0    0x0F000000  </span><span class="cm">/* Bist Passed */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF3_HD7        0x00800000  </span><span class="cm">/* Single Function device */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF3_HD6_0      0x007F0000  </span><span class="cm">/* Configuration Layout */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF3_LAT        0x0000FF00  </span><span class="cm">/* Latency Timer */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF3_CLS        0x000000FF  </span><span class="cm">/* Cache Line Size */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF4            0x10          </span><span class="cm">/* PCI Config Reg 4 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF4_BASE       0xFFFFFFFC  </span><span class="cm">/* I/O Space Base Addr */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF4_ASI        0x00000001  </span><span class="cm">/* Address Space Type */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF5            0x14          </span><span class="cm">/* PCI Config Reg 5 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF5_BASE       0xFFFFFFF0  </span><span class="cm">/* Mem Space Base Addr */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF5_LAP        0x00000008  </span><span class="cm">/* Prefetch Enabled */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF5_LAT        0x00000006  </span><span class="cm">/* Local Memory type */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF5_ASI        0x00000001  </span><span class="cm">/* Address Space Type */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF6            0x18          </span><span class="cm">/* PCI Config Reg 6 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF6_BASE       0xFFFFFFF0  </span><span class="cm">/* Mem Space Base Addr */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF6_LAP        0x00000008  </span><span class="cm">/* Prefetch Enabled */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF6_LAT        0x00000006  </span><span class="cm">/* Local Memory type */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF6_ASI        0x00000001  </span><span class="cm">/* Address Space Type */</span><span class="cp"></span>
<span class="cm">/* PCICONF7 - PCICONF10 are undefined */</span>
<span class="cp">#define SH7751_PCICONF11           0x2C          </span><span class="cm">/* PCI Config Reg 11 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF11_SSID      0xFFFF0000  </span><span class="cm">/* Subsystem ID */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF11_SVID      0x0000FFFF  </span><span class="cm">/* Subsystem Vendor ID */</span><span class="cp"></span>
<span class="cm">/* PCICONF12 is undefined */</span>
<span class="cp">#define SH7751_PCICONF13           0x34          </span><span class="cm">/* PCI Config Reg 13 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF13_CPTR      0x000000FF  </span><span class="cm">/* PM function pointer */</span><span class="cp"></span>
<span class="cm">/* PCICONF14 is undefined */</span>
<span class="cp">#define SH7751_PCICONF15           0x3C          </span><span class="cm">/* PCI Config Reg 15 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF15_IPIN      0x000000FF  </span><span class="cm">/* Interrupt Pin */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF16           0x40          </span><span class="cm">/* PCI Config Reg 16 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_PMES      0xF8000000  </span><span class="cm">/* PME Support */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_D2S       0x04000000  </span><span class="cm">/* D2 Support */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_D1S       0x02000000  </span><span class="cm">/* D1 Support */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_DSI       0x00200000  </span><span class="cm">/* Bit Device Init. */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_PMCK      0x00080000  </span><span class="cm">/* Clock for PME req. */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_VER       0x00070000  </span><span class="cm">/* PM Version */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_NIP       0x0000FF00  </span><span class="cm">/* Next Item Pointer */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF16_CID       0x000000FF  </span><span class="cm">/* Capability Identifier */</span><span class="cp"></span>
<span class="cp">#define SH7751_PCICONF17           0x44          </span><span class="cm">/* PCI Config Reg 17 */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF17_DATA      0xFF000000  </span><span class="cm">/* Data field for PM */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF17_PMES      0x00800000  </span><span class="cm">/* PME Status */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF17_DSCL      0x00600000  </span><span class="cm">/* Data Scaling Value */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF17_DSEL      0x001E0000  </span><span class="cm">/* Data Select */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF17_PMEN      0x00010000  </span><span class="cm">/* PME Enable */</span><span class="cp"></span>
  <span class="cp">#define SH7751_PCICONF17_PWST      0x00000003  </span><span class="cm">/* Power State */</span><span class="cp"></span>
<span class="cm">/* SH7715 Internal PCI Registers */</span>

<span class="cm">/* Memory Control Registers */</span>
<span class="cp">#define SH7751_BCR1                0xFF800000    </span><span class="cm">/* Memory BCR1 Register */</span><span class="cp"></span>
<span class="cp">#define SH7751_BCR2                0xFF800004    </span><span class="cm">/* Memory BCR2 Register */</span><span class="cp"></span>
<span class="cp">#define SH7751_BCR3                0xFF800050    </span><span class="cm">/* Memory BCR3 Register */</span><span class="cp"></span>
<span class="cp">#define SH7751_BCR4                0xFE0A00F0    </span><span class="cm">/* Memory BCR4 Register */</span><span class="cp"></span>
<span class="cp">#define SH7751_WCR1                0xFF800008    </span><span class="cm">/* Wait Control 1 Register */</span><span class="cp"></span>
<span class="cp">#define SH7751_WCR2                0xFF80000C    </span><span class="cm">/* Wait Control 2 Register */</span><span class="cp"></span>
<span class="cp">#define SH7751_WCR3                0xFF800010    </span><span class="cm">/* Wait Control 3 Register */</span><span class="cp"></span>
<span class="cp">#define SH7751_MCR                 0xFF800014    </span><span class="cm">/* Memory Control Register */</span><span class="cp"></span>

<span class="cm">/* General Memory Config Addresses */</span>
<span class="cp">#define SH7751_CS0_BASE_ADDR       0x0</span>
<span class="cp">#define SH7751_MEM_REGION_SIZE     0x04000000</span>
<span class="cp">#define SH7751_CS1_BASE_ADDR       (SH7751_CS0_BASE_ADDR + SH7751_MEM_REGION_SIZE)</span>
<span class="cp">#define SH7751_CS2_BASE_ADDR       (SH7751_CS1_BASE_ADDR + SH7751_MEM_REGION_SIZE)</span>
<span class="cp">#define SH7751_CS3_BASE_ADDR       (SH7751_CS2_BASE_ADDR + SH7751_MEM_REGION_SIZE)</span>
<span class="cp">#define SH7751_CS4_BASE_ADDR       (SH7751_CS3_BASE_ADDR + SH7751_MEM_REGION_SIZE)</span>
<span class="cp">#define SH7751_CS5_BASE_ADDR       (SH7751_CS4_BASE_ADDR + SH7751_MEM_REGION_SIZE)</span>
<span class="cp">#define SH7751_CS6_BASE_ADDR       (SH7751_CS5_BASE_ADDR + SH7751_MEM_REGION_SIZE)</span>

<span class="cp">#endif </span><span class="cm">/* _PCI_SH7751_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
