# E-Sim-Fossee-Screening-Task

 Project 1: VHLD program to design 4 bit shift register. 
 
 Project 2: To realise and simulate Parity checker and parity generator.
