$date
	Wed Apr 11 12:55:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module M4T1 $end
$var wire 4 $ in [3:0] $end
$var wire 2 % sel [1:0] $end
$var wire 1 ! out $end
$scope module M2T1_0 $end
$var wire 1 & And_Out0 $end
$var wire 1 ' And_Out1 $end
$var wire 1 ( Not_Out0 $end
$var wire 1 ) in0 $end
$var wire 1 * in1 $end
$var wire 1 + out $end
$var wire 1 , sel $end
$upscope $end
$scope module M2T1_1 $end
$var wire 1 - And_Out0 $end
$var wire 1 . And_Out1 $end
$var wire 1 / Not_Out0 $end
$var wire 1 0 in0 $end
$var wire 1 1 in1 $end
$var wire 1 2 out $end
$var wire 1 3 sel $end
$upscope $end
$scope module M2T1_2 $end
$var wire 1 4 And_Out0 $end
$var wire 1 5 And_Out1 $end
$var wire 1 6 Not_Out0 $end
$var wire 1 + in0 $end
$var wire 1 2 in1 $end
$var wire 1 ! out $end
$var wire 1 7 sel $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
16
05
04
03
02
01
00
1/
0.
0-
0,
0+
0*
0)
1(
0'
0&
b0 %
b0 $
b0 #
b0 "
0!
$end
#1
1!
14
1+
1&
1)
b1 "
b1 $
#2
0!
04
0+
0&
0)
1*
b10 "
b10 $
#3
1!
14
1+
1&
1)
b11 "
b11 $
#4
0!
04
0+
12
0&
1-
0)
0*
10
b100 "
b100 $
#5
1!
14
1+
1&
1)
b101 "
b101 $
#6
0!
04
0+
0&
0)
1*
b110 "
b110 $
#7
1!
14
1+
1&
1)
b111 "
b111 $
#8
0!
04
0+
02
0&
0-
0)
0*
00
11
b1000 "
b1000 $
#9
1!
14
1+
1&
1)
b1001 "
b1001 $
#10
0!
04
0+
0&
0)
1*
b1010 "
b1010 $
#11
1!
14
1+
1&
1)
b1011 "
b1011 $
#12
0!
04
0+
12
0&
1-
0)
0*
10
b1100 "
b1100 $
#13
1!
14
1+
1&
1)
b1101 "
b1101 $
#14
0!
04
0+
0&
0)
1*
b1110 "
b1110 $
#15
1!
14
1+
1&
1)
b1111 "
b1111 $
#16
0!
04
0+
02
0(
0/
0&
0-
1,
13
0)
0*
00
01
b1 #
b1 %
b0 "
b0 $
#17
1)
b1 "
b1 $
#18
1!
14
1+
1'
0)
1*
b10 "
b10 $
#19
1)
b11 "
b11 $
#20
0!
04
0+
0'
0)
0*
10
b100 "
b100 $
#21
1)
b101 "
b101 $
#22
1!
14
1+
1'
0)
1*
b110 "
b110 $
#23
1)
b111 "
b111 $
#24
0!
04
0+
12
0'
1.
0)
0*
00
11
b1000 "
b1000 $
#25
1)
b1001 "
b1001 $
#26
1!
14
1+
1'
0)
1*
b1010 "
b1010 $
#27
1)
b1011 "
b1011 $
#28
0!
04
0+
0'
0)
0*
10
b1100 "
b1100 $
#29
1)
b1101 "
b1101 $
#30
1!
14
1+
1'
0)
1*
b1110 "
b1110 $
#31
1)
b1111 "
b1111 $
#32
0!
04
0+
02
1(
1/
06
05
0'
0.
0,
03
17
0)
0*
00
01
b10 #
b10 %
b0 "
b0 $
#33
1+
1&
1)
b1 "
b1 $
#34
0+
0&
0)
1*
b10 "
b10 $
#35
1+
1&
1)
b11 "
b11 $
#36
1!
15
0+
12
0&
1-
0)
0*
10
b100 "
b100 $
#37
1+
1&
1)
b101 "
b101 $
#38
0+
0&
0)
1*
b110 "
b110 $
#39
1+
1&
1)
b111 "
b111 $
#40
0!
05
0+
02
0&
0-
0)
0*
00
11
b1000 "
b1000 $
#41
1+
1&
1)
b1001 "
b1001 $
#42
0+
0&
0)
1*
b1010 "
b1010 $
#43
1+
1&
1)
b1011 "
b1011 $
#44
1!
15
0+
12
0&
1-
0)
0*
10
b1100 "
b1100 $
#45
1+
1&
1)
b1101 "
b1101 $
#46
0+
0&
0)
1*
b1110 "
b1110 $
#47
1+
1&
1)
b1111 "
b1111 $
#48
0!
05
0+
02
0(
0/
0&
0-
1,
13
0)
0*
00
01
b11 #
b11 %
b0 "
b0 $
#49
1)
b1 "
b1 $
#50
1+
1'
0)
1*
b10 "
b10 $
#51
1)
b11 "
b11 $
#52
0+
0'
0)
0*
10
b100 "
b100 $
#53
1)
b101 "
b101 $
#54
1+
1'
0)
1*
b110 "
b110 $
#55
1)
b111 "
b111 $
#56
1!
15
0+
12
0'
1.
0)
0*
00
11
b1000 "
b1000 $
#57
1)
b1001 "
b1001 $
#58
1+
1'
0)
1*
b1010 "
b1010 $
#59
1)
b1011 "
b1011 $
#60
0+
0'
0)
0*
10
b1100 "
b1100 $
#61
1)
b1101 "
b1101 $
#62
1+
1'
0)
1*
b1110 "
b1110 $
#63
1)
b1111 "
b1111 $
