
WhistBand.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006570  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  08006708  08006708  00016708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .user_data    00000040  08040000  08040000  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .init_array   00000004  08006b10  08006b10  00016b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006b14  08006b14  00016b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000248  20000000  08006b18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00013794  20000248  08006d60  00020248  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200139dc  08006d60  000239dc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030040  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001706e  00000000  00000000  00030070  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ca7  00000000  00000000  000470de  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c48  00000000  00000000  00049d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b20  00000000  00000000  0004a9d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006212  00000000  00000000  0004b4f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003cda  00000000  00000000  00051702  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000553dc  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003c30  00000000  00000000  00055458  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00059088  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000248 	.word	0x20000248
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080066f0 	.word	0x080066f0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000024c 	.word	0x2000024c
 80001d4:	080066f0 	.word	0x080066f0

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	; 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033a:	f1a4 0401 	sub.w	r4, r4, #1
 800033e:	d1e9      	bne.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f092 0f00 	teq	r2, #0
 80004e6:	bf14      	ite	ne
 80004e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004fc:	e720      	b.n	8000340 <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_ul2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	e00a      	b.n	8000526 <__aeabi_l2d+0x16>

08000510 <__aeabi_l2d>:
 8000510:	ea50 0201 	orrs.w	r2, r0, r1
 8000514:	bf08      	it	eq
 8000516:	4770      	bxeq	lr
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051e:	d502      	bpl.n	8000526 <__aeabi_l2d+0x16>
 8000520:	4240      	negs	r0, r0
 8000522:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000526:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800052a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000532:	f43f aedc 	beq.w	80002ee <__adddf3+0xe6>
 8000536:	f04f 0203 	mov.w	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054e:	f1c2 0320 	rsb	r3, r2, #32
 8000552:	fa00 fc03 	lsl.w	ip, r0, r3
 8000556:	fa20 f002 	lsr.w	r0, r0, r2
 800055a:	fa01 fe03 	lsl.w	lr, r1, r3
 800055e:	ea40 000e 	orr.w	r0, r0, lr
 8000562:	fa21 f102 	lsr.w	r1, r1, r2
 8000566:	4414      	add	r4, r2
 8000568:	e6c1      	b.n	80002ee <__adddf3+0xe6>
 800056a:	bf00      	nop

0800056c <__aeabi_dmul>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000572:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000576:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800057a:	bf1d      	ittte	ne
 800057c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000580:	ea94 0f0c 	teqne	r4, ip
 8000584:	ea95 0f0c 	teqne	r5, ip
 8000588:	f000 f8de 	bleq	8000748 <__aeabi_dmul+0x1dc>
 800058c:	442c      	add	r4, r5
 800058e:	ea81 0603 	eor.w	r6, r1, r3
 8000592:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000596:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800059a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059e:	bf18      	it	ne
 80005a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005ac:	d038      	beq.n	8000620 <__aeabi_dmul+0xb4>
 80005ae:	fba0 ce02 	umull	ip, lr, r0, r2
 80005b2:	f04f 0500 	mov.w	r5, #0
 80005b6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005be:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005c2:	f04f 0600 	mov.w	r6, #0
 80005c6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ca:	f09c 0f00 	teq	ip, #0
 80005ce:	bf18      	it	ne
 80005d0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005e0:	d204      	bcs.n	80005ec <__aeabi_dmul+0x80>
 80005e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e6:	416d      	adcs	r5, r5
 80005e8:	eb46 0606 	adc.w	r6, r6, r6
 80005ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000600:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000604:	bf88      	it	hi
 8000606:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800060a:	d81e      	bhi.n	800064a <__aeabi_dmul+0xde>
 800060c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000624:	ea46 0101 	orr.w	r1, r6, r1
 8000628:	ea40 0002 	orr.w	r0, r0, r2
 800062c:	ea81 0103 	eor.w	r1, r1, r3
 8000630:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000634:	bfc2      	ittt	gt
 8000636:	ebd4 050c 	rsbsgt	r5, r4, ip
 800063a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063e:	bd70      	popgt	{r4, r5, r6, pc}
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f04f 0e00 	mov.w	lr, #0
 8000648:	3c01      	subs	r4, #1
 800064a:	f300 80ab 	bgt.w	80007a4 <__aeabi_dmul+0x238>
 800064e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000652:	bfde      	ittt	le
 8000654:	2000      	movle	r0, #0
 8000656:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800065a:	bd70      	pople	{r4, r5, r6, pc}
 800065c:	f1c4 0400 	rsb	r4, r4, #0
 8000660:	3c20      	subs	r4, #32
 8000662:	da35      	bge.n	80006d0 <__aeabi_dmul+0x164>
 8000664:	340c      	adds	r4, #12
 8000666:	dc1b      	bgt.n	80006a0 <__aeabi_dmul+0x134>
 8000668:	f104 0414 	add.w	r4, r4, #20
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f305 	lsl.w	r3, r0, r5
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f205 	lsl.w	r2, r1, r5
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	fa21 f604 	lsr.w	r6, r1, r4
 8000690:	eb42 0106 	adc.w	r1, r2, r6
 8000694:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000698:	bf08      	it	eq
 800069a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f1c4 040c 	rsb	r4, r4, #12
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f304 	lsl.w	r3, r0, r4
 80006ac:	fa20 f005 	lsr.w	r0, r0, r5
 80006b0:	fa01 f204 	lsl.w	r2, r1, r4
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	f141 0100 	adc.w	r1, r1, #0
 80006c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c8:	bf08      	it	eq
 80006ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f205 	lsl.w	r2, r0, r5
 80006d8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006dc:	fa20 f304 	lsr.w	r3, r0, r4
 80006e0:	fa01 f205 	lsl.w	r2, r1, r5
 80006e4:	ea43 0302 	orr.w	r3, r3, r2
 80006e8:	fa21 f004 	lsr.w	r0, r1, r4
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	fa21 f204 	lsr.w	r2, r1, r4
 80006f4:	ea20 0002 	bic.w	r0, r0, r2
 80006f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000700:	bf08      	it	eq
 8000702:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f094 0f00 	teq	r4, #0
 800070c:	d10f      	bne.n	800072e <__aeabi_dmul+0x1c2>
 800070e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000712:	0040      	lsls	r0, r0, #1
 8000714:	eb41 0101 	adc.w	r1, r1, r1
 8000718:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800071c:	bf08      	it	eq
 800071e:	3c01      	subeq	r4, #1
 8000720:	d0f7      	beq.n	8000712 <__aeabi_dmul+0x1a6>
 8000722:	ea41 0106 	orr.w	r1, r1, r6
 8000726:	f095 0f00 	teq	r5, #0
 800072a:	bf18      	it	ne
 800072c:	4770      	bxne	lr
 800072e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000732:	0052      	lsls	r2, r2, #1
 8000734:	eb43 0303 	adc.w	r3, r3, r3
 8000738:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800073c:	bf08      	it	eq
 800073e:	3d01      	subeq	r5, #1
 8000740:	d0f7      	beq.n	8000732 <__aeabi_dmul+0x1c6>
 8000742:	ea43 0306 	orr.w	r3, r3, r6
 8000746:	4770      	bx	lr
 8000748:	ea94 0f0c 	teq	r4, ip
 800074c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000750:	bf18      	it	ne
 8000752:	ea95 0f0c 	teqne	r5, ip
 8000756:	d00c      	beq.n	8000772 <__aeabi_dmul+0x206>
 8000758:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075c:	bf18      	it	ne
 800075e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000762:	d1d1      	bne.n	8000708 <__aeabi_dmul+0x19c>
 8000764:	ea81 0103 	eor.w	r1, r1, r3
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	f04f 0000 	mov.w	r0, #0
 8000770:	bd70      	pop	{r4, r5, r6, pc}
 8000772:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000776:	bf06      	itte	eq
 8000778:	4610      	moveq	r0, r2
 800077a:	4619      	moveq	r1, r3
 800077c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000780:	d019      	beq.n	80007b6 <__aeabi_dmul+0x24a>
 8000782:	ea94 0f0c 	teq	r4, ip
 8000786:	d102      	bne.n	800078e <__aeabi_dmul+0x222>
 8000788:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800078c:	d113      	bne.n	80007b6 <__aeabi_dmul+0x24a>
 800078e:	ea95 0f0c 	teq	r5, ip
 8000792:	d105      	bne.n	80007a0 <__aeabi_dmul+0x234>
 8000794:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000798:	bf1c      	itt	ne
 800079a:	4610      	movne	r0, r2
 800079c:	4619      	movne	r1, r3
 800079e:	d10a      	bne.n	80007b6 <__aeabi_dmul+0x24a>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007be:	bd70      	pop	{r4, r5, r6, pc}

080007c0 <__aeabi_ddiv>:
 80007c0:	b570      	push	{r4, r5, r6, lr}
 80007c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ce:	bf1d      	ittte	ne
 80007d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d4:	ea94 0f0c 	teqne	r4, ip
 80007d8:	ea95 0f0c 	teqne	r5, ip
 80007dc:	f000 f8a7 	bleq	800092e <__aeabi_ddiv+0x16e>
 80007e0:	eba4 0405 	sub.w	r4, r4, r5
 80007e4:	ea81 0e03 	eor.w	lr, r1, r3
 80007e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f0:	f000 8088 	beq.w	8000904 <__aeabi_ddiv+0x144>
 80007f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000800:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000804:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000808:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800080c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000810:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000814:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000818:	429d      	cmp	r5, r3
 800081a:	bf08      	it	eq
 800081c:	4296      	cmpeq	r6, r2
 800081e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000822:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000826:	d202      	bcs.n	800082e <__aeabi_ddiv+0x6e>
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	1ab6      	subs	r6, r6, r2
 8000830:	eb65 0503 	sbc.w	r5, r5, r3
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 000c 	orrcs.w	r0, r0, ip
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	ebb6 0e02 	subs.w	lr, r6, r2
 800088e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000892:	bf22      	ittt	cs
 8000894:	1ab6      	subcs	r6, r6, r2
 8000896:	4675      	movcs	r5, lr
 8000898:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800089c:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a0:	d018      	beq.n	80008d4 <__aeabi_ddiv+0x114>
 80008a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008be:	d1c0      	bne.n	8000842 <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	d10b      	bne.n	80008de <__aeabi_ddiv+0x11e>
 80008c6:	ea41 0100 	orr.w	r1, r1, r0
 80008ca:	f04f 0000 	mov.w	r0, #0
 80008ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008d2:	e7b6      	b.n	8000842 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	bf04      	itt	eq
 80008da:	4301      	orreq	r1, r0
 80008dc:	2000      	moveq	r0, #0
 80008de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008e2:	bf88      	it	hi
 80008e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e8:	f63f aeaf 	bhi.w	800064a <__aeabi_dmul+0xde>
 80008ec:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f0:	bf04      	itt	eq
 80008f2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008fa:	f150 0000 	adcs.w	r0, r0, #0
 80008fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000902:	bd70      	pop	{r4, r5, r6, pc}
 8000904:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000908:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800090c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000910:	bfc2      	ittt	gt
 8000912:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000916:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800091a:	bd70      	popgt	{r4, r5, r6, pc}
 800091c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000920:	f04f 0e00 	mov.w	lr, #0
 8000924:	3c01      	subs	r4, #1
 8000926:	e690      	b.n	800064a <__aeabi_dmul+0xde>
 8000928:	ea45 0e06 	orr.w	lr, r5, r6
 800092c:	e68d      	b.n	800064a <__aeabi_dmul+0xde>
 800092e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000932:	ea94 0f0c 	teq	r4, ip
 8000936:	bf08      	it	eq
 8000938:	ea95 0f0c 	teqeq	r5, ip
 800093c:	f43f af3b 	beq.w	80007b6 <__aeabi_dmul+0x24a>
 8000940:	ea94 0f0c 	teq	r4, ip
 8000944:	d10a      	bne.n	800095c <__aeabi_ddiv+0x19c>
 8000946:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094a:	f47f af34 	bne.w	80007b6 <__aeabi_dmul+0x24a>
 800094e:	ea95 0f0c 	teq	r5, ip
 8000952:	f47f af25 	bne.w	80007a0 <__aeabi_dmul+0x234>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e72c      	b.n	80007b6 <__aeabi_dmul+0x24a>
 800095c:	ea95 0f0c 	teq	r5, ip
 8000960:	d106      	bne.n	8000970 <__aeabi_ddiv+0x1b0>
 8000962:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000966:	f43f aefd 	beq.w	8000764 <__aeabi_dmul+0x1f8>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e722      	b.n	80007b6 <__aeabi_dmul+0x24a>
 8000970:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000974:	bf18      	it	ne
 8000976:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800097a:	f47f aec5 	bne.w	8000708 <__aeabi_dmul+0x19c>
 800097e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000982:	f47f af0d 	bne.w	80007a0 <__aeabi_dmul+0x234>
 8000986:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800098a:	f47f aeeb 	bne.w	8000764 <__aeabi_dmul+0x1f8>
 800098e:	e712      	b.n	80007b6 <__aeabi_dmul+0x24a>

08000990 <__gedf2>:
 8000990:	f04f 3cff 	mov.w	ip, #4294967295
 8000994:	e006      	b.n	80009a4 <__cmpdf2+0x4>
 8000996:	bf00      	nop

08000998 <__ledf2>:
 8000998:	f04f 0c01 	mov.w	ip, #1
 800099c:	e002      	b.n	80009a4 <__cmpdf2+0x4>
 800099e:	bf00      	nop

080009a0 <__cmpdf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b4:	bf18      	it	ne
 80009b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ba:	d01b      	beq.n	80009f4 <__cmpdf2+0x54>
 80009bc:	b001      	add	sp, #4
 80009be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009c2:	bf0c      	ite	eq
 80009c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c8:	ea91 0f03 	teqne	r1, r3
 80009cc:	bf02      	ittt	eq
 80009ce:	ea90 0f02 	teqeq	r0, r2
 80009d2:	2000      	moveq	r0, #0
 80009d4:	4770      	bxeq	lr
 80009d6:	f110 0f00 	cmn.w	r0, #0
 80009da:	ea91 0f03 	teq	r1, r3
 80009de:	bf58      	it	pl
 80009e0:	4299      	cmppl	r1, r3
 80009e2:	bf08      	it	eq
 80009e4:	4290      	cmpeq	r0, r2
 80009e6:	bf2c      	ite	cs
 80009e8:	17d8      	asrcs	r0, r3, #31
 80009ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ee:	f040 0001 	orr.w	r0, r0, #1
 80009f2:	4770      	bx	lr
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d102      	bne.n	8000a04 <__cmpdf2+0x64>
 80009fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a02:	d107      	bne.n	8000a14 <__cmpdf2+0x74>
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d1d6      	bne.n	80009bc <__cmpdf2+0x1c>
 8000a0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a12:	d0d3      	beq.n	80009bc <__cmpdf2+0x1c>
 8000a14:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_cdrcmple>:
 8000a1c:	4684      	mov	ip, r0
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4662      	mov	r2, ip
 8000a22:	468c      	mov	ip, r1
 8000a24:	4619      	mov	r1, r3
 8000a26:	4663      	mov	r3, ip
 8000a28:	e000      	b.n	8000a2c <__aeabi_cdcmpeq>
 8000a2a:	bf00      	nop

08000a2c <__aeabi_cdcmpeq>:
 8000a2c:	b501      	push	{r0, lr}
 8000a2e:	f7ff ffb7 	bl	80009a0 <__cmpdf2>
 8000a32:	2800      	cmp	r0, #0
 8000a34:	bf48      	it	mi
 8000a36:	f110 0f00 	cmnmi.w	r0, #0
 8000a3a:	bd01      	pop	{r0, pc}

08000a3c <__aeabi_dcmpeq>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff fff4 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a44:	bf0c      	ite	eq
 8000a46:	2001      	moveq	r0, #1
 8000a48:	2000      	movne	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmplt>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffea 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a58:	bf34      	ite	cc
 8000a5a:	2001      	movcc	r0, #1
 8000a5c:	2000      	movcs	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmple>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffe0 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpge>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffce 	bl	8000a1c <__aeabi_cdrcmple>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpgt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffc4 	bl	8000a1c <__aeabi_cdrcmple>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <BSP_LED_Init>:
  * @param  Led: Specifies the Led to be configured. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b088      	sub	sp, #32
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60bb      	str	r3, [r7, #8]
 8000b3e:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <BSP_LED_Init+0x64>)
 8000b40:	4b14      	ldr	r3, [pc, #80]	; (8000b94 <BSP_LED_Init+0x64>)
 8000b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6313      	str	r3, [r2, #48]	; 0x30
 8000b4a:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <BSP_LED_Init+0x64>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	60bb      	str	r3, [r7, #8]
 8000b54:	68bb      	ldr	r3, [r7, #8]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000b56:	2320      	movs	r3, #32
 8000b58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000b62:	2302      	movs	r3, #2
 8000b64:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4a0b      	ldr	r2, [pc, #44]	; (8000b98 <BSP_LED_Init+0x68>)
 8000b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b6e:	f107 020c 	add.w	r2, r7, #12
 8000b72:	4611      	mov	r1, r2
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 fd5f 	bl	8001638 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	4a06      	ldr	r2, [pc, #24]	; (8000b98 <BSP_LED_Init+0x68>)
 8000b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b82:	2120      	movs	r1, #32
 8000b84:	2200      	movs	r2, #0
 8000b86:	4618      	mov	r0, r3
 8000b88:	f000 fed8 	bl	800193c <HAL_GPIO_WritePin>
}
 8000b8c:	bf00      	nop
 8000b8e:	3720      	adds	r7, #32
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40023800 	.word	0x40023800
 8000b98:	20000000 	.word	0x20000000

08000b9c <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	4a05      	ldr	r2, [pc, #20]	; (8000bc0 <BSP_LED_On+0x24>)
 8000baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bae:	2120      	movs	r1, #32
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 fec2 	bl	800193c <HAL_GPIO_WritePin>
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000000 	.word	0x20000000

08000bc4 <BSP_LED_Toggle>:
  * @param  Led: Specifies the Led to be toggled. 
  *   This parameter can be one of following parameters:
  *     @arg LED2  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	4a05      	ldr	r2, [pc, #20]	; (8000be8 <BSP_LED_Toggle+0x24>)
 8000bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd6:	2220      	movs	r2, #32
 8000bd8:	4611      	mov	r1, r2
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 fec7 	bl	800196e <HAL_GPIO_TogglePin>
}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000000 	.word	0x20000000

08000bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bf0:	4a0e      	ldr	r2, [pc, #56]	; (8000c2c <HAL_Init+0x40>)
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <HAL_Init+0x40>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bfc:	4a0b      	ldr	r2, [pc, #44]	; (8000c2c <HAL_Init+0x40>)
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <HAL_Init+0x40>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c08:	4a08      	ldr	r2, [pc, #32]	; (8000c2c <HAL_Init+0x40>)
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <HAL_Init+0x40>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c14:	2003      	movs	r0, #3
 8000c16:	f000 f929 	bl	8000e6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f000 f808 	bl	8000c30 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000c20:	f003 fb91 	bl	8004346 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40023c00 	.word	0x40023c00

08000c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000c38:	4b09      	ldr	r3, [pc, #36]	; (8000c60 <HAL_InitTick+0x30>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a09      	ldr	r2, [pc, #36]	; (8000c64 <HAL_InitTick+0x34>)
 8000c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c42:	099b      	lsrs	r3, r3, #6
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 f946 	bl	8000ed6 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	6879      	ldr	r1, [r7, #4]
 8000c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8000c52:	f000 f916 	bl	8000e82 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8000c56:	2300      	movs	r3, #0
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000074 	.word	0x20000074
 8000c64:	10624dd3 	.word	0x10624dd3

08000c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  uwTick++;
 8000c6c:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <HAL_IncTick+0x18>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	3301      	adds	r3, #1
 8000c72:	4a03      	ldr	r2, [pc, #12]	; (8000c80 <HAL_IncTick+0x18>)
 8000c74:	6013      	str	r3, [r2, #0]
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	200002b4 	.word	0x200002b4

08000c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return uwTick;
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <HAL_GetTick+0x14>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	200002b4 	.word	0x200002b4

08000c9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ca4:	f7ff ffee 	bl	8000c84 <HAL_GetTick>
 8000ca8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cb4:	d002      	beq.n	8000cbc <HAL_Delay+0x20>
  {
     wait++;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000cbc:	bf00      	nop
 8000cbe:	f7ff ffe1 	bl	8000c84 <HAL_GetTick>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	1ad2      	subs	r2, r2, r3
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d3f7      	bcc.n	8000cbe <HAL_Delay+0x22>
  {
  }
}
 8000cce:	bf00      	nop
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
	...

08000cd8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f003 0307 	and.w	r3, r3, #7
 8000ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <NVIC_SetPriorityGrouping+0x44>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cee:	68ba      	ldr	r2, [r7, #8]
 8000cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d0a:	4a04      	ldr	r2, [pc, #16]	; (8000d1c <NVIC_SetPriorityGrouping+0x44>)
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	60d3      	str	r3, [r2, #12]
}
 8000d10:	bf00      	nop
 8000d12:	3714      	adds	r7, #20
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d24:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <NVIC_GetPriorityGrouping+0x18>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	0a1b      	lsrs	r3, r3, #8
 8000d2a:	f003 0307 	and.w	r3, r3, #7
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d46:	4909      	ldr	r1, [pc, #36]	; (8000d6c <NVIC_EnableIRQ+0x30>)
 8000d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4c:	095b      	lsrs	r3, r3, #5
 8000d4e:	79fa      	ldrb	r2, [r7, #7]
 8000d50:	f002 021f 	and.w	r2, r2, #31
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000e100 	.word	0xe000e100

08000d70 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	da0b      	bge.n	8000d9c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	490d      	ldr	r1, [pc, #52]	; (8000dbc <NVIC_SetPriority+0x4c>)
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	f003 030f 	and.w	r3, r3, #15
 8000d8c:	3b04      	subs	r3, #4
 8000d8e:	683a      	ldr	r2, [r7, #0]
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	0112      	lsls	r2, r2, #4
 8000d94:	b2d2      	uxtb	r2, r2
 8000d96:	440b      	add	r3, r1
 8000d98:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d9a:	e009      	b.n	8000db0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <NVIC_SetPriority+0x50>)
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	b2d2      	uxtb	r2, r2
 8000da6:	0112      	lsls	r2, r2, #4
 8000da8:	b2d2      	uxtb	r2, r2
 8000daa:	440b      	add	r3, r1
 8000dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000ed00 	.word	0xe000ed00
 8000dc0:	e000e100 	.word	0xe000e100

08000dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	2201      	movs	r2, #1
 8000dfa:	69bb      	ldr	r3, [r7, #24]
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	1e5a      	subs	r2, r3, #1
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	401a      	ands	r2, r3
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e12:	1e59      	subs	r1, r3, #1
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e18:	4313      	orrs	r3, r2
         );
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3724      	adds	r7, #36	; 0x24
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
	...

08000e28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	3b01      	subs	r3, #1
 8000e34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e38:	d301      	bcc.n	8000e3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e00f      	b.n	8000e5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e3e:	4a0a      	ldr	r2, [pc, #40]	; (8000e68 <SysTick_Config+0x40>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3b01      	subs	r3, #1
 8000e44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e46:	210f      	movs	r1, #15
 8000e48:	f04f 30ff 	mov.w	r0, #4294967295
 8000e4c:	f7ff ff90 	bl	8000d70 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e50:	4b05      	ldr	r3, [pc, #20]	; (8000e68 <SysTick_Config+0x40>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e56:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <SysTick_Config+0x40>)
 8000e58:	2207      	movs	r2, #7
 8000e5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	e000e010 	.word	0xe000e010

08000e6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff ff2f 	bl	8000cd8 <NVIC_SetPriorityGrouping>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b086      	sub	sp, #24
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	4603      	mov	r3, r0
 8000e8a:	60b9      	str	r1, [r7, #8]
 8000e8c:	607a      	str	r2, [r7, #4]
 8000e8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e94:	f7ff ff44 	bl	8000d20 <NVIC_GetPriorityGrouping>
 8000e98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	68b9      	ldr	r1, [r7, #8]
 8000e9e:	6978      	ldr	r0, [r7, #20]
 8000ea0:	f7ff ff90 	bl	8000dc4 <NVIC_EncodePriority>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eaa:	4611      	mov	r1, r2
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff ff5f 	bl	8000d70 <NVIC_SetPriority>
}
 8000eb2:	bf00      	nop
 8000eb4:	3718      	adds	r7, #24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff37 	bl	8000d3c <NVIC_EnableIRQ>
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f7ff ffa2 	bl	8000e28 <SysTick_Config>
 8000ee4:	4603      	mov	r3, r0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000ef2:	f003 f8e1 	bl	80040b8 <HAL_SYSTICK_Callback>
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f04:	2300      	movs	r3, #0
 8000f06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000f08:	f7ff febc 	bl	8000c84 <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d101      	bne.n	8000f18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e099      	b.n	800104c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2202      	movs	r2, #2
 8000f24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	f022 0201 	bic.w	r2, r2, #1
 8000f36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f38:	e00f      	b.n	8000f5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f3a:	f7ff fea3 	bl	8000c84 <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b05      	cmp	r3, #5
 8000f46:	d908      	bls.n	8000f5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2220      	movs	r2, #32
 8000f4c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2203      	movs	r2, #3
 8000f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e078      	b.n	800104c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1e8      	bne.n	8000f3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000f70:	697a      	ldr	r2, [r7, #20]
 8000f72:	4b38      	ldr	r3, [pc, #224]	; (8001054 <HAL_DMA_Init+0x158>)
 8000f74:	4013      	ands	r3, r2
 8000f76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685a      	ldr	r2, [r3, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	691b      	ldr	r3, [r3, #16]
 8000f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a1b      	ldr	r3, [r3, #32]
 8000fa4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d107      	bne.n	8000fc4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	697a      	ldr	r2, [r7, #20]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	697a      	ldr	r2, [r7, #20]
 8000fca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	f023 0307 	bic.w	r3, r3, #7
 8000fda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	d117      	bne.n	800101e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff2:	697a      	ldr	r2, [r7, #20]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d00e      	beq.n	800101e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 fa9f 	bl	8001544 <DMA_CheckFifoParam>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d008      	beq.n	800101e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2240      	movs	r2, #64	; 0x40
 8001010:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2201      	movs	r2, #1
 8001016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800101a:	2301      	movs	r3, #1
 800101c:	e016      	b.n	800104c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f000 fa56 	bl	80014d8 <DMA_CalcBaseAndBitshift>
 800102c:	4603      	mov	r3, r0
 800102e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001034:	223f      	movs	r2, #63	; 0x3f
 8001036:	409a      	lsls	r2, r3
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2201      	movs	r2, #1
 8001046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	f010803f 	.word	0xf010803f

08001058 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
 8001064:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800106e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001076:	2b01      	cmp	r3, #1
 8001078:	d101      	bne.n	800107e <HAL_DMA_Start_IT+0x26>
 800107a:	2302      	movs	r3, #2
 800107c:	e048      	b.n	8001110 <HAL_DMA_Start_IT+0xb8>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2201      	movs	r2, #1
 8001082:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800108c:	b2db      	uxtb	r3, r3
 800108e:	2b01      	cmp	r3, #1
 8001090:	d137      	bne.n	8001102 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2202      	movs	r2, #2
 8001096:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	2200      	movs	r2, #0
 800109e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	68f8      	ldr	r0, [r7, #12]
 80010a8:	f000 f9e8 	bl	800147c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010b0:	223f      	movs	r2, #63	; 0x3f
 80010b2:	409a      	lsls	r2, r3
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	6812      	ldr	r2, [r2, #0]
 80010c0:	6812      	ldr	r2, [r2, #0]
 80010c2:	f042 0216 	orr.w	r2, r2, #22
 80010c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	6812      	ldr	r2, [r2, #0]
 80010d0:	6952      	ldr	r2, [r2, #20]
 80010d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010d6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d007      	beq.n	80010f0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	6812      	ldr	r2, [r2, #0]
 80010e8:	6812      	ldr	r2, [r2, #0]
 80010ea:	f042 0208 	orr.w	r2, r2, #8
 80010ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	68fa      	ldr	r2, [r7, #12]
 80010f6:	6812      	ldr	r2, [r2, #0]
 80010f8:	6812      	ldr	r2, [r2, #0]
 80010fa:	f042 0201 	orr.w	r2, r2, #1
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	e005      	b.n	800110e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800110a:	2302      	movs	r3, #2
 800110c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800110e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d004      	beq.n	8001136 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2280      	movs	r2, #128	; 0x80
 8001130:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e00c      	b.n	8001150 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2205      	movs	r2, #5
 800113a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	6812      	ldr	r2, [r2, #0]
 8001148:	f022 0201 	bic.w	r2, r2, #1
 800114c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800114e:	2300      	movs	r3, #0
}
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001168:	4b93      	ldr	r3, [pc, #588]	; (80013b8 <HAL_DMA_IRQHandler+0x25c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a93      	ldr	r2, [pc, #588]	; (80013bc <HAL_DMA_IRQHandler+0x260>)
 800116e:	fba2 2303 	umull	r2, r3, r2, r3
 8001172:	0a9b      	lsrs	r3, r3, #10
 8001174:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800117a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001186:	2208      	movs	r2, #8
 8001188:	409a      	lsls	r2, r3
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4013      	ands	r3, r2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d01a      	beq.n	80011c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	2b00      	cmp	r3, #0
 800119e:	d013      	beq.n	80011c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	687a      	ldr	r2, [r7, #4]
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	f022 0204 	bic.w	r2, r2, #4
 80011ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011b4:	2208      	movs	r2, #8
 80011b6:	409a      	lsls	r2, r3
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011c0:	f043 0201 	orr.w	r2, r3, #1
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011cc:	4a7c      	ldr	r2, [pc, #496]	; (80013c0 <HAL_DMA_IRQHandler+0x264>)
 80011ce:	409a      	lsls	r2, r3
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4013      	ands	r3, r2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d012      	beq.n	80011fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00b      	beq.n	80011fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011ea:	4a75      	ldr	r2, [pc, #468]	; (80013c0 <HAL_DMA_IRQHandler+0x264>)
 80011ec:	409a      	lsls	r2, r3
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011f6:	f043 0202 	orr.w	r2, r3, #2
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001202:	4a70      	ldr	r2, [pc, #448]	; (80013c4 <HAL_DMA_IRQHandler+0x268>)
 8001204:	409a      	lsls	r2, r3
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	4013      	ands	r3, r2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d012      	beq.n	8001234 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00b      	beq.n	8001234 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001220:	4a68      	ldr	r2, [pc, #416]	; (80013c4 <HAL_DMA_IRQHandler+0x268>)
 8001222:	409a      	lsls	r2, r3
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800122c:	f043 0204 	orr.w	r2, r3, #4
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001238:	2210      	movs	r2, #16
 800123a:	409a      	lsls	r2, r3
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4013      	ands	r3, r2
 8001240:	2b00      	cmp	r3, #0
 8001242:	d043      	beq.n	80012cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	2b00      	cmp	r3, #0
 8001250:	d03c      	beq.n	80012cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001256:	2210      	movs	r2, #16
 8001258:	409a      	lsls	r2, r3
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d018      	beq.n	800129e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d108      	bne.n	800128c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127e:	2b00      	cmp	r3, #0
 8001280:	d024      	beq.n	80012cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	4798      	blx	r3
 800128a:	e01f      	b.n	80012cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001290:	2b00      	cmp	r3, #0
 8001292:	d01b      	beq.n	80012cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	4798      	blx	r3
 800129c:	e016      	b.n	80012cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d107      	bne.n	80012bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	6812      	ldr	r2, [r2, #0]
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	f022 0208 	bic.w	r2, r2, #8
 80012ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012d0:	2220      	movs	r2, #32
 80012d2:	409a      	lsls	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 8094 	beq.w	8001406 <HAL_DMA_IRQHandler+0x2aa>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0310 	and.w	r3, r3, #16
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f000 808c 	beq.w	8001406 <HAL_DMA_IRQHandler+0x2aa>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012f2:	2220      	movs	r2, #32
 80012f4:	409a      	lsls	r2, r3
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b05      	cmp	r3, #5
 8001304:	d137      	bne.n	8001376 <HAL_DMA_IRQHandler+0x21a>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	6812      	ldr	r2, [r2, #0]
 800130e:	6812      	ldr	r2, [r2, #0]
 8001310:	f022 0216 	bic.w	r2, r2, #22
 8001314:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	6812      	ldr	r2, [r2, #0]
 800131e:	6952      	ldr	r2, [r2, #20]
 8001320:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001324:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132a:	2b00      	cmp	r3, #0
 800132c:	d103      	bne.n	8001336 <HAL_DMA_IRQHandler+0x1da>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001332:	2b00      	cmp	r3, #0
 8001334:	d007      	beq.n	8001346 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	6812      	ldr	r2, [r2, #0]
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	f022 0208 	bic.w	r2, r2, #8
 8001344:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800134a:	223f      	movs	r2, #63	; 0x3f
 800134c:	409a      	lsls	r2, r3
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2201      	movs	r2, #1
 800135e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001366:	2b00      	cmp	r3, #0
 8001368:	f000 8083 	beq.w	8001472 <HAL_DMA_IRQHandler+0x316>
        {
          hdma->XferAbortCallback(hdma);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	4798      	blx	r3
        }
        return;
 8001374:	e07d      	b.n	8001472 <HAL_DMA_IRQHandler+0x316>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d021      	beq.n	80013c8 <HAL_DMA_IRQHandler+0x26c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d108      	bne.n	80013a4 <HAL_DMA_IRQHandler+0x248>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001396:	2b00      	cmp	r3, #0
 8001398:	d035      	beq.n	8001406 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	4798      	blx	r3
 80013a2:	e030      	b.n	8001406 <HAL_DMA_IRQHandler+0x2aa>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d02c      	beq.n	8001406 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	4798      	blx	r3
 80013b4:	e027      	b.n	8001406 <HAL_DMA_IRQHandler+0x2aa>
 80013b6:	bf00      	nop
 80013b8:	20000074 	.word	0x20000074
 80013bc:	1b4e81b5 	.word	0x1b4e81b5
 80013c0:	00800001 	.word	0x00800001
 80013c4:	00800004 	.word	0x00800004
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d10f      	bne.n	80013f6 <HAL_DMA_IRQHandler+0x29a>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6812      	ldr	r2, [r2, #0]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	f022 0210 	bic.w	r2, r2, #16
 80013e4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2201      	movs	r2, #1
 80013f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_DMA_IRQHandler+0x2aa>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800140a:	2b00      	cmp	r3, #0
 800140c:	d032      	beq.n	8001474 <HAL_DMA_IRQHandler+0x318>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001412:	f003 0301 	and.w	r3, r3, #1
 8001416:	2b00      	cmp	r3, #0
 8001418:	d022      	beq.n	8001460 <HAL_DMA_IRQHandler+0x304>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2205      	movs	r2, #5
 800141e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6812      	ldr	r2, [r2, #0]
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	f022 0201 	bic.w	r2, r2, #1
 8001430:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	3301      	adds	r3, #1
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	697a      	ldr	r2, [r7, #20]
 800143a:	4293      	cmp	r3, r2
 800143c:	d807      	bhi.n	800144e <HAL_DMA_IRQHandler+0x2f2>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0301 	and.w	r3, r3, #1
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1f2      	bne.n	8001432 <HAL_DMA_IRQHandler+0x2d6>
 800144c:	e000      	b.n	8001450 <HAL_DMA_IRQHandler+0x2f4>
          break;
 800144e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2201      	movs	r2, #1
 800145c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001464:	2b00      	cmp	r3, #0
 8001466:	d005      	beq.n	8001474 <HAL_DMA_IRQHandler+0x318>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	4798      	blx	r3
 8001470:	e000      	b.n	8001474 <HAL_DMA_IRQHandler+0x318>
        return;
 8001472:	bf00      	nop
    }
  }
}
 8001474:	3718      	adds	r7, #24
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop

0800147c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
 8001488:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001498:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	683a      	ldr	r2, [r7, #0]
 80014a0:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	2b40      	cmp	r3, #64	; 0x40
 80014a8:	d108      	bne.n	80014bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80014ba:	e007      	b.n	80014cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	60da      	str	r2, [r3, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	3b10      	subs	r3, #16
 80014e8:	4a14      	ldr	r2, [pc, #80]	; (800153c <DMA_CalcBaseAndBitshift+0x64>)
 80014ea:	fba2 2303 	umull	r2, r3, r2, r3
 80014ee:	091b      	lsrs	r3, r3, #4
 80014f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014f2:	4a13      	ldr	r2, [pc, #76]	; (8001540 <DMA_CalcBaseAndBitshift+0x68>)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4413      	add	r3, r2
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	461a      	mov	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2b03      	cmp	r3, #3
 8001504:	d909      	bls.n	800151a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800150e:	f023 0303 	bic.w	r3, r3, #3
 8001512:	1d1a      	adds	r2, r3, #4
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	659a      	str	r2, [r3, #88]	; 0x58
 8001518:	e007      	b.n	800152a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001522:	f023 0303 	bic.w	r3, r3, #3
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800152e:	4618      	mov	r0, r3
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	aaaaaaab 	.word	0xaaaaaaab
 8001540:	08006884 	.word	0x08006884

08001544 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800154c:	2300      	movs	r3, #0
 800154e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001554:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d11f      	bne.n	800159e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	2b03      	cmp	r3, #3
 8001562:	d855      	bhi.n	8001610 <DMA_CheckFifoParam+0xcc>
 8001564:	a201      	add	r2, pc, #4	; (adr r2, 800156c <DMA_CheckFifoParam+0x28>)
 8001566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156a:	bf00      	nop
 800156c:	0800157d 	.word	0x0800157d
 8001570:	0800158f 	.word	0x0800158f
 8001574:	0800157d 	.word	0x0800157d
 8001578:	08001611 	.word	0x08001611
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001580:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d045      	beq.n	8001614 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800158c:	e042      	b.n	8001614 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001592:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001596:	d13f      	bne.n	8001618 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800159c:	e03c      	b.n	8001618 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015a6:	d121      	bne.n	80015ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	2b03      	cmp	r3, #3
 80015ac:	d836      	bhi.n	800161c <DMA_CheckFifoParam+0xd8>
 80015ae:	a201      	add	r2, pc, #4	; (adr r2, 80015b4 <DMA_CheckFifoParam+0x70>)
 80015b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b4:	080015c5 	.word	0x080015c5
 80015b8:	080015cb 	.word	0x080015cb
 80015bc:	080015c5 	.word	0x080015c5
 80015c0:	080015dd 	.word	0x080015dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	73fb      	strb	r3, [r7, #15]
      break;
 80015c8:	e02f      	b.n	800162a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d024      	beq.n	8001620 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80015da:	e021      	b.n	8001620 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80015e4:	d11e      	bne.n	8001624 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80015ea:	e01b      	b.n	8001624 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d902      	bls.n	80015f8 <DMA_CheckFifoParam+0xb4>
 80015f2:	2b03      	cmp	r3, #3
 80015f4:	d003      	beq.n	80015fe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80015f6:	e018      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	73fb      	strb	r3, [r7, #15]
      break;
 80015fc:	e015      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001602:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00e      	beq.n	8001628 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	73fb      	strb	r3, [r7, #15]
      break;
 800160e:	e00b      	b.n	8001628 <DMA_CheckFifoParam+0xe4>
      break;
 8001610:	bf00      	nop
 8001612:	e00a      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      break;
 8001614:	bf00      	nop
 8001616:	e008      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      break;
 8001618:	bf00      	nop
 800161a:	e006      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      break;
 800161c:	bf00      	nop
 800161e:	e004      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      break;
 8001620:	bf00      	nop
 8001622:	e002      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      break;   
 8001624:	bf00      	nop
 8001626:	e000      	b.n	800162a <DMA_CheckFifoParam+0xe6>
      break;
 8001628:	bf00      	nop
    }
  } 
  
  return status; 
 800162a:	7bfb      	ldrb	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800164e:	2300      	movs	r3, #0
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	e159      	b.n	8001908 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001654:	2201      	movs	r2, #1
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	4013      	ands	r3, r2
 8001666:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	429a      	cmp	r2, r3
 800166e:	f040 8148 	bne.w	8001902 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b02      	cmp	r3, #2
 8001678:	d003      	beq.n	8001682 <HAL_GPIO_Init+0x4a>
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	2b12      	cmp	r3, #18
 8001680:	d123      	bne.n	80016ca <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	08da      	lsrs	r2, r3, #3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	3208      	adds	r2, #8
 800168a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800168e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	220f      	movs	r2, #15
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43db      	mvns	r3, r3
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	4013      	ands	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	691a      	ldr	r2, [r3, #16]
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	f003 0307 	and.w	r3, r3, #7
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	08da      	lsrs	r2, r3, #3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3208      	adds	r2, #8
 80016c4:	69b9      	ldr	r1, [r7, #24]
 80016c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	2203      	movs	r2, #3
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43db      	mvns	r3, r3
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	4013      	ands	r3, r2
 80016e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 0203 	and.w	r2, r3, #3
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d00b      	beq.n	800171e <HAL_GPIO_Init+0xe6>
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b02      	cmp	r3, #2
 800170c:	d007      	beq.n	800171e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001712:	2b11      	cmp	r3, #17
 8001714:	d003      	beq.n	800171e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b12      	cmp	r3, #18
 800171c:	d130      	bne.n	8001780 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	2203      	movs	r2, #3
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	43db      	mvns	r3, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4013      	ands	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	68da      	ldr	r2, [r3, #12]
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4313      	orrs	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001754:	2201      	movs	r2, #1
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	091b      	lsrs	r3, r3, #4
 800176a:	f003 0201 	and.w	r2, r3, #1
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	2203      	movs	r2, #3
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	43db      	mvns	r3, r3
 8001792:	69ba      	ldr	r2, [r7, #24]
 8001794:	4013      	ands	r3, r2
 8001796:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 80a2 	beq.w	8001902 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	4a56      	ldr	r2, [pc, #344]	; (800191c <HAL_GPIO_Init+0x2e4>)
 80017c4:	4b55      	ldr	r3, [pc, #340]	; (800191c <HAL_GPIO_Init+0x2e4>)
 80017c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017cc:	6453      	str	r3, [r2, #68]	; 0x44
 80017ce:	4b53      	ldr	r3, [pc, #332]	; (800191c <HAL_GPIO_Init+0x2e4>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017da:	4a51      	ldr	r2, [pc, #324]	; (8001920 <HAL_GPIO_Init+0x2e8>)
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	089b      	lsrs	r3, r3, #2
 80017e0:	3302      	adds	r3, #2
 80017e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	220f      	movs	r2, #15
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	43db      	mvns	r3, r3
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4013      	ands	r3, r2
 80017fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a48      	ldr	r2, [pc, #288]	; (8001924 <HAL_GPIO_Init+0x2ec>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d019      	beq.n	800183a <HAL_GPIO_Init+0x202>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a47      	ldr	r2, [pc, #284]	; (8001928 <HAL_GPIO_Init+0x2f0>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d013      	beq.n	8001836 <HAL_GPIO_Init+0x1fe>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a46      	ldr	r2, [pc, #280]	; (800192c <HAL_GPIO_Init+0x2f4>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d00d      	beq.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a45      	ldr	r2, [pc, #276]	; (8001930 <HAL_GPIO_Init+0x2f8>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d007      	beq.n	800182e <HAL_GPIO_Init+0x1f6>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a44      	ldr	r2, [pc, #272]	; (8001934 <HAL_GPIO_Init+0x2fc>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d101      	bne.n	800182a <HAL_GPIO_Init+0x1f2>
 8001826:	2304      	movs	r3, #4
 8001828:	e008      	b.n	800183c <HAL_GPIO_Init+0x204>
 800182a:	2307      	movs	r3, #7
 800182c:	e006      	b.n	800183c <HAL_GPIO_Init+0x204>
 800182e:	2303      	movs	r3, #3
 8001830:	e004      	b.n	800183c <HAL_GPIO_Init+0x204>
 8001832:	2302      	movs	r3, #2
 8001834:	e002      	b.n	800183c <HAL_GPIO_Init+0x204>
 8001836:	2301      	movs	r3, #1
 8001838:	e000      	b.n	800183c <HAL_GPIO_Init+0x204>
 800183a:	2300      	movs	r3, #0
 800183c:	69fa      	ldr	r2, [r7, #28]
 800183e:	f002 0203 	and.w	r2, r2, #3
 8001842:	0092      	lsls	r2, r2, #2
 8001844:	4093      	lsls	r3, r2
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	4313      	orrs	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800184c:	4934      	ldr	r1, [pc, #208]	; (8001920 <HAL_GPIO_Init+0x2e8>)
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	089b      	lsrs	r3, r3, #2
 8001852:	3302      	adds	r3, #2
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800185a:	4b37      	ldr	r3, [pc, #220]	; (8001938 <HAL_GPIO_Init+0x300>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	43db      	mvns	r3, r3
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	4013      	ands	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d003      	beq.n	800187e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	4313      	orrs	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800187e:	4a2e      	ldr	r2, [pc, #184]	; (8001938 <HAL_GPIO_Init+0x300>)
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001884:	4b2c      	ldr	r3, [pc, #176]	; (8001938 <HAL_GPIO_Init+0x300>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018a8:	4a23      	ldr	r2, [pc, #140]	; (8001938 <HAL_GPIO_Init+0x300>)
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ae:	4b22      	ldr	r3, [pc, #136]	; (8001938 <HAL_GPIO_Init+0x300>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	43db      	mvns	r3, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4013      	ands	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018d2:	4a19      	ldr	r2, [pc, #100]	; (8001938 <HAL_GPIO_Init+0x300>)
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018d8:	4b17      	ldr	r3, [pc, #92]	; (8001938 <HAL_GPIO_Init+0x300>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	43db      	mvns	r3, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d003      	beq.n	80018fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018fc:	4a0e      	ldr	r2, [pc, #56]	; (8001938 <HAL_GPIO_Init+0x300>)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3301      	adds	r3, #1
 8001906:	61fb      	str	r3, [r7, #28]
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	2b0f      	cmp	r3, #15
 800190c:	f67f aea2 	bls.w	8001654 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001910:	bf00      	nop
 8001912:	3724      	adds	r7, #36	; 0x24
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	40023800 	.word	0x40023800
 8001920:	40013800 	.word	0x40013800
 8001924:	40020000 	.word	0x40020000
 8001928:	40020400 	.word	0x40020400
 800192c:	40020800 	.word	0x40020800
 8001930:	40020c00 	.word	0x40020c00
 8001934:	40021000 	.word	0x40021000
 8001938:	40013c00 	.word	0x40013c00

0800193c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	807b      	strh	r3, [r7, #2]
 8001948:	4613      	mov	r3, r2
 800194a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800194c:	787b      	ldrb	r3, [r7, #1]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001952:	887a      	ldrh	r2, [r7, #2]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001958:	e003      	b.n	8001962 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800195a:	887b      	ldrh	r3, [r7, #2]
 800195c:	041a      	lsls	r2, r3, #16
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	619a      	str	r2, [r3, #24]
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
 8001976:	460b      	mov	r3, r1
 8001978:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695a      	ldr	r2, [r3, #20]
 800197e:	887b      	ldrh	r3, [r7, #2]
 8001980:	405a      	eors	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	615a      	str	r2, [r3, #20]
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
	...

08001994 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019a0:	695a      	ldr	r2, [r3, #20]
 80019a2:	88fb      	ldrh	r3, [r7, #6]
 80019a4:	4013      	ands	r3, r2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d006      	beq.n	80019b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019aa:	4a05      	ldr	r2, [pc, #20]	; (80019c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019b0:	88fb      	ldrh	r3, [r7, #6]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 fb98 	bl	80040e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40013c00 	.word	0x40013c00

080019c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08e      	sub	sp, #56	; 0x38
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 80019cc:	2300      	movs	r3, #0
 80019ce:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d075      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019dc:	4ba4      	ldr	r3, [pc, #656]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 030c 	and.w	r3, r3, #12
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d00c      	beq.n	8001a02 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019e8:	4ba1      	ldr	r3, [pc, #644]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019f0:	2b08      	cmp	r3, #8
 80019f2:	d112      	bne.n	8001a1a <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019f4:	4b9e      	ldr	r3, [pc, #632]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a00:	d10b      	bne.n	8001a1a <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a02:	4b9b      	ldr	r3, [pc, #620]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d05b      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x102>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d157      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e224      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a22:	d106      	bne.n	8001a32 <HAL_RCC_OscConfig+0x6e>
 8001a24:	4a92      	ldr	r2, [pc, #584]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a26:	4b92      	ldr	r3, [pc, #584]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a2e:	6013      	str	r3, [r2, #0]
 8001a30:	e01d      	b.n	8001a6e <HAL_RCC_OscConfig+0xaa>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a3a:	d10c      	bne.n	8001a56 <HAL_RCC_OscConfig+0x92>
 8001a3c:	4a8c      	ldr	r2, [pc, #560]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a3e:	4b8c      	ldr	r3, [pc, #560]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	4a89      	ldr	r2, [pc, #548]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a4a:	4b89      	ldr	r3, [pc, #548]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a52:	6013      	str	r3, [r2, #0]
 8001a54:	e00b      	b.n	8001a6e <HAL_RCC_OscConfig+0xaa>
 8001a56:	4a86      	ldr	r2, [pc, #536]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a58:	4b85      	ldr	r3, [pc, #532]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	4a83      	ldr	r2, [pc, #524]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a64:	4b82      	ldr	r3, [pc, #520]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a6c:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d013      	beq.n	8001a9e <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a76:	f7ff f905 	bl	8000c84 <HAL_GetTick>
 8001a7a:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7c:	e008      	b.n	8001a90 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a7e:	f7ff f901 	bl	8000c84 <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b64      	cmp	r3, #100	; 0x64
 8001a8a:	d901      	bls.n	8001a90 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e1e9      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a90:	4b77      	ldr	r3, [pc, #476]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0f0      	beq.n	8001a7e <HAL_RCC_OscConfig+0xba>
 8001a9c:	e014      	b.n	8001ac8 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9e:	f7ff f8f1 	bl	8000c84 <HAL_GetTick>
 8001aa2:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aa4:	e008      	b.n	8001ab8 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aa6:	f7ff f8ed 	bl	8000c84 <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	2b64      	cmp	r3, #100	; 0x64
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e1d5      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ab8:	4b6d      	ldr	r3, [pc, #436]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1f0      	bne.n	8001aa6 <HAL_RCC_OscConfig+0xe2>
 8001ac4:	e000      	b.n	8001ac8 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d077      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ad4:	4b66      	ldr	r3, [pc, #408]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 030c 	and.w	r3, r3, #12
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d00b      	beq.n	8001af8 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ae0:	4b63      	ldr	r3, [pc, #396]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	d126      	bne.n	8001b3a <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aec:	4b60      	ldr	r3, [pc, #384]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d120      	bne.n	8001b3a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001af8:	4b5d      	ldr	r3, [pc, #372]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d005      	beq.n	8001b10 <HAL_RCC_OscConfig+0x14c>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d001      	beq.n	8001b10 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e1a9      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b10:	4857      	ldr	r0, [pc, #348]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001b12:	4b57      	ldr	r3, [pc, #348]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6919      	ldr	r1, [r3, #16]
 8001b1e:	23f8      	movs	r3, #248	; 0xf8
 8001b20:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b24:	fa93 f3a3 	rbit	r3, r3
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b2c:	fab3 f383 	clz	r3, r3
 8001b30:	fa01 f303 	lsl.w	r3, r1, r3
 8001b34:	4313      	orrs	r3, r2
 8001b36:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b38:	e044      	b.n	8001bc4 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d02a      	beq.n	8001b98 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b42:	4b4c      	ldr	r3, [pc, #304]	; (8001c74 <HAL_RCC_OscConfig+0x2b0>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b48:	f7ff f89c 	bl	8000c84 <HAL_GetTick>
 8001b4c:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b50:	f7ff f898 	bl	8000c84 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e180      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b62:	4b43      	ldr	r3, [pc, #268]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d0f0      	beq.n	8001b50 <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6e:	4840      	ldr	r0, [pc, #256]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001b70:	4b3f      	ldr	r3, [pc, #252]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6919      	ldr	r1, [r3, #16]
 8001b7c:	23f8      	movs	r3, #248	; 0xf8
 8001b7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b82:	fa93 f3a3 	rbit	r3, r3
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8a:	fab3 f383 	clz	r3, r3
 8001b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b92:	4313      	orrs	r3, r2
 8001b94:	6003      	str	r3, [r0, #0]
 8001b96:	e015      	b.n	8001bc4 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b98:	4b36      	ldr	r3, [pc, #216]	; (8001c74 <HAL_RCC_OscConfig+0x2b0>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9e:	f7ff f871 	bl	8000c84 <HAL_GetTick>
 8001ba2:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ba6:	f7ff f86d 	bl	8000c84 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e155      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb8:	4b2d      	ldr	r3, [pc, #180]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1f0      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d030      	beq.n	8001c32 <HAL_RCC_OscConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d016      	beq.n	8001c06 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bd8:	4b27      	ldr	r3, [pc, #156]	; (8001c78 <HAL_RCC_OscConfig+0x2b4>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bde:	f7ff f851 	bl	8000c84 <HAL_GetTick>
 8001be2:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001be6:	f7ff f84d 	bl	8000c84 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e135      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x222>
 8001c04:	e015      	b.n	8001c32 <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c06:	4b1c      	ldr	r3, [pc, #112]	; (8001c78 <HAL_RCC_OscConfig+0x2b4>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c0c:	f7ff f83a 	bl	8000c84 <HAL_GetTick>
 8001c10:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c14:	f7ff f836 	bl	8000c84 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e11e      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c26:	4b12      	ldr	r3, [pc, #72]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 8086 	beq.w	8001d4c <HAL_RCC_OscConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c40:	2300      	movs	r3, #0
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	4a0a      	ldr	r2, [pc, #40]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001c46:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c50:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <HAL_RCC_OscConfig+0x2ac>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c5c:	4a07      	ldr	r2, [pc, #28]	; (8001c7c <HAL_RCC_OscConfig+0x2b8>)
 8001c5e:	4b07      	ldr	r3, [pc, #28]	; (8001c7c <HAL_RCC_OscConfig+0x2b8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c66:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8001c68:	f7ff f80c 	bl	8000c84 <HAL_GetTick>
 8001c6c:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c6e:	e010      	b.n	8001c92 <HAL_RCC_OscConfig+0x2ce>
 8001c70:	40023800 	.word	0x40023800
 8001c74:	42470000 	.word	0x42470000
 8001c78:	42470e80 	.word	0x42470e80
 8001c7c:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001c80:	f7ff f800 	bl	8000c84 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x2ce>
      {
        return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e0e8      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c92:	4b76      	ldr	r3, [pc, #472]	; (8001e6c <HAL_RCC_OscConfig+0x4a8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d0f0      	beq.n	8001c80 <HAL_RCC_OscConfig+0x2bc>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d106      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x2f0>
 8001ca6:	4a72      	ldr	r2, [pc, #456]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001ca8:	4b71      	ldr	r3, [pc, #452]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8001cb2:	e01c      	b.n	8001cee <HAL_RCC_OscConfig+0x32a>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	2b05      	cmp	r3, #5
 8001cba:	d10c      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x312>
 8001cbc:	4a6c      	ldr	r2, [pc, #432]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cbe:	4b6c      	ldr	r3, [pc, #432]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc2:	f043 0304 	orr.w	r3, r3, #4
 8001cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc8:	4a69      	ldr	r2, [pc, #420]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cca:	4b69      	ldr	r3, [pc, #420]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8001cd4:	e00b      	b.n	8001cee <HAL_RCC_OscConfig+0x32a>
 8001cd6:	4a66      	ldr	r2, [pc, #408]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cd8:	4b65      	ldr	r3, [pc, #404]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cdc:	f023 0301 	bic.w	r3, r3, #1
 8001ce0:	6713      	str	r3, [r2, #112]	; 0x70
 8001ce2:	4a63      	ldr	r2, [pc, #396]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001ce4:	4b62      	ldr	r3, [pc, #392]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce8:	f023 0304 	bic.w	r3, r3, #4
 8001cec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d015      	beq.n	8001d22 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf6:	f7fe ffc5 	bl	8000c84 <HAL_GetTick>
 8001cfa:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cfc:	e00a      	b.n	8001d14 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cfe:	f7fe ffc1 	bl	8000c84 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e0a7      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d14:	4b56      	ldr	r3, [pc, #344]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0ee      	beq.n	8001cfe <HAL_RCC_OscConfig+0x33a>
 8001d20:	e014      	b.n	8001d4c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d22:	f7fe ffaf 	bl	8000c84 <HAL_GetTick>
 8001d26:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d28:	e00a      	b.n	8001d40 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d2a:	f7fe ffab 	bl	8000c84 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e091      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d40:	4b4b      	ldr	r3, [pc, #300]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1ee      	bne.n	8001d2a <HAL_RCC_OscConfig+0x366>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f000 8086 	beq.w	8001e62 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d56:	4b46      	ldr	r3, [pc, #280]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 030c 	and.w	r3, r3, #12
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d07d      	beq.n	8001e5e <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d162      	bne.n	8001e30 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6a:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <HAL_RCC_OscConfig+0x4b0>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d70:	f7fe ff88 	bl	8000c84 <HAL_GetTick>
 8001d74:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d78:	f7fe ff84 	bl	8000c84 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e06c      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d8a:	4b39      	ldr	r3, [pc, #228]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1f0      	bne.n	8001d78 <HAL_RCC_OscConfig+0x3b4>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d96:	4836      	ldr	r0, [pc, #216]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69da      	ldr	r2, [r3, #28]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	431a      	orrs	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001da6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001daa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	fa93 f3a3 	rbit	r3, r3
 8001db2:	60fb      	str	r3, [r7, #12]
  return(result);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	fab3 f383 	clz	r3, r3
 8001dba:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc4:	085b      	lsrs	r3, r3, #1
 8001dc6:	1e59      	subs	r1, r3, #1
 8001dc8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001dcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	fa93 f3a3 	rbit	r3, r3
 8001dd4:	617b      	str	r3, [r7, #20]
  return(result);
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8001de0:	431a      	orrs	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001de6:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8001dea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	6a3b      	ldr	r3, [r7, #32]
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	61fb      	str	r3, [r7, #28]
  return(result);
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	fab3 f383 	clz	r3, r3
 8001dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	6043      	str	r3, [r0, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e02:	4b1c      	ldr	r3, [pc, #112]	; (8001e74 <HAL_RCC_OscConfig+0x4b0>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e08:	f7fe ff3c 	bl	8000c84 <HAL_GetTick>
 8001e0c:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e10:	f7fe ff38 	bl	8000c84 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e020      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e22:	4b13      	ldr	r3, [pc, #76]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0f0      	beq.n	8001e10 <HAL_RCC_OscConfig+0x44c>
 8001e2e:	e018      	b.n	8001e62 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e30:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <HAL_RCC_OscConfig+0x4b0>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e36:	f7fe ff25 	bl	8000c84 <HAL_GetTick>
 8001e3a:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e3e:	f7fe ff21 	bl	8000c84 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e009      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e50:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <HAL_RCC_OscConfig+0x4ac>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1f0      	bne.n	8001e3e <HAL_RCC_OscConfig+0x47a>
 8001e5c:	e001      	b.n	8001e62 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3738      	adds	r7, #56	; 0x38
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40007000 	.word	0x40007000
 8001e70:	40023800 	.word	0x40023800
 8001e74:	42470060 	.word	0x42470060

08001e78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8001e82:	2300      	movs	r3, #0
 8001e84:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e86:	4b81      	ldr	r3, [pc, #516]	; (800208c <HAL_RCC_ClockConfig+0x214>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 020f 	and.w	r2, r3, #15
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d20c      	bcs.n	8001eae <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e94:	4b7d      	ldr	r3, [pc, #500]	; (800208c <HAL_RCC_ClockConfig+0x214>)
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	b2d2      	uxtb	r2, r2
 8001e9a:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e9c:	4b7b      	ldr	r3, [pc, #492]	; (800208c <HAL_RCC_ClockConfig+0x214>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 020f 	and.w	r2, r3, #15
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d001      	beq.n	8001eae <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e0ea      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d008      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eba:	4975      	ldr	r1, [pc, #468]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001ebc:	4b74      	ldr	r3, [pc, #464]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 8086 	beq.w	8001fe6 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d107      	bne.n	8001ef2 <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee2:	4b6b      	ldr	r3, [pc, #428]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d119      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e0c8      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d003      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001efe:	2b03      	cmp	r3, #3
 8001f00:	d107      	bne.n	8001f12 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f02:	4b63      	ldr	r3, [pc, #396]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e0b8      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f12:	4b5f      	ldr	r3, [pc, #380]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e0b0      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f22:	495b      	ldr	r1, [pc, #364]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001f24:	4b5a      	ldr	r3, [pc, #360]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f023 0203 	bic.w	r2, r3, #3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f34:	f7fe fea6 	bl	8000c84 <HAL_GetTick>
 8001f38:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d112      	bne.n	8001f68 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f42:	e00a      	b.n	8001f5a <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f44:	f7fe fe9e 	bl	8000c84 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e094      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f5a:	4b4d      	ldr	r3, [pc, #308]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 030c 	and.w	r3, r3, #12
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d1ee      	bne.n	8001f44 <HAL_RCC_ClockConfig+0xcc>
 8001f66:	e03e      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d112      	bne.n	8001f96 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f70:	e00a      	b.n	8001f88 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f72:	f7fe fe87 	bl	8000c84 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e07d      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f88:	4b41      	ldr	r3, [pc, #260]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f003 030c 	and.w	r3, r3, #12
 8001f90:	2b08      	cmp	r3, #8
 8001f92:	d1ee      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xfa>
 8001f94:	e027      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b03      	cmp	r3, #3
 8001f9c:	d11d      	bne.n	8001fda <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001f9e:	e00a      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa0:	f7fe fe70 	bl	8000c84 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e066      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001fb6:	4b36      	ldr	r3, [pc, #216]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	2b0c      	cmp	r3, #12
 8001fc0:	d1ee      	bne.n	8001fa0 <HAL_RCC_ClockConfig+0x128>
 8001fc2:	e010      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc4:	f7fe fe5e 	bl	8000c84 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e054      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fda:	4b2d      	ldr	r3, [pc, #180]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1ee      	bne.n	8001fc4 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001fe6:	4b29      	ldr	r3, [pc, #164]	; (800208c <HAL_RCC_ClockConfig+0x214>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 020f 	and.w	r2, r3, #15
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d90c      	bls.n	800200e <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff4:	4b25      	ldr	r3, [pc, #148]	; (800208c <HAL_RCC_ClockConfig+0x214>)
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ffc:	4b23      	ldr	r3, [pc, #140]	; (800208c <HAL_RCC_ClockConfig+0x214>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 020f 	and.w	r2, r3, #15
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d001      	beq.n	800200e <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e03a      	b.n	8002084 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	2b00      	cmp	r3, #0
 8002018:	d008      	beq.n	800202c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800201a:	491d      	ldr	r1, [pc, #116]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 800201c:	4b1c      	ldr	r3, [pc, #112]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	4313      	orrs	r3, r2
 800202a:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0308 	and.w	r3, r3, #8
 8002034:	2b00      	cmp	r3, #0
 8002036:	d009      	beq.n	800204c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002038:	4915      	ldr	r1, [pc, #84]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 800203a:	4b15      	ldr	r3, [pc, #84]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	4313      	orrs	r3, r2
 800204a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800204c:	f000 f826 	bl	800209c <HAL_RCC_GetSysClockFreq>
 8002050:	4601      	mov	r1, r0
 8002052:	4b0f      	ldr	r3, [pc, #60]	; (8002090 <HAL_RCC_ClockConfig+0x218>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800205a:	23f0      	movs	r3, #240	; 0xf0
 800205c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	fa93 f3a3 	rbit	r3, r3
 8002064:	60fb      	str	r3, [r7, #12]
  return(result);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	fab3 f383 	clz	r3, r3
 800206c:	fa22 f303 	lsr.w	r3, r2, r3
 8002070:	4a08      	ldr	r2, [pc, #32]	; (8002094 <HAL_RCC_ClockConfig+0x21c>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	fa21 f303 	lsr.w	r3, r1, r3
 8002078:	4a07      	ldr	r2, [pc, #28]	; (8002098 <HAL_RCC_ClockConfig+0x220>)
 800207a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800207c:	2000      	movs	r0, #0
 800207e:	f7fe fdd7 	bl	8000c30 <HAL_InitTick>
  
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40023c00 	.word	0x40023c00
 8002090:	40023800 	.word	0x40023800
 8002094:	0800688c 	.word	0x0800688c
 8002098:	20000074 	.word	0x20000074

0800209c <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800209c:	b480      	push	{r7}
 800209e:	b08b      	sub	sp, #44	; 0x2c
 80020a0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61fb      	str	r3, [r7, #28]
 80020a6:	2300      	movs	r3, #0
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
 80020aa:	2300      	movs	r3, #0
 80020ac:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020b2:	4b36      	ldr	r3, [pc, #216]	; (800218c <HAL_RCC_GetSysClockFreq+0xf0>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 030c 	and.w	r3, r3, #12
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	d006      	beq.n	80020cc <HAL_RCC_GetSysClockFreq+0x30>
 80020be:	2b08      	cmp	r3, #8
 80020c0:	d007      	beq.n	80020d2 <HAL_RCC_GetSysClockFreq+0x36>
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d158      	bne.n	8002178 <HAL_RCC_GetSysClockFreq+0xdc>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020c6:	4b32      	ldr	r3, [pc, #200]	; (8002190 <HAL_RCC_GetSysClockFreq+0xf4>)
 80020c8:	623b      	str	r3, [r7, #32]
       break;
 80020ca:	e058      	b.n	800217e <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020cc:	4b31      	ldr	r3, [pc, #196]	; (8002194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ce:	623b      	str	r3, [r7, #32]
      break;
 80020d0:	e055      	b.n	800217e <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020d2:	4b2e      	ldr	r3, [pc, #184]	; (800218c <HAL_RCC_GetSysClockFreq+0xf0>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80020da:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020dc:	4b2b      	ldr	r3, [pc, #172]	; (800218c <HAL_RCC_GetSysClockFreq+0xf0>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d017      	beq.n	8002118 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80020e8:	4a2a      	ldr	r2, [pc, #168]	; (8002194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80020f0:	4b26      	ldr	r3, [pc, #152]	; (800218c <HAL_RCC_GetSysClockFreq+0xf0>)
 80020f2:	6859      	ldr	r1, [r3, #4]
 80020f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020f8:	400b      	ands	r3, r1
 80020fa:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80020fe:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002100:	6979      	ldr	r1, [r7, #20]
 8002102:	fa91 f1a1 	rbit	r1, r1
 8002106:	6139      	str	r1, [r7, #16]
  return(result);
 8002108:	6939      	ldr	r1, [r7, #16]
 800210a:	fab1 f181 	clz	r1, r1
 800210e:	40cb      	lsrs	r3, r1
 8002110:	fb03 f302 	mul.w	r3, r3, r2
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
 8002116:	e016      	b.n	8002146 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002118:	4a1d      	ldr	r2, [pc, #116]	; (8002190 <HAL_RCC_GetSysClockFreq+0xf4>)
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002120:	4b1a      	ldr	r3, [pc, #104]	; (800218c <HAL_RCC_GetSysClockFreq+0xf0>)
 8002122:	6859      	ldr	r1, [r3, #4]
 8002124:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002128:	400b      	ands	r3, r1
 800212a:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800212e:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002130:	68f9      	ldr	r1, [r7, #12]
 8002132:	fa91 f1a1 	rbit	r1, r1
 8002136:	60b9      	str	r1, [r7, #8]
  return(result);
 8002138:	68b9      	ldr	r1, [r7, #8]
 800213a:	fab1 f181 	clz	r1, r1
 800213e:	40cb      	lsrs	r3, r1
 8002140:	fb03 f302 	mul.w	r3, r3, r2
 8002144:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002146:	4b11      	ldr	r3, [pc, #68]	; (800218c <HAL_RCC_GetSysClockFreq+0xf0>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800214e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002152:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	603b      	str	r3, [r7, #0]
  return(result);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	fab3 f383 	clz	r3, r3
 8002162:	fa22 f303 	lsr.w	r3, r2, r3
 8002166:	3301      	adds	r3, #1
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 800216c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	fbb2 f3f3 	udiv	r3, r2, r3
 8002174:	623b      	str	r3, [r7, #32]
      break;
 8002176:	e002      	b.n	800217e <HAL_RCC_GetSysClockFreq+0xe2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002178:	4b05      	ldr	r3, [pc, #20]	; (8002190 <HAL_RCC_GetSysClockFreq+0xf4>)
 800217a:	623b      	str	r3, [r7, #32]
      break;
 800217c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800217e:	6a3b      	ldr	r3, [r7, #32]
}
 8002180:	4618      	mov	r0, r3
 8002182:	372c      	adds	r7, #44	; 0x2c
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	40023800 	.word	0x40023800
 8002190:	00f42400 	.word	0x00f42400
 8002194:	017d7840 	.word	0x017d7840

08002198 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800219c:	4b03      	ldr	r3, [pc, #12]	; (80021ac <HAL_RCC_GetHCLKFreq+0x14>)
 800219e:	681b      	ldr	r3, [r3, #0]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	20000074 	.word	0x20000074

080021b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80021b6:	f7ff ffef 	bl	8002198 <HAL_RCC_GetHCLKFreq>
 80021ba:	4601      	mov	r1, r0
 80021bc:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <HAL_RCC_GetPCLK1Freq+0x3c>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80021c4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80021c8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	fa93 f3a3 	rbit	r3, r3
 80021d0:	603b      	str	r3, [r7, #0]
  return(result);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	fab3 f383 	clz	r3, r3
 80021d8:	fa22 f303 	lsr.w	r3, r2, r3
 80021dc:	4a04      	ldr	r2, [pc, #16]	; (80021f0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80021de:	5cd3      	ldrb	r3, [r2, r3]
 80021e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40023800 	.word	0x40023800
 80021f0:	0800689c 	.word	0x0800689c

080021f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80021fa:	f7ff ffcd 	bl	8002198 <HAL_RCC_GetHCLKFreq>
 80021fe:	4601      	mov	r1, r0
 8002200:	4b0b      	ldr	r3, [pc, #44]	; (8002230 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8002208:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800220c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	fa93 f3a3 	rbit	r3, r3
 8002214:	603b      	str	r3, [r7, #0]
  return(result);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	fa22 f303 	lsr.w	r3, r2, r3
 8002220:	4a04      	ldr	r2, [pc, #16]	; (8002234 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002222:	5cd3      	ldrb	r3, [r2, r3]
 8002224:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002228:	4618      	mov	r0, r3
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40023800 	.word	0x40023800
 8002234:	0800689c 	.word	0x0800689c

08002238 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{  
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_WAKEUPTIMER_GET_IT(hrtc, RTC_IT_WUT))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800224a:	2b00      	cmp	r3, #0
 800224c:	d012      	beq.n	8002274 <HAL_RTCEx_WakeUpTimerIRQHandler+0x3c>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_WUT) != (uint32_t)RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00b      	beq.n	8002274 <HAL_RTCEx_WakeUpTimerIRQHandler+0x3c>
    {
      /* WAKEUPTIMER callback */ 
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f001 ff31 	bl	80040c4 <HAL_RTCEx_WakeUpTimerEventCallback>
      
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6812      	ldr	r2, [r2, #0]
 800226a:	68d2      	ldr	r2, [r2, #12]
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002272:	60da      	str	r2, [r3, #12]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <HAL_RTCEx_WakeUpTimerIRQHandler+0x54>)
 8002276:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800227a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	775a      	strb	r2, [r3, #29]
}
 8002282:	bf00      	nop
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40013c00 	.word	0x40013c00

08002290 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b088      	sub	sp, #32
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d10e      	bne.n	80022d0 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d009      	beq.n	80022d0 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d004      	beq.n	80022d0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	4798      	blx	r3
    return;
 80022ce:	e0b1      	b.n	8002434 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d009      	beq.n	80022ee <HAL_SPI_IRQHandler+0x5e>
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d004      	beq.n	80022ee <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	4798      	blx	r3
    return;
 80022ec:	e0a2      	b.n	8002434 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 809d 	beq.w	8002434 <HAL_SPI_IRQHandler+0x1a4>
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	f003 0320 	and.w	r3, r3, #32
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 8097 	beq.w	8002434 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800230c:	2b00      	cmp	r3, #0
 800230e:	d023      	beq.n	8002358 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b03      	cmp	r3, #3
 800231a:	d011      	beq.n	8002340 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002320:	f043 0204 	orr.w	r2, r3, #4
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	e00b      	b.n	8002358 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002340:	2300      	movs	r3, #0
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]
        return;
 8002356:	e06d      	b.n	8002434 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	f003 0320 	and.w	r3, r3, #32
 800235e:	2b00      	cmp	r3, #0
 8002360:	d014      	beq.n	800238c <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002366:	f043 0201 	orr.w	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	60fb      	str	r3, [r7, #12]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	6812      	ldr	r2, [r2, #0]
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00c      	beq.n	80023b0 <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239a:	f043 0208 	orr.w	r2, r3, #8
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80023a2:	2300      	movs	r3, #0
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d03c      	beq.n	8002432 <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	6812      	ldr	r2, [r2, #0]
 80023c0:	6852      	ldr	r2, [r2, #4]
 80023c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80023c6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d104      	bne.n	80023e4 <HAL_SPI_IRQHandler+0x154>
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d022      	beq.n	800242a <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	6812      	ldr	r2, [r2, #0]
 80023ec:	6852      	ldr	r2, [r2, #4]
 80023ee:	f022 0203 	bic.w	r2, r2, #3
 80023f2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002400:	4a0e      	ldr	r2, [pc, #56]	; (800243c <HAL_SPI_IRQHandler+0x1ac>)
 8002402:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe fe85 	bl	8001118 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00c      	beq.n	8002430 <HAL_SPI_IRQHandler+0x1a0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800241a:	4a08      	ldr	r2, [pc, #32]	; (800243c <HAL_SPI_IRQHandler+0x1ac>)
 800241c:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002422:	4618      	mov	r0, r3
 8002424:	f7fe fe78 	bl	8001118 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 8002428:	e002      	b.n	8002430 <HAL_SPI_IRQHandler+0x1a0>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f808 	bl	8002440 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 8002430:	bf00      	nop
 8002432:	bf00      	nop
  }
}
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	08002455 	.word	0x08002455

08002440 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002460:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f7ff ffe6 	bl	8002440 <HAL_SPI_ErrorCallback>
}
 8002474:	bf00      	nop
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e03f      	b.n	800250e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d106      	bne.n	80024a8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f001 ff5c 	bl	8004360 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2224      	movs	r2, #36	; 0x24
 80024ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	68d2      	ldr	r2, [r2, #12]
 80024ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024be:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 fd03 	bl	8002ecc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	6912      	ldr	r2, [r2, #16]
 80024d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	6952      	ldr	r2, [r2, #20]
 80024e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024e4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	6812      	ldr	r2, [r2, #0]
 80024ee:	68d2      	ldr	r2, [r2, #12]
 80024f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024f4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2220      	movs	r2, #32
 8002500:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b088      	sub	sp, #32
 800251a:	af02      	add	r7, sp, #8
 800251c:	60f8      	str	r0, [r7, #12]
 800251e:	60b9      	str	r1, [r7, #8]
 8002520:	603b      	str	r3, [r7, #0]
 8002522:	4613      	mov	r3, r2
 8002524:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b20      	cmp	r3, #32
 8002534:	f040 8082 	bne.w	800263c <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <HAL_UART_Transmit+0x2e>
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e07a      	b.n	800263e <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800254e:	2b01      	cmp	r3, #1
 8002550:	d101      	bne.n	8002556 <HAL_UART_Transmit+0x40>
 8002552:	2302      	movs	r3, #2
 8002554:	e073      	b.n	800263e <HAL_UART_Transmit+0x128>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2221      	movs	r2, #33	; 0x21
 8002568:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800256c:	f7fe fb8a 	bl	8000c84 <HAL_GetTick>
 8002570:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	88fa      	ldrh	r2, [r7, #6]
 8002576:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	88fa      	ldrh	r2, [r7, #6]
 800257c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800257e:	e041      	b.n	8002604 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002584:	b29b      	uxth	r3, r3
 8002586:	3b01      	subs	r3, #1
 8002588:	b29a      	uxth	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002596:	d121      	bne.n	80025dc <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	2200      	movs	r2, #0
 80025a0:	2180      	movs	r1, #128	; 0x80
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 fb19 	bl	8002bda <UART_WaitOnFlagUntilTimeout>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e045      	b.n	800263e <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	8812      	ldrh	r2, [r2, #0]
 80025be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025c2:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d103      	bne.n	80025d4 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	3302      	adds	r3, #2
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	e017      	b.n	8002604 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	3301      	adds	r3, #1
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	e013      	b.n	8002604 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	2200      	movs	r2, #0
 80025e4:	2180      	movs	r1, #128	; 0x80
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 faf7 	bl	8002bda <UART_WaitOnFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e023      	b.n	800263e <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	1c59      	adds	r1, r3, #1
 80025fe:	60b9      	str	r1, [r7, #8]
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002608:	b29b      	uxth	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1b8      	bne.n	8002580 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	2200      	movs	r2, #0
 8002616:	2140      	movs	r1, #64	; 0x40
 8002618:	68f8      	ldr	r0, [r7, #12]
 800261a:	f000 fade 	bl	8002bda <UART_WaitOnFlagUntilTimeout>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e00a      	b.n	800263e <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2220      	movs	r2, #32
 800262c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	e000      	b.n	800263e <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800263c:	2302      	movs	r3, #2
  }
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	4613      	mov	r3, r2
 8002654:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b20      	cmp	r3, #32
 8002660:	d153      	bne.n	800270a <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <HAL_UART_Transmit_DMA+0x26>
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e04c      	b.n	800270c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_UART_Transmit_DMA+0x38>
 800267c:	2302      	movs	r3, #2
 800267e:	e045      	b.n	800270c <HAL_UART_Transmit_DMA+0xc4>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	88fa      	ldrh	r2, [r7, #6]
 8002692:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	88fa      	ldrh	r2, [r7, #6]
 8002698:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2221      	movs	r2, #33	; 0x21
 80026a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ac:	4a19      	ldr	r2, [pc, #100]	; (8002714 <HAL_UART_Transmit_DMA+0xcc>)
 80026ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	4a18      	ldr	r2, [pc, #96]	; (8002718 <HAL_UART_Transmit_DMA+0xd0>)
 80026b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026bc:	4a17      	ldr	r2, [pc, #92]	; (800271c <HAL_UART_Transmit_DMA+0xd4>)
 80026be:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c4:	2200      	movs	r2, #0
 80026c6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 80026c8:	f107 0308 	add.w	r3, r7, #8
 80026cc:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	6819      	ldr	r1, [r3, #0]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	3304      	adds	r3, #4
 80026dc:	461a      	mov	r2, r3
 80026de:	88fb      	ldrh	r3, [r7, #6]
 80026e0:	f7fe fcba 	bl	8001058 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026ec:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	6812      	ldr	r2, [r2, #0]
 80026fe:	6952      	ldr	r2, [r2, #20]
 8002700:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002704:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 8002706:	2300      	movs	r3, #0
 8002708:	e000      	b.n	800270c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800270a:	2302      	movs	r3, #2
  }
}
 800270c:	4618      	mov	r0, r3
 800270e:	3718      	adds	r7, #24
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	08002a55 	.word	0x08002a55
 8002718:	08002aa7 	.word	0x08002aa7
 800271c:	08002b47 	.word	0x08002b47

08002720 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	4613      	mov	r3, r2
 800272c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b20      	cmp	r3, #32
 8002738:	d166      	bne.n	8002808 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d002      	beq.n	8002746 <HAL_UART_Receive_DMA+0x26>
 8002740:	88fb      	ldrh	r3, [r7, #6]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e05f      	b.n	800280a <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_UART_Receive_DMA+0x38>
 8002754:	2302      	movs	r3, #2
 8002756:	e058      	b.n	800280a <HAL_UART_Receive_DMA+0xea>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	88fa      	ldrh	r2, [r7, #6]
 800276a:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2222      	movs	r2, #34	; 0x22
 8002776:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800277e:	4a25      	ldr	r2, [pc, #148]	; (8002814 <HAL_UART_Receive_DMA+0xf4>)
 8002780:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002786:	4a24      	ldr	r2, [pc, #144]	; (8002818 <HAL_UART_Receive_DMA+0xf8>)
 8002788:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278e:	4a23      	ldr	r2, [pc, #140]	; (800281c <HAL_UART_Receive_DMA+0xfc>)
 8002790:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002796:	2200      	movs	r2, #0
 8002798:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 800279a:	f107 0308 	add.w	r3, r7, #8
 800279e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	3304      	adds	r3, #4
 80027aa:	4619      	mov	r1, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	88fb      	ldrh	r3, [r7, #6]
 80027b2:	f7fe fc51 	bl	8001058 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80027b6:	2300      	movs	r3, #0
 80027b8:	613b      	str	r3, [r7, #16]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	613b      	str	r3, [r7, #16]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	613b      	str	r3, [r7, #16]
 80027ca:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	6812      	ldr	r2, [r2, #0]
 80027dc:	68d2      	ldr	r2, [r2, #12]
 80027de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027e2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	6952      	ldr	r2, [r2, #20]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	6812      	ldr	r2, [r2, #0]
 80027fc:	6952      	ldr	r2, [r2, #20]
 80027fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002802:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	e000      	b.n	800280a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 8002808:	2302      	movs	r3, #2
  }
}
 800280a:	4618      	mov	r0, r3
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	08002ac3 	.word	0x08002ac3
 8002818:	08002b2b 	.word	0x08002b2b
 800281c:	08002b47 	.word	0x08002b47

08002820 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b088      	sub	sp, #32
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8002840:	2300      	movs	r3, #0
 8002842:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8002844:	2300      	movs	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10d      	bne.n	8002872 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	f003 0320 	and.w	r3, r3, #32
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <HAL_UART_IRQHandler+0x52>
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	f003 0320 	and.w	r3, r3, #32
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 fab4 	bl	8002dd8 <UART_Receive_IT>
      return;
 8002870:	e0cc      	b.n	8002a0c <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 80ab 	beq.w	80029d0 <HAL_UART_IRQHandler+0x1b0>
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <HAL_UART_IRQHandler+0x70>
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800288a:	2b00      	cmp	r3, #0
 800288c:	f000 80a0 	beq.w	80029d0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00a      	beq.n	80028b0 <HAL_UART_IRQHandler+0x90>
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d005      	beq.n	80028b0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028a8:	f043 0201 	orr.w	r2, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00a      	beq.n	80028d0 <HAL_UART_IRQHandler+0xb0>
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d005      	beq.n	80028d0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c8:	f043 0202 	orr.w	r2, r3, #2
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <HAL_UART_IRQHandler+0xd0>
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028e8:	f043 0204 	orr.w	r2, r3, #4
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f003 0308 	and.w	r3, r3, #8
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00a      	beq.n	8002910 <HAL_UART_IRQHandler+0xf0>
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b00      	cmp	r3, #0
 8002902:	d005      	beq.n	8002910 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002908:	f043 0208 	orr.w	r2, r3, #8
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002914:	2b00      	cmp	r3, #0
 8002916:	d078      	beq.n	8002a0a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	f003 0320 	and.w	r3, r3, #32
 800291e:	2b00      	cmp	r3, #0
 8002920:	d007      	beq.n	8002932 <HAL_UART_IRQHandler+0x112>
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	f003 0320 	and.w	r3, r3, #32
 8002928:	2b00      	cmp	r3, #0
 800292a:	d002      	beq.n	8002932 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 fa53 	bl	8002dd8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	695b      	ldr	r3, [r3, #20]
 8002938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800293c:	2b00      	cmp	r3, #0
 800293e:	bf14      	ite	ne
 8002940:	2301      	movne	r3, #1
 8002942:	2300      	moveq	r3, #0
 8002944:	b2db      	uxtb	r3, r3
 8002946:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	2b00      	cmp	r3, #0
 8002952:	d102      	bne.n	800295a <HAL_UART_IRQHandler+0x13a>
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d031      	beq.n	80029be <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f99d 	bl	8002c9a <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800296a:	2b00      	cmp	r3, #0
 800296c:	d023      	beq.n	80029b6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6812      	ldr	r2, [r2, #0]
 8002976:	6952      	ldr	r2, [r2, #20]
 8002978:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800297c:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002982:	2b00      	cmp	r3, #0
 8002984:	d013      	beq.n	80029ae <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800298a:	4a22      	ldr	r2, [pc, #136]	; (8002a14 <HAL_UART_IRQHandler+0x1f4>)
 800298c:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe fbc0 	bl	8001118 <HAL_DMA_Abort_IT>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d016      	beq.n	80029cc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029a8:	4610      	mov	r0, r2
 80029aa:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029ac:	e00e      	b.n	80029cc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f846 	bl	8002a40 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029b4:	e00a      	b.n	80029cc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f842 	bl	8002a40 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029bc:	e006      	b.n	80029cc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f83e 	bl	8002a40 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80029ca:	e01e      	b.n	8002a0a <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029cc:	bf00      	nop
    return;
 80029ce:	e01c      	b.n	8002a0a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d008      	beq.n	80029ec <HAL_UART_IRQHandler+0x1cc>
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 f98a 	bl	8002cfe <UART_Transmit_IT>
    return;
 80029ea:	e00f      	b.n	8002a0c <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00a      	beq.n	8002a0c <HAL_UART_IRQHandler+0x1ec>
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f000 f9d1 	bl	8002da8 <UART_EndTransmit_IT>
    return;
 8002a06:	bf00      	nop
 8002a08:	e000      	b.n	8002a0c <HAL_UART_IRQHandler+0x1ec>
    return;
 8002a0a:	bf00      	nop
  }
}
 8002a0c:	3720      	adds	r7, #32
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	08002cd7 	.word	0x08002cd7

08002a18 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a60:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d113      	bne.n	8002a98 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	6812      	ldr	r2, [r2, #0]
 8002a7e:	6952      	ldr	r2, [r2, #20]
 8002a80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a84:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	6812      	ldr	r2, [r2, #0]
 8002a8e:	68d2      	ldr	r2, [r2, #12]
 8002a90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a94:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8002a96:	e002      	b.n	8002a9e <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f001 f9ad 	bl	8003df8 <HAL_UART_TxCpltCallback>
}
 8002a9e:	bf00      	nop
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b084      	sub	sp, #16
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab2:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f7ff ffaf 	bl	8002a18 <HAL_UART_TxHalfCpltCallback>
}
 8002aba:	bf00      	nop
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ace:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d11e      	bne.n	8002b1c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	6812      	ldr	r2, [r2, #0]
 8002aec:	68d2      	ldr	r2, [r2, #12]
 8002aee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002af2:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	6952      	ldr	r2, [r2, #20]
 8002afe:	f022 0201 	bic.w	r2, r2, #1
 8002b02:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	6952      	ldr	r2, [r2, #20]
 8002b0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b12:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2220      	movs	r2, #32
 8002b18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f001 f9a3 	bl	8003e68 <HAL_UART_RxCpltCallback>
}
 8002b22:	bf00      	nop
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b36:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f7ff ff77 	bl	8002a2c <HAL_UART_RxHalfCpltCallback>
}
 8002b3e:	bf00      	nop
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b084      	sub	sp, #16
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b56:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bf14      	ite	ne
 8002b66:	2301      	movne	r3, #1
 8002b68:	2300      	moveq	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b21      	cmp	r3, #33	; 0x21
 8002b78:	d108      	bne.n	8002b8c <UART_DMAError+0x46>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2200      	movs	r2, #0
 8002b84:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002b86:	68b8      	ldr	r0, [r7, #8]
 8002b88:	f000 f871 	bl	8002c6e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	bf14      	ite	ne
 8002b9a:	2301      	movne	r3, #1
 8002b9c:	2300      	moveq	r3, #0
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b22      	cmp	r3, #34	; 0x22
 8002bac:	d108      	bne.n	8002bc0 <UART_DMAError+0x7a>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002bba:	68b8      	ldr	r0, [r7, #8]
 8002bbc:	f000 f86d 	bl	8002c9a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc4:	f043 0210 	orr.w	r2, r3, #16
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002bcc:	68b8      	ldr	r0, [r7, #8]
 8002bce:	f7ff ff37 	bl	8002a40 <HAL_UART_ErrorCallback>
}
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b084      	sub	sp, #16
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	60f8      	str	r0, [r7, #12]
 8002be2:	60b9      	str	r1, [r7, #8]
 8002be4:	603b      	str	r3, [r7, #0]
 8002be6:	4613      	mov	r3, r2
 8002be8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002bea:	e02c      	b.n	8002c46 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf2:	d028      	beq.n	8002c46 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d007      	beq.n	8002c0a <UART_WaitOnFlagUntilTimeout+0x30>
 8002bfa:	f7fe f843 	bl	8000c84 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	1ad2      	subs	r2, r2, r3
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d91d      	bls.n	8002c46 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	68d2      	ldr	r2, [r2, #12]
 8002c14:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c18:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	6812      	ldr	r2, [r2, #0]
 8002c22:	6952      	ldr	r2, [r2, #20]
 8002c24:	f022 0201 	bic.w	r2, r2, #1
 8002c28:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e00f      	b.n	8002c66 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	401a      	ands	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	bf0c      	ite	eq
 8002c56:	2301      	moveq	r3, #1
 8002c58:	2300      	movne	r3, #0
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	79fb      	ldrb	r3, [r7, #7]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d0c3      	beq.n	8002bec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6812      	ldr	r2, [r2, #0]
 8002c7e:	68d2      	ldr	r2, [r2, #12]
 8002c80:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002c84:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2220      	movs	r2, #32
 8002c8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	68d2      	ldr	r2, [r2, #12]
 8002cac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002cb0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	6952      	ldr	r2, [r2, #20]
 8002cbc:	f022 0201 	bic.w	r2, r2, #1
 8002cc0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr

08002cd6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b084      	sub	sp, #16
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f7ff fea5 	bl	8002a40 <HAL_UART_ErrorCallback>
}
 8002cf6:	bf00      	nop
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b085      	sub	sp, #20
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b21      	cmp	r3, #33	; 0x21
 8002d10:	d143      	bne.n	8002d9a <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d1a:	d119      	bne.n	8002d50 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	8812      	ldrh	r2, [r2, #0]
 8002d2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d2e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d105      	bne.n	8002d44 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	1c9a      	adds	r2, r3, #2
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	621a      	str	r2, [r3, #32]
 8002d42:	e00e      	b.n	8002d62 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	621a      	str	r2, [r3, #32]
 8002d4e:	e008      	b.n	8002d62 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	1c58      	adds	r0, r3, #1
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	6208      	str	r0, [r1, #32]
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	4619      	mov	r1, r3
 8002d70:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10f      	bne.n	8002d96 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6812      	ldr	r2, [r2, #0]
 8002d7e:	68d2      	ldr	r2, [r2, #12]
 8002d80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d84:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	6812      	ldr	r2, [r2, #0]
 8002d8e:	68d2      	ldr	r2, [r2, #12]
 8002d90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d94:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d96:	2300      	movs	r3, #0
 8002d98:	e000      	b.n	8002d9c <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002d9a:	2302      	movs	r3, #2
  }
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6812      	ldr	r2, [r2, #0]
 8002db8:	68d2      	ldr	r2, [r2, #12]
 8002dba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dbe:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f001 f815 	bl	8003df8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	2b22      	cmp	r3, #34	; 0x22
 8002dea:	d169      	bne.n	8002ec0 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002df4:	d123      	bne.n	8002e3e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfa:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10e      	bne.n	8002e22 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e10:	b29a      	uxth	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1a:	1c9a      	adds	r2, r3, #2
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	629a      	str	r2, [r3, #40]	; 0x28
 8002e20:	e029      	b.n	8002e76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	1c5a      	adds	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	629a      	str	r2, [r3, #40]	; 0x28
 8002e3c:	e01b      	b.n	8002e76 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10a      	bne.n	8002e5c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e4a:	1c59      	adds	r1, r3, #1
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6291      	str	r1, [r2, #40]	; 0x28
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6812      	ldr	r2, [r2, #0]
 8002e54:	6852      	ldr	r2, [r2, #4]
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	701a      	strb	r2, [r3, #0]
 8002e5a:	e00c      	b.n	8002e76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e60:	1c59      	adds	r1, r3, #1
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6291      	str	r1, [r2, #40]	; 0x28
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6812      	ldr	r2, [r2, #0]
 8002e6a:	6852      	ldr	r2, [r2, #4]
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e72:	b2d2      	uxtb	r2, r2
 8002e74:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	4619      	mov	r1, r3
 8002e84:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d118      	bne.n	8002ebc <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	68d2      	ldr	r2, [r2, #12]
 8002e94:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	6952      	ldr	r2, [r2, #20]
 8002ea4:	f022 0201 	bic.w	r2, r2, #1
 8002ea8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2220      	movs	r2, #32
 8002eae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 ffd8 	bl	8003e68 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	e002      	b.n	8002ec2 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e000      	b.n	8002ec2 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8002ec0:	2302      	movs	r3, #2
  }
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002f08:	f023 030c 	bic.w	r3, r3, #12
 8002f0c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	695b      	ldr	r3, [r3, #20]
 8002f38:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f40:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f5c:	f040 80e4 	bne.w	8003128 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4aab      	ldr	r2, [pc, #684]	; (8003214 <UART_SetConfig+0x348>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d004      	beq.n	8002f74 <UART_SetConfig+0xa8>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4aaa      	ldr	r2, [pc, #680]	; (8003218 <UART_SetConfig+0x34c>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d16c      	bne.n	800304e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681c      	ldr	r4, [r3, #0]
 8002f78:	f7ff f93c 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	4613      	mov	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4413      	add	r3, r2
 8002f84:	009a      	lsls	r2, r3, #2
 8002f86:	441a      	add	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f92:	4aa2      	ldr	r2, [pc, #648]	; (800321c <UART_SetConfig+0x350>)
 8002f94:	fba2 2303 	umull	r2, r3, r2, r3
 8002f98:	095b      	lsrs	r3, r3, #5
 8002f9a:	011d      	lsls	r5, r3, #4
 8002f9c:	f7ff f92a 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	009a      	lsls	r2, r3, #2
 8002faa:	441a      	add	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	fbb2 f6f3 	udiv	r6, r2, r3
 8002fb6:	f7ff f91d 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009a      	lsls	r2, r3, #2
 8002fc4:	441a      	add	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd0:	4a92      	ldr	r2, [pc, #584]	; (800321c <UART_SetConfig+0x350>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	095b      	lsrs	r3, r3, #5
 8002fd8:	2264      	movs	r2, #100	; 0x64
 8002fda:	fb02 f303 	mul.w	r3, r2, r3
 8002fde:	1af3      	subs	r3, r6, r3
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	3332      	adds	r3, #50	; 0x32
 8002fe4:	4a8d      	ldr	r2, [pc, #564]	; (800321c <UART_SetConfig+0x350>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ff2:	441d      	add	r5, r3
 8002ff4:	f7ff f8fe 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	009a      	lsls	r2, r3, #2
 8003002:	441a      	add	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	fbb2 f6f3 	udiv	r6, r2, r3
 800300e:	f7ff f8f1 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8003012:	4602      	mov	r2, r0
 8003014:	4613      	mov	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	009a      	lsls	r2, r3, #2
 800301c:	441a      	add	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	fbb2 f3f3 	udiv	r3, r2, r3
 8003028:	4a7c      	ldr	r2, [pc, #496]	; (800321c <UART_SetConfig+0x350>)
 800302a:	fba2 2303 	umull	r2, r3, r2, r3
 800302e:	095b      	lsrs	r3, r3, #5
 8003030:	2264      	movs	r2, #100	; 0x64
 8003032:	fb02 f303 	mul.w	r3, r2, r3
 8003036:	1af3      	subs	r3, r6, r3
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	3332      	adds	r3, #50	; 0x32
 800303c:	4a77      	ldr	r2, [pc, #476]	; (800321c <UART_SetConfig+0x350>)
 800303e:	fba2 2303 	umull	r2, r3, r2, r3
 8003042:	095b      	lsrs	r3, r3, #5
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	442b      	add	r3, r5
 800304a:	60a3      	str	r3, [r4, #8]
 800304c:	e154      	b.n	80032f8 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681c      	ldr	r4, [r3, #0]
 8003052:	f7ff f8ad 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8003056:	4602      	mov	r2, r0
 8003058:	4613      	mov	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4413      	add	r3, r2
 800305e:	009a      	lsls	r2, r3, #2
 8003060:	441a      	add	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	fbb2 f3f3 	udiv	r3, r2, r3
 800306c:	4a6b      	ldr	r2, [pc, #428]	; (800321c <UART_SetConfig+0x350>)
 800306e:	fba2 2303 	umull	r2, r3, r2, r3
 8003072:	095b      	lsrs	r3, r3, #5
 8003074:	011d      	lsls	r5, r3, #4
 8003076:	f7ff f89b 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 800307a:	4602      	mov	r2, r0
 800307c:	4613      	mov	r3, r2
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	4413      	add	r3, r2
 8003082:	009a      	lsls	r2, r3, #2
 8003084:	441a      	add	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	005b      	lsls	r3, r3, #1
 800308c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003090:	f7ff f88e 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8003094:	4602      	mov	r2, r0
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	009a      	lsls	r2, r3, #2
 800309e:	441a      	add	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030aa:	4a5c      	ldr	r2, [pc, #368]	; (800321c <UART_SetConfig+0x350>)
 80030ac:	fba2 2303 	umull	r2, r3, r2, r3
 80030b0:	095b      	lsrs	r3, r3, #5
 80030b2:	2264      	movs	r2, #100	; 0x64
 80030b4:	fb02 f303 	mul.w	r3, r2, r3
 80030b8:	1af3      	subs	r3, r6, r3
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	3332      	adds	r3, #50	; 0x32
 80030be:	4a57      	ldr	r2, [pc, #348]	; (800321c <UART_SetConfig+0x350>)
 80030c0:	fba2 2303 	umull	r2, r3, r2, r3
 80030c4:	095b      	lsrs	r3, r3, #5
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80030cc:	441d      	add	r5, r3
 80030ce:	f7ff f86f 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 80030d2:	4602      	mov	r2, r0
 80030d4:	4613      	mov	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	4413      	add	r3, r2
 80030da:	009a      	lsls	r2, r3, #2
 80030dc:	441a      	add	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80030e8:	f7ff f862 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 80030ec:	4602      	mov	r2, r0
 80030ee:	4613      	mov	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4413      	add	r3, r2
 80030f4:	009a      	lsls	r2, r3, #2
 80030f6:	441a      	add	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003102:	4a46      	ldr	r2, [pc, #280]	; (800321c <UART_SetConfig+0x350>)
 8003104:	fba2 2303 	umull	r2, r3, r2, r3
 8003108:	095b      	lsrs	r3, r3, #5
 800310a:	2264      	movs	r2, #100	; 0x64
 800310c:	fb02 f303 	mul.w	r3, r2, r3
 8003110:	1af3      	subs	r3, r6, r3
 8003112:	00db      	lsls	r3, r3, #3
 8003114:	3332      	adds	r3, #50	; 0x32
 8003116:	4a41      	ldr	r2, [pc, #260]	; (800321c <UART_SetConfig+0x350>)
 8003118:	fba2 2303 	umull	r2, r3, r2, r3
 800311c:	095b      	lsrs	r3, r3, #5
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	442b      	add	r3, r5
 8003124:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003126:	e0e7      	b.n	80032f8 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a39      	ldr	r2, [pc, #228]	; (8003214 <UART_SetConfig+0x348>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d004      	beq.n	800313c <UART_SetConfig+0x270>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a38      	ldr	r2, [pc, #224]	; (8003218 <UART_SetConfig+0x34c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d171      	bne.n	8003220 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681c      	ldr	r4, [r3, #0]
 8003140:	f7ff f858 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8003144:	4602      	mov	r2, r0
 8003146:	4613      	mov	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	009a      	lsls	r2, r3, #2
 800314e:	441a      	add	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	fbb2 f3f3 	udiv	r3, r2, r3
 800315a:	4a30      	ldr	r2, [pc, #192]	; (800321c <UART_SetConfig+0x350>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	095b      	lsrs	r3, r3, #5
 8003162:	011d      	lsls	r5, r3, #4
 8003164:	f7ff f846 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8003168:	4602      	mov	r2, r0
 800316a:	4613      	mov	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	009a      	lsls	r2, r3, #2
 8003172:	441a      	add	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	fbb2 f6f3 	udiv	r6, r2, r3
 800317e:	f7ff f839 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 8003182:	4602      	mov	r2, r0
 8003184:	4613      	mov	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	009a      	lsls	r2, r3, #2
 800318c:	441a      	add	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	4a20      	ldr	r2, [pc, #128]	; (800321c <UART_SetConfig+0x350>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	095b      	lsrs	r3, r3, #5
 80031a0:	2264      	movs	r2, #100	; 0x64
 80031a2:	fb02 f303 	mul.w	r3, r2, r3
 80031a6:	1af3      	subs	r3, r6, r3
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	3332      	adds	r3, #50	; 0x32
 80031ac:	4a1b      	ldr	r2, [pc, #108]	; (800321c <UART_SetConfig+0x350>)
 80031ae:	fba2 2303 	umull	r2, r3, r2, r3
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031b8:	441d      	add	r5, r3
 80031ba:	f7ff f81b 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 80031be:	4602      	mov	r2, r0
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	009a      	lsls	r2, r3, #2
 80031c8:	441a      	add	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80031d4:	f7ff f80e 	bl	80021f4 <HAL_RCC_GetPCLK2Freq>
 80031d8:	4602      	mov	r2, r0
 80031da:	4613      	mov	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	4413      	add	r3, r2
 80031e0:	009a      	lsls	r2, r3, #2
 80031e2:	441a      	add	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	4a0b      	ldr	r2, [pc, #44]	; (800321c <UART_SetConfig+0x350>)
 80031f0:	fba2 2303 	umull	r2, r3, r2, r3
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	2264      	movs	r2, #100	; 0x64
 80031f8:	fb02 f303 	mul.w	r3, r2, r3
 80031fc:	1af3      	subs	r3, r6, r3
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	3332      	adds	r3, #50	; 0x32
 8003202:	4a06      	ldr	r2, [pc, #24]	; (800321c <UART_SetConfig+0x350>)
 8003204:	fba2 2303 	umull	r2, r3, r2, r3
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	442b      	add	r3, r5
 8003210:	60a3      	str	r3, [r4, #8]
 8003212:	e071      	b.n	80032f8 <UART_SetConfig+0x42c>
 8003214:	40011000 	.word	0x40011000
 8003218:	40011400 	.word	0x40011400
 800321c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681c      	ldr	r4, [r3, #0]
 8003224:	f7fe ffc4 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8003228:	4602      	mov	r2, r0
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	009a      	lsls	r2, r3, #2
 8003232:	441a      	add	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	fbb2 f3f3 	udiv	r3, r2, r3
 800323e:	4a30      	ldr	r2, [pc, #192]	; (8003300 <UART_SetConfig+0x434>)
 8003240:	fba2 2303 	umull	r2, r3, r2, r3
 8003244:	095b      	lsrs	r3, r3, #5
 8003246:	011d      	lsls	r5, r3, #4
 8003248:	f7fe ffb2 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 800324c:	4602      	mov	r2, r0
 800324e:	4613      	mov	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	4413      	add	r3, r2
 8003254:	009a      	lsls	r2, r3, #2
 8003256:	441a      	add	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003262:	f7fe ffa5 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8003266:	4602      	mov	r2, r0
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	009a      	lsls	r2, r3, #2
 8003270:	441a      	add	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	fbb2 f3f3 	udiv	r3, r2, r3
 800327c:	4a20      	ldr	r2, [pc, #128]	; (8003300 <UART_SetConfig+0x434>)
 800327e:	fba2 2303 	umull	r2, r3, r2, r3
 8003282:	095b      	lsrs	r3, r3, #5
 8003284:	2264      	movs	r2, #100	; 0x64
 8003286:	fb02 f303 	mul.w	r3, r2, r3
 800328a:	1af3      	subs	r3, r6, r3
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	3332      	adds	r3, #50	; 0x32
 8003290:	4a1b      	ldr	r2, [pc, #108]	; (8003300 <UART_SetConfig+0x434>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800329c:	441d      	add	r5, r3
 800329e:	f7fe ff87 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 80032a2:	4602      	mov	r2, r0
 80032a4:	4613      	mov	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4413      	add	r3, r2
 80032aa:	009a      	lsls	r2, r3, #2
 80032ac:	441a      	add	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80032b8:	f7fe ff7a 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 80032bc:	4602      	mov	r2, r0
 80032be:	4613      	mov	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	009a      	lsls	r2, r3, #2
 80032c6:	441a      	add	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d2:	4a0b      	ldr	r2, [pc, #44]	; (8003300 <UART_SetConfig+0x434>)
 80032d4:	fba2 2303 	umull	r2, r3, r2, r3
 80032d8:	095b      	lsrs	r3, r3, #5
 80032da:	2264      	movs	r2, #100	; 0x64
 80032dc:	fb02 f303 	mul.w	r3, r2, r3
 80032e0:	1af3      	subs	r3, r6, r3
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	3332      	adds	r3, #50	; 0x32
 80032e6:	4a06      	ldr	r2, [pc, #24]	; (8003300 <UART_SetConfig+0x434>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	095b      	lsrs	r3, r3, #5
 80032ee:	f003 030f 	and.w	r3, r3, #15
 80032f2:	442b      	add	r3, r5
 80032f4:	60a3      	str	r3, [r4, #8]
}
 80032f6:	e7ff      	b.n	80032f8 <UART_SetConfig+0x42c>
 80032f8:	bf00      	nop
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003300:	51eb851f 	.word	0x51eb851f

08003304 <send_ATCommand>:
 * @brief  Send an AT command string
 * @param  String command
 * @param  Timeout in ms
 * @retval None
 */
void send_ATCommand(char *cmd, uint32_t esp_timeout) {
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
	uint16_t cmd_len = strlen(cmd);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fc ff6c 	bl	80001ec <strlen>
 8003314:	4603      	mov	r3, r0
 8003316:	81fb      	strh	r3, [r7, #14]

	if (HAL_UART_Transmit(&huart1, (uint8_t *) cmd, cmd_len, esp_timeout) != HAL_OK) {
 8003318:	89fa      	ldrh	r2, [r7, #14]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	4803      	ldr	r0, [pc, #12]	; (800332c <send_ATCommand+0x28>)
 8003320:	f7ff f8f9 	bl	8002516 <HAL_UART_Transmit>
//		imprimir("Error");
	}
}
 8003324:	bf00      	nop
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	2001360c 	.word	0x2001360c

08003330 <inicializar_gps>:

__IO ITStatus UartReady = RESET;
__IO ITStatus Uart1Ready = RESET;

void inicializar_gps(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive_DMA(&huart6, (uint8_t *) parsing, 80) != HAL_OK) {
 8003334:	2250      	movs	r2, #80	; 0x50
 8003336:	4930      	ldr	r1, [pc, #192]	; (80033f8 <inicializar_gps+0xc8>)
 8003338:	4830      	ldr	r0, [pc, #192]	; (80033fc <inicializar_gps+0xcc>)
 800333a:	f7ff f9f1 	bl	8002720 <HAL_UART_Receive_DMA>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <inicializar_gps+0x18>
		Error_Handler();
 8003344:	f000 ffd0 	bl	80042e8 <Error_Handler>
	}
	while (UartReady != SET) {}
 8003348:	bf00      	nop
 800334a:	4b2d      	ldr	r3, [pc, #180]	; (8003400 <inicializar_gps+0xd0>)
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b01      	cmp	r3, #1
 8003352:	d1fa      	bne.n	800334a <inicializar_gps+0x1a>
	UartReady = RESET;
 8003354:	4b2a      	ldr	r3, [pc, #168]	; (8003400 <inicializar_gps+0xd0>)
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *) deinit_GSV, sizeof(deinit_GSV)) != HAL_OK) {
 800335a:	221a      	movs	r2, #26
 800335c:	4929      	ldr	r1, [pc, #164]	; (8003404 <inicializar_gps+0xd4>)
 800335e:	4827      	ldr	r0, [pc, #156]	; (80033fc <inicializar_gps+0xcc>)
 8003360:	f7ff f972 	bl	8002648 <HAL_UART_Transmit_DMA>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <inicializar_gps+0x3e>
		Error_Handler();
 800336a:	f000 ffbd 	bl	80042e8 <Error_Handler>
	}
	while (UartReady != SET) {}
 800336e:	bf00      	nop
 8003370:	4b23      	ldr	r3, [pc, #140]	; (8003400 <inicializar_gps+0xd0>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d1fa      	bne.n	8003370 <inicializar_gps+0x40>
	UartReady = RESET;
 800337a:	4b21      	ldr	r3, [pc, #132]	; (8003400 <inicializar_gps+0xd0>)
 800337c:	2200      	movs	r2, #0
 800337e:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *) deinit_GSA, sizeof(deinit_GSA)) != HAL_OK) {
 8003380:	221a      	movs	r2, #26
 8003382:	4921      	ldr	r1, [pc, #132]	; (8003408 <inicializar_gps+0xd8>)
 8003384:	481d      	ldr	r0, [pc, #116]	; (80033fc <inicializar_gps+0xcc>)
 8003386:	f7ff f95f 	bl	8002648 <HAL_UART_Transmit_DMA>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <inicializar_gps+0x64>
		Error_Handler();
 8003390:	f000 ffaa 	bl	80042e8 <Error_Handler>
	}
	while (UartReady != SET) {}
 8003394:	bf00      	nop
 8003396:	4b1a      	ldr	r3, [pc, #104]	; (8003400 <inicializar_gps+0xd0>)
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b01      	cmp	r3, #1
 800339e:	d1fa      	bne.n	8003396 <inicializar_gps+0x66>
	UartReady = RESET;
 80033a0:	4b17      	ldr	r3, [pc, #92]	; (8003400 <inicializar_gps+0xd0>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *) deinit_GGA, sizeof(deinit_GGA)) != HAL_OK) {
 80033a6:	221a      	movs	r2, #26
 80033a8:	4918      	ldr	r1, [pc, #96]	; (800340c <inicializar_gps+0xdc>)
 80033aa:	4814      	ldr	r0, [pc, #80]	; (80033fc <inicializar_gps+0xcc>)
 80033ac:	f7ff f94c 	bl	8002648 <HAL_UART_Transmit_DMA>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <inicializar_gps+0x8a>
		Error_Handler();
 80033b6:	f000 ff97 	bl	80042e8 <Error_Handler>
	}
	while (UartReady != SET) {}
 80033ba:	bf00      	nop
 80033bc:	4b10      	ldr	r3, [pc, #64]	; (8003400 <inicializar_gps+0xd0>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d1fa      	bne.n	80033bc <inicializar_gps+0x8c>
	UartReady = RESET;
 80033c6:	4b0e      	ldr	r3, [pc, #56]	; (8003400 <inicializar_gps+0xd0>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *) init_RMC, sizeof(init_RMC)) != HAL_OK) {
 80033cc:	221a      	movs	r2, #26
 80033ce:	4910      	ldr	r1, [pc, #64]	; (8003410 <inicializar_gps+0xe0>)
 80033d0:	480a      	ldr	r0, [pc, #40]	; (80033fc <inicializar_gps+0xcc>)
 80033d2:	f7ff f939 	bl	8002648 <HAL_UART_Transmit_DMA>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <inicializar_gps+0xb0>
		Error_Handler();
 80033dc:	f000 ff84 	bl	80042e8 <Error_Handler>
	}
	while (UartReady != SET) {}
 80033e0:	bf00      	nop
 80033e2:	4b07      	ldr	r3, [pc, #28]	; (8003400 <inicializar_gps+0xd0>)
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d1fa      	bne.n	80033e2 <inicializar_gps+0xb2>
	UartReady = RESET;
 80033ec:	4b04      	ldr	r3, [pc, #16]	; (8003400 <inicializar_gps+0xd0>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	701a      	strb	r2, [r3, #0]
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20013458 	.word	0x20013458
 80033fc:	20013660 	.word	0x20013660
 8003400:	20000278 	.word	0x20000278
 8003404:	2000003c 	.word	0x2000003c
 8003408:	20000020 	.word	0x20000020
 800340c:	20000004 	.word	0x20000004
 8003410:	20000058 	.word	0x20000058

08003414 <guardar_coordenadas>:
  * @brief  Las tramas obtenidas se guardan en un struct
  * @param  None
  * @retval None
  */
void guardar_coordenadas(char buffer[])
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
	strcpy(mibuffer[c].datos, buffer);
 800341c:	4b0e      	ldr	r3, [pc, #56]	; (8003458 <guardar_coordenadas+0x44>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	22c8      	movs	r2, #200	; 0xc8
 8003422:	fb02 f303 	mul.w	r3, r2, r3
 8003426:	4a0d      	ldr	r2, [pc, #52]	; (800345c <guardar_coordenadas+0x48>)
 8003428:	4413      	add	r3, r2
 800342a:	6879      	ldr	r1, [r7, #4]
 800342c:	4618      	mov	r0, r3
 800342e:	f001 fa53 	bl	80048d8 <strcpy>
	c++;
 8003432:	4b09      	ldr	r3, [pc, #36]	; (8003458 <guardar_coordenadas+0x44>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	3301      	adds	r3, #1
 8003438:	4a07      	ldr	r2, [pc, #28]	; (8003458 <guardar_coordenadas+0x44>)
 800343a:	6013      	str	r3, [r2, #0]
	if (c == 199)
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <guardar_coordenadas+0x44>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2bc7      	cmp	r3, #199	; 0xc7
 8003442:	d102      	bne.n	800344a <guardar_coordenadas+0x36>
	{
		c = 0;
 8003444:	4b04      	ldr	r3, [pc, #16]	; (8003458 <guardar_coordenadas+0x44>)
 8003446:	2200      	movs	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
	}
	obtener_coordenadas();
 800344a:	f000 f809 	bl	8003460 <obtener_coordenadas>
}
 800344e:	bf00      	nop
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	2000026c 	.word	0x2000026c
 800345c:	20009778 	.word	0x20009778

08003460 <obtener_coordenadas>:
/**
  * @brief  Se obtienen las coordenadas del gps por la uart
  * @param  None
  * @retval None
  */
void obtener_coordenadas() {
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0

	char* str = NULL;
 8003466:	2300      	movs	r3, #0
 8003468:	60bb      	str	r3, [r7, #8]
	char* car = NULL;
 800346a:	2300      	movs	r3, #0
 800346c:	607b      	str	r3, [r7, #4]
	char* p;
	char* busca = "$GPGGA";
 800346e:	4b92      	ldr	r3, [pc, #584]	; (80036b8 <obtener_coordenadas+0x258>)
 8003470:	603b      	str	r3, [r7, #0]
//	char* busca = "$GNRMC";

	str = strstr(mibuffer[mb].datos,busca);
 8003472:	4b92      	ldr	r3, [pc, #584]	; (80036bc <obtener_coordenadas+0x25c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	22c8      	movs	r2, #200	; 0xc8
 8003478:	fb02 f303 	mul.w	r3, r2, r3
 800347c:	4a90      	ldr	r2, [pc, #576]	; (80036c0 <obtener_coordenadas+0x260>)
 800347e:	4413      	add	r3, r2
 8003480:	6839      	ldr	r1, [r7, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f001 fa42 	bl	800490c <strstr>
 8003488:	60b8      	str	r0, [r7, #8]

	if (str)
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d021      	beq.n	80034d4 <obtener_coordenadas+0x74>
	{
		car = strchr(str,'\n');
 8003490:	210a      	movs	r1, #10
 8003492:	68b8      	ldr	r0, [r7, #8]
 8003494:	f001 fa12 	bl	80048bc <strchr>
 8003498:	6078      	str	r0, [r7, #4]
		if (car){
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <obtener_coordenadas+0x54>
			mb++;
 80034a0:	4b86      	ldr	r3, [pc, #536]	; (80036bc <obtener_coordenadas+0x25c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	3301      	adds	r3, #1
 80034a6:	4a85      	ldr	r2, [pc, #532]	; (80036bc <obtener_coordenadas+0x25c>)
 80034a8:	6013      	str	r3, [r2, #0]
			mb = 0;
		}
		return;
	}

	if (mb == 199){
 80034aa:	4b84      	ldr	r3, [pc, #528]	; (80036bc <obtener_coordenadas+0x25c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2bc7      	cmp	r3, #199	; 0xc7
 80034b0:	d123      	bne.n	80034fa <obtener_coordenadas+0x9a>
 80034b2:	e01f      	b.n	80034f4 <obtener_coordenadas+0x94>
			str = NULL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	60bb      	str	r3, [r7, #8]
			mb++;
 80034b8:	4b80      	ldr	r3, [pc, #512]	; (80036bc <obtener_coordenadas+0x25c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3301      	adds	r3, #1
 80034be:	4a7f      	ldr	r2, [pc, #508]	; (80036bc <obtener_coordenadas+0x25c>)
 80034c0:	6013      	str	r3, [r2, #0]
			if (mb == 199){
 80034c2:	4b7e      	ldr	r3, [pc, #504]	; (80036bc <obtener_coordenadas+0x25c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2bc7      	cmp	r3, #199	; 0xc7
 80034c8:	f040 81a6 	bne.w	8003818 <obtener_coordenadas+0x3b8>
				mb = 0;
 80034cc:	4b7b      	ldr	r3, [pc, #492]	; (80036bc <obtener_coordenadas+0x25c>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	601a      	str	r2, [r3, #0]
			return;
 80034d2:	e1a1      	b.n	8003818 <obtener_coordenadas+0x3b8>
		str = NULL;
 80034d4:	2300      	movs	r3, #0
 80034d6:	60bb      	str	r3, [r7, #8]
		mb++;
 80034d8:	4b78      	ldr	r3, [pc, #480]	; (80036bc <obtener_coordenadas+0x25c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	3301      	adds	r3, #1
 80034de:	4a77      	ldr	r2, [pc, #476]	; (80036bc <obtener_coordenadas+0x25c>)
 80034e0:	6013      	str	r3, [r2, #0]
		if (mb == 199){
 80034e2:	4b76      	ldr	r3, [pc, #472]	; (80036bc <obtener_coordenadas+0x25c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2bc7      	cmp	r3, #199	; 0xc7
 80034e8:	f040 8198 	bne.w	800381c <obtener_coordenadas+0x3bc>
			mb = 0;
 80034ec:	4b73      	ldr	r3, [pc, #460]	; (80036bc <obtener_coordenadas+0x25c>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]
		return;
 80034f2:	e193      	b.n	800381c <obtener_coordenadas+0x3bc>
		mb = 0;
 80034f4:	4b71      	ldr	r3, [pc, #452]	; (80036bc <obtener_coordenadas+0x25c>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]
	}

	for (p = strtok(str + 1, ","); p; p = strtok( NULL, ",")) {
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	3301      	adds	r3, #1
 80034fe:	4971      	ldr	r1, [pc, #452]	; (80036c4 <obtener_coordenadas+0x264>)
 8003500:	4618      	mov	r0, r3
 8003502:	f002 f83d 	bl	8005580 <strtok>
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	e013      	b.n	8003532 <obtener_coordenadas+0xd2>
		nmea[i] = p;
 800350a:	4b6f      	ldr	r3, [pc, #444]	; (80036c8 <obtener_coordenadas+0x268>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	496f      	ldr	r1, [pc, #444]	; (80036cc <obtener_coordenadas+0x26c>)
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		i++;
 8003516:	4b6c      	ldr	r3, [pc, #432]	; (80036c8 <obtener_coordenadas+0x268>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	3301      	adds	r3, #1
 800351c:	4a6a      	ldr	r2, [pc, #424]	; (80036c8 <obtener_coordenadas+0x268>)
 800351e:	6013      	str	r3, [r2, #0]
		if (i == 13){break;}
 8003520:	4b69      	ldr	r3, [pc, #420]	; (80036c8 <obtener_coordenadas+0x268>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b0d      	cmp	r3, #13
 8003526:	d008      	beq.n	800353a <obtener_coordenadas+0xda>
	for (p = strtok(str + 1, ","); p; p = strtok( NULL, ",")) {
 8003528:	4966      	ldr	r1, [pc, #408]	; (80036c4 <obtener_coordenadas+0x264>)
 800352a:	2000      	movs	r0, #0
 800352c:	f002 f828 	bl	8005580 <strtok>
 8003530:	60f8      	str	r0, [r7, #12]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1e8      	bne.n	800350a <obtener_coordenadas+0xaa>
 8003538:	e000      	b.n	800353c <obtener_coordenadas+0xdc>
		if (i == 13){break;}
 800353a:	bf00      	nop
	}
	p = NULL;
 800353c:	2300      	movs	r3, #0
 800353e:	60fb      	str	r3, [r7, #12]
	i = 0;
 8003540:	4b61      	ldr	r3, [pc, #388]	; (80036c8 <obtener_coordenadas+0x268>)
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
	tipo = *&nmea[0];
 8003546:	4b61      	ldr	r3, [pc, #388]	; (80036cc <obtener_coordenadas+0x26c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a61      	ldr	r2, [pc, #388]	; (80036d0 <obtener_coordenadas+0x270>)
 800354c:	6013      	str	r3, [r2, #0]
	// Example     -->     $GNRMC ,  014035.00 	,    A    , 4317.3578 , N , 00159.1794 , W , 0.00 , 100.74 , 060417 ,  ,  , A*67 ,
	// Description -->            |  Time UTC  	|  status | latitude  |N/S| longitude  |W/E|Speed |  Angle |  Date	|  |  |Checksum
	//                              01:40:35 UTC| A=active
	//                                          |  V=Void

	if (strcmp(tipo, "GNRMC") == 0) {
 800354e:	4b60      	ldr	r3, [pc, #384]	; (80036d0 <obtener_coordenadas+0x270>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4960      	ldr	r1, [pc, #384]	; (80036d4 <obtener_coordenadas+0x274>)
 8003554:	4618      	mov	r0, r3
 8003556:	f7fc fe3f 	bl	80001d8 <strcmp>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	f040 80cd 	bne.w	80036fc <obtener_coordenadas+0x29c>
		if ((fechaOK == 0) && (*&nmea[9] != '\0')) {
 8003562:	4b5d      	ldr	r3, [pc, #372]	; (80036d8 <obtener_coordenadas+0x278>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d120      	bne.n	80035ac <obtener_coordenadas+0x14c>
 800356a:	4b58      	ldr	r3, [pc, #352]	; (80036cc <obtener_coordenadas+0x26c>)
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	2b00      	cmp	r3, #0
 8003570:	d01c      	beq.n	80035ac <obtener_coordenadas+0x14c>
			fecha = *&nmea[9];
 8003572:	4b56      	ldr	r3, [pc, #344]	; (80036cc <obtener_coordenadas+0x26c>)
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	4a59      	ldr	r2, [pc, #356]	; (80036dc <obtener_coordenadas+0x27c>)
 8003578:	6013      	str	r3, [r2, #0]
			fecha = formatoFecha(fecha);
 800357a:	4b58      	ldr	r3, [pc, #352]	; (80036dc <obtener_coordenadas+0x27c>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f000 fc0a 	bl	8003d98 <formatoFecha>
 8003584:	4602      	mov	r2, r0
 8003586:	4b55      	ldr	r3, [pc, #340]	; (80036dc <obtener_coordenadas+0x27c>)
 8003588:	601a      	str	r2, [r3, #0]
			strcpy(GPS[numGPS].dia, fecha);
 800358a:	4b55      	ldr	r3, [pc, #340]	; (80036e0 <obtener_coordenadas+0x280>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2226      	movs	r2, #38	; 0x26
 8003590:	fb02 f303 	mul.w	r3, r2, r3
 8003594:	4a53      	ldr	r2, [pc, #332]	; (80036e4 <obtener_coordenadas+0x284>)
 8003596:	441a      	add	r2, r3
 8003598:	4b50      	ldr	r3, [pc, #320]	; (80036dc <obtener_coordenadas+0x27c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4619      	mov	r1, r3
 800359e:	4610      	mov	r0, r2
 80035a0:	f001 f99a 	bl	80048d8 <strcpy>
			fechaOK = numGPS;
 80035a4:	4b4e      	ldr	r3, [pc, #312]	; (80036e0 <obtener_coordenadas+0x280>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a4b      	ldr	r2, [pc, #300]	; (80036d8 <obtener_coordenadas+0x278>)
 80035aa:	6013      	str	r3, [r2, #0]
		}

		hora = *&nmea[1];
 80035ac:	4b47      	ldr	r3, [pc, #284]	; (80036cc <obtener_coordenadas+0x26c>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	4a4d      	ldr	r2, [pc, #308]	; (80036e8 <obtener_coordenadas+0x288>)
 80035b2:	6013      	str	r3, [r2, #0]
		hora = formatoHora(hora);
 80035b4:	4b4c      	ldr	r3, [pc, #304]	; (80036e8 <obtener_coordenadas+0x288>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fb73 	bl	8003ca4 <formatoHora>
 80035be:	4602      	mov	r2, r0
 80035c0:	4b49      	ldr	r3, [pc, #292]	; (80036e8 <obtener_coordenadas+0x288>)
 80035c2:	601a      	str	r2, [r3, #0]
		latitud = *&nmea[3];
 80035c4:	4b41      	ldr	r3, [pc, #260]	; (80036cc <obtener_coordenadas+0x26c>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4a48      	ldr	r2, [pc, #288]	; (80036ec <obtener_coordenadas+0x28c>)
 80035ca:	6013      	str	r3, [r2, #0]
		latitud = formatoLat(latitud);
 80035cc:	4b47      	ldr	r3, [pc, #284]	; (80036ec <obtener_coordenadas+0x28c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f000 f9b9 	bl	8003948 <formatoLat>
 80035d6:	4602      	mov	r2, r0
 80035d8:	4b44      	ldr	r3, [pc, #272]	; (80036ec <obtener_coordenadas+0x28c>)
 80035da:	601a      	str	r2, [r3, #0]
		latCoor = *&nmea[4];
 80035dc:	4b3b      	ldr	r3, [pc, #236]	; (80036cc <obtener_coordenadas+0x26c>)
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	4a43      	ldr	r2, [pc, #268]	; (80036f0 <obtener_coordenadas+0x290>)
 80035e2:	6013      	str	r3, [r2, #0]
		longitud = *&nmea[5];
 80035e4:	4b39      	ldr	r3, [pc, #228]	; (80036cc <obtener_coordenadas+0x26c>)
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	4a42      	ldr	r2, [pc, #264]	; (80036f4 <obtener_coordenadas+0x294>)
 80035ea:	6013      	str	r3, [r2, #0]
		longitud = formatoLong(longitud);
 80035ec:	4b41      	ldr	r3, [pc, #260]	; (80036f4 <obtener_coordenadas+0x294>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f000 fa81 	bl	8003af8 <formatoLong>
 80035f6:	4602      	mov	r2, r0
 80035f8:	4b3e      	ldr	r3, [pc, #248]	; (80036f4 <obtener_coordenadas+0x294>)
 80035fa:	601a      	str	r2, [r3, #0]
		longCoor = *&nmea[6];
 80035fc:	4b33      	ldr	r3, [pc, #204]	; (80036cc <obtener_coordenadas+0x26c>)
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	4a3d      	ldr	r2, [pc, #244]	; (80036f8 <obtener_coordenadas+0x298>)
 8003602:	6013      	str	r3, [r2, #0]

		strcpy(GPS[numGPS].datos.hora, hora);
 8003604:	4b36      	ldr	r3, [pc, #216]	; (80036e0 <obtener_coordenadas+0x280>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2226      	movs	r2, #38	; 0x26
 800360a:	fb02 f303 	mul.w	r3, r2, r3
 800360e:	3308      	adds	r3, #8
 8003610:	4a34      	ldr	r2, [pc, #208]	; (80036e4 <obtener_coordenadas+0x284>)
 8003612:	441a      	add	r2, r3
 8003614:	4b34      	ldr	r3, [pc, #208]	; (80036e8 <obtener_coordenadas+0x288>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4619      	mov	r1, r3
 800361a:	4610      	mov	r0, r2
 800361c:	f001 f95c 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.latitud, latitud);
 8003620:	4b2f      	ldr	r3, [pc, #188]	; (80036e0 <obtener_coordenadas+0x280>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2226      	movs	r2, #38	; 0x26
 8003626:	fb02 f303 	mul.w	r3, r2, r3
 800362a:	3310      	adds	r3, #16
 800362c:	4a2d      	ldr	r2, [pc, #180]	; (80036e4 <obtener_coordenadas+0x284>)
 800362e:	441a      	add	r2, r3
 8003630:	4b2e      	ldr	r3, [pc, #184]	; (80036ec <obtener_coordenadas+0x28c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4619      	mov	r1, r3
 8003636:	4610      	mov	r0, r2
 8003638:	f001 f94e 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.latCoor, latCoor);
 800363c:	4b28      	ldr	r3, [pc, #160]	; (80036e0 <obtener_coordenadas+0x280>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2226      	movs	r2, #38	; 0x26
 8003642:	fb02 f303 	mul.w	r3, r2, r3
 8003646:	3318      	adds	r3, #24
 8003648:	4a26      	ldr	r2, [pc, #152]	; (80036e4 <obtener_coordenadas+0x284>)
 800364a:	4413      	add	r3, r2
 800364c:	1c9a      	adds	r2, r3, #2
 800364e:	4b28      	ldr	r3, [pc, #160]	; (80036f0 <obtener_coordenadas+0x290>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4619      	mov	r1, r3
 8003654:	4610      	mov	r0, r2
 8003656:	f001 f93f 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.longitud, longitud);
 800365a:	4b21      	ldr	r3, [pc, #132]	; (80036e0 <obtener_coordenadas+0x280>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2226      	movs	r2, #38	; 0x26
 8003660:	fb02 f303 	mul.w	r3, r2, r3
 8003664:	3318      	adds	r3, #24
 8003666:	4a1f      	ldr	r2, [pc, #124]	; (80036e4 <obtener_coordenadas+0x284>)
 8003668:	4413      	add	r3, r2
 800366a:	1cda      	adds	r2, r3, #3
 800366c:	4b21      	ldr	r3, [pc, #132]	; (80036f4 <obtener_coordenadas+0x294>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4619      	mov	r1, r3
 8003672:	4610      	mov	r0, r2
 8003674:	f001 f930 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.longCoor, longCoor);
 8003678:	4b19      	ldr	r3, [pc, #100]	; (80036e0 <obtener_coordenadas+0x280>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2226      	movs	r2, #38	; 0x26
 800367e:	fb02 f303 	mul.w	r3, r2, r3
 8003682:	3320      	adds	r3, #32
 8003684:	4a17      	ldr	r2, [pc, #92]	; (80036e4 <obtener_coordenadas+0x284>)
 8003686:	4413      	add	r3, r2
 8003688:	1d5a      	adds	r2, r3, #5
 800368a:	4b1b      	ldr	r3, [pc, #108]	; (80036f8 <obtener_coordenadas+0x298>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4619      	mov	r1, r3
 8003690:	4610      	mov	r0, r2
 8003692:	f001 f921 	bl	80048d8 <strcpy>

		numGPS++;
 8003696:	4b12      	ldr	r3, [pc, #72]	; (80036e0 <obtener_coordenadas+0x280>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3301      	adds	r3, #1
 800369c:	4a10      	ldr	r2, [pc, #64]	; (80036e0 <obtener_coordenadas+0x280>)
 800369e:	6013      	str	r3, [r2, #0]
		if (numGPS == 999) {
 80036a0:	4b0f      	ldr	r3, [pc, #60]	; (80036e0 <obtener_coordenadas+0x280>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80036a8:	4293      	cmp	r3, r2
 80036aa:	f040 80b8 	bne.w	800381e <obtener_coordenadas+0x3be>
			numGPS = 0;
 80036ae:	4b0c      	ldr	r3, [pc, #48]	; (80036e0 <obtener_coordenadas+0x280>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	e0b3      	b.n	800381e <obtener_coordenadas+0x3be>
 80036b6:	bf00      	nop
 80036b8:	08006708 	.word	0x08006708
 80036bc:	20000270 	.word	0x20000270
 80036c0:	20009778 	.word	0x20009778
 80036c4:	08006710 	.word	0x08006710
 80036c8:	20000264 	.word	0x20000264
 80036cc:	200133cc 	.word	0x200133cc
 80036d0:	200002cc 	.word	0x200002cc
 80036d4:	08006714 	.word	0x08006714
 80036d8:	20000274 	.word	0x20000274
 80036dc:	20013450 	.word	0x20013450
 80036e0:	20000268 	.word	0x20000268
 80036e4:	200002e0 	.word	0x200002e0
 80036e8:	200002c8 	.word	0x200002c8
 80036ec:	20013428 	.word	0x20013428
 80036f0:	20013508 	.word	0x20013508
 80036f4:	200133bc 	.word	0x200133bc
 80036f8:	200134d0 	.word	0x200134d0
// Array index -->        0   |      1       |     2     | 3 |    4       | 5 |     6     |       7     |     8     |    9   |  10  |     11	 |  12  |13|   14
// Example     -->     $GPGGA ,  092152.000  , 4317.3578 , N , 00159.1794 , W ,     1	  ,		06	    ,    1.5    , -10.4  ,   M  ,    51.0	 ,   M  ,  , 0000*54
// Description -->            |   Time UTC   | Latitude  |N/S| Longitude  |W/E|Fix quality|N. satellites|H.diluition|Altitude|Meters|Heigth geoid|Meters|  |checksum
//                              09:21:52 UTC								  |1 = GPS fix
//
	else if (strcmp(tipo, "GPGGA") == 0) {
 80036fc:	4b49      	ldr	r3, [pc, #292]	; (8003824 <obtener_coordenadas+0x3c4>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4949      	ldr	r1, [pc, #292]	; (8003828 <obtener_coordenadas+0x3c8>)
 8003702:	4618      	mov	r0, r3
 8003704:	f7fc fd68 	bl	80001d8 <strcmp>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	f040 8087 	bne.w	800381e <obtener_coordenadas+0x3be>
		hora = *&nmea[1];
 8003710:	4b46      	ldr	r3, [pc, #280]	; (800382c <obtener_coordenadas+0x3cc>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	4a46      	ldr	r2, [pc, #280]	; (8003830 <obtener_coordenadas+0x3d0>)
 8003716:	6013      	str	r3, [r2, #0]
		hora = formatoHora(hora);
 8003718:	4b45      	ldr	r3, [pc, #276]	; (8003830 <obtener_coordenadas+0x3d0>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4618      	mov	r0, r3
 800371e:	f000 fac1 	bl	8003ca4 <formatoHora>
 8003722:	4602      	mov	r2, r0
 8003724:	4b42      	ldr	r3, [pc, #264]	; (8003830 <obtener_coordenadas+0x3d0>)
 8003726:	601a      	str	r2, [r3, #0]
		latitud = *&nmea[2];
 8003728:	4b40      	ldr	r3, [pc, #256]	; (800382c <obtener_coordenadas+0x3cc>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	4a41      	ldr	r2, [pc, #260]	; (8003834 <obtener_coordenadas+0x3d4>)
 800372e:	6013      	str	r3, [r2, #0]
		latitud = formatoLat(latitud);
 8003730:	4b40      	ldr	r3, [pc, #256]	; (8003834 <obtener_coordenadas+0x3d4>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f000 f907 	bl	8003948 <formatoLat>
 800373a:	4602      	mov	r2, r0
 800373c:	4b3d      	ldr	r3, [pc, #244]	; (8003834 <obtener_coordenadas+0x3d4>)
 800373e:	601a      	str	r2, [r3, #0]
		latCoor = *&nmea[3];
 8003740:	4b3a      	ldr	r3, [pc, #232]	; (800382c <obtener_coordenadas+0x3cc>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	4a3c      	ldr	r2, [pc, #240]	; (8003838 <obtener_coordenadas+0x3d8>)
 8003746:	6013      	str	r3, [r2, #0]
		longitud = *&nmea[4];
 8003748:	4b38      	ldr	r3, [pc, #224]	; (800382c <obtener_coordenadas+0x3cc>)
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	4a3b      	ldr	r2, [pc, #236]	; (800383c <obtener_coordenadas+0x3dc>)
 800374e:	6013      	str	r3, [r2, #0]
		longitud = formatoLong(longitud);
 8003750:	4b3a      	ldr	r3, [pc, #232]	; (800383c <obtener_coordenadas+0x3dc>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f000 f9cf 	bl	8003af8 <formatoLong>
 800375a:	4602      	mov	r2, r0
 800375c:	4b37      	ldr	r3, [pc, #220]	; (800383c <obtener_coordenadas+0x3dc>)
 800375e:	601a      	str	r2, [r3, #0]
		longCoor = *&nmea[5];
 8003760:	4b32      	ldr	r3, [pc, #200]	; (800382c <obtener_coordenadas+0x3cc>)
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	4a36      	ldr	r2, [pc, #216]	; (8003840 <obtener_coordenadas+0x3e0>)
 8003766:	6013      	str	r3, [r2, #0]

		strcpy(GPS[numGPS].datos.hora, hora);
 8003768:	4b36      	ldr	r3, [pc, #216]	; (8003844 <obtener_coordenadas+0x3e4>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2226      	movs	r2, #38	; 0x26
 800376e:	fb02 f303 	mul.w	r3, r2, r3
 8003772:	3308      	adds	r3, #8
 8003774:	4a34      	ldr	r2, [pc, #208]	; (8003848 <obtener_coordenadas+0x3e8>)
 8003776:	441a      	add	r2, r3
 8003778:	4b2d      	ldr	r3, [pc, #180]	; (8003830 <obtener_coordenadas+0x3d0>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4619      	mov	r1, r3
 800377e:	4610      	mov	r0, r2
 8003780:	f001 f8aa 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.latitud, latitud);
 8003784:	4b2f      	ldr	r3, [pc, #188]	; (8003844 <obtener_coordenadas+0x3e4>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2226      	movs	r2, #38	; 0x26
 800378a:	fb02 f303 	mul.w	r3, r2, r3
 800378e:	3310      	adds	r3, #16
 8003790:	4a2d      	ldr	r2, [pc, #180]	; (8003848 <obtener_coordenadas+0x3e8>)
 8003792:	441a      	add	r2, r3
 8003794:	4b27      	ldr	r3, [pc, #156]	; (8003834 <obtener_coordenadas+0x3d4>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4619      	mov	r1, r3
 800379a:	4610      	mov	r0, r2
 800379c:	f001 f89c 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.latCoor, latCoor);
 80037a0:	4b28      	ldr	r3, [pc, #160]	; (8003844 <obtener_coordenadas+0x3e4>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2226      	movs	r2, #38	; 0x26
 80037a6:	fb02 f303 	mul.w	r3, r2, r3
 80037aa:	3318      	adds	r3, #24
 80037ac:	4a26      	ldr	r2, [pc, #152]	; (8003848 <obtener_coordenadas+0x3e8>)
 80037ae:	4413      	add	r3, r2
 80037b0:	1c9a      	adds	r2, r3, #2
 80037b2:	4b21      	ldr	r3, [pc, #132]	; (8003838 <obtener_coordenadas+0x3d8>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4619      	mov	r1, r3
 80037b8:	4610      	mov	r0, r2
 80037ba:	f001 f88d 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.longitud, longitud);
 80037be:	4b21      	ldr	r3, [pc, #132]	; (8003844 <obtener_coordenadas+0x3e4>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2226      	movs	r2, #38	; 0x26
 80037c4:	fb02 f303 	mul.w	r3, r2, r3
 80037c8:	3318      	adds	r3, #24
 80037ca:	4a1f      	ldr	r2, [pc, #124]	; (8003848 <obtener_coordenadas+0x3e8>)
 80037cc:	4413      	add	r3, r2
 80037ce:	1cda      	adds	r2, r3, #3
 80037d0:	4b1a      	ldr	r3, [pc, #104]	; (800383c <obtener_coordenadas+0x3dc>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4619      	mov	r1, r3
 80037d6:	4610      	mov	r0, r2
 80037d8:	f001 f87e 	bl	80048d8 <strcpy>
		strcpy(GPS[numGPS].datos.longCoor, longCoor);
 80037dc:	4b19      	ldr	r3, [pc, #100]	; (8003844 <obtener_coordenadas+0x3e4>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2226      	movs	r2, #38	; 0x26
 80037e2:	fb02 f303 	mul.w	r3, r2, r3
 80037e6:	3320      	adds	r3, #32
 80037e8:	4a17      	ldr	r2, [pc, #92]	; (8003848 <obtener_coordenadas+0x3e8>)
 80037ea:	4413      	add	r3, r2
 80037ec:	1d5a      	adds	r2, r3, #5
 80037ee:	4b14      	ldr	r3, [pc, #80]	; (8003840 <obtener_coordenadas+0x3e0>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4619      	mov	r1, r3
 80037f4:	4610      	mov	r0, r2
 80037f6:	f001 f86f 	bl	80048d8 <strcpy>

		numGPS++;
 80037fa:	4b12      	ldr	r3, [pc, #72]	; (8003844 <obtener_coordenadas+0x3e4>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	3301      	adds	r3, #1
 8003800:	4a10      	ldr	r2, [pc, #64]	; (8003844 <obtener_coordenadas+0x3e4>)
 8003802:	6013      	str	r3, [r2, #0]
		if (numGPS == 999) {
 8003804:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <obtener_coordenadas+0x3e4>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f240 32e7 	movw	r2, #999	; 0x3e7
 800380c:	4293      	cmp	r3, r2
 800380e:	d106      	bne.n	800381e <obtener_coordenadas+0x3be>
			numGPS = 0;
 8003810:	4b0c      	ldr	r3, [pc, #48]	; (8003844 <obtener_coordenadas+0x3e4>)
 8003812:	2200      	movs	r2, #0
 8003814:	601a      	str	r2, [r3, #0]
 8003816:	e002      	b.n	800381e <obtener_coordenadas+0x3be>
			return;
 8003818:	bf00      	nop
 800381a:	e000      	b.n	800381e <obtener_coordenadas+0x3be>
		return;
 800381c:	bf00      	nop
		}
	}
}
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	200002cc 	.word	0x200002cc
 8003828:	0800671c 	.word	0x0800671c
 800382c:	200133cc 	.word	0x200133cc
 8003830:	200002c8 	.word	0x200002c8
 8003834:	20013428 	.word	0x20013428
 8003838:	20013508 	.word	0x20013508
 800383c:	200133bc 	.word	0x200133bc
 8003840:	200134d0 	.word	0x200134d0
 8003844:	20000268 	.word	0x20000268
 8003848:	200002e0 	.word	0x200002e0

0800384c <enviar_coordenadas_gprs>:
}

char bufferGPRS[46];

void enviar_coordenadas_gprs(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af04      	add	r7, sp, #16

	int numero = numGPS-1;
 8003852:	4b34      	ldr	r3, [pc, #208]	; (8003924 <enviar_coordenadas_gprs+0xd8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	3b01      	subs	r3, #1
 8003858:	607b      	str	r3, [r7, #4]
	if (numero == -1) {
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003860:	d102      	bne.n	8003868 <enviar_coordenadas_gprs+0x1c>
		numero = 999;
 8003862:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003866:	607b      	str	r3, [r7, #4]
	}
	strcpy(horaL, GPS[numero].datos.hora);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2226      	movs	r2, #38	; 0x26
 800386c:	fb02 f303 	mul.w	r3, r2, r3
 8003870:	3308      	adds	r3, #8
 8003872:	4a2d      	ldr	r2, [pc, #180]	; (8003928 <enviar_coordenadas_gprs+0xdc>)
 8003874:	4413      	add	r3, r2
 8003876:	4619      	mov	r1, r3
 8003878:	482c      	ldr	r0, [pc, #176]	; (800392c <enviar_coordenadas_gprs+0xe0>)
 800387a:	f001 f82d 	bl	80048d8 <strcpy>
	horaL[8] = '\0';
 800387e:	4b2b      	ldr	r3, [pc, #172]	; (800392c <enviar_coordenadas_gprs+0xe0>)
 8003880:	2200      	movs	r2, #0
 8003882:	721a      	strb	r2, [r3, #8]
	strcpy(latitudL, GPS[numero].datos.latitud);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2226      	movs	r2, #38	; 0x26
 8003888:	fb02 f303 	mul.w	r3, r2, r3
 800388c:	3310      	adds	r3, #16
 800388e:	4a26      	ldr	r2, [pc, #152]	; (8003928 <enviar_coordenadas_gprs+0xdc>)
 8003890:	4413      	add	r3, r2
 8003892:	4619      	mov	r1, r3
 8003894:	4826      	ldr	r0, [pc, #152]	; (8003930 <enviar_coordenadas_gprs+0xe4>)
 8003896:	f001 f81f 	bl	80048d8 <strcpy>
	latitudL[10] = '\0';
 800389a:	4b25      	ldr	r3, [pc, #148]	; (8003930 <enviar_coordenadas_gprs+0xe4>)
 800389c:	2200      	movs	r2, #0
 800389e:	729a      	strb	r2, [r3, #10]
	strcpy(latCoorL, GPS[numero].datos.latCoor);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2226      	movs	r2, #38	; 0x26
 80038a4:	fb02 f303 	mul.w	r3, r2, r3
 80038a8:	3318      	adds	r3, #24
 80038aa:	4a1f      	ldr	r2, [pc, #124]	; (8003928 <enviar_coordenadas_gprs+0xdc>)
 80038ac:	4413      	add	r3, r2
 80038ae:	3302      	adds	r3, #2
 80038b0:	4619      	mov	r1, r3
 80038b2:	4820      	ldr	r0, [pc, #128]	; (8003934 <enviar_coordenadas_gprs+0xe8>)
 80038b4:	f001 f810 	bl	80048d8 <strcpy>
	latCoorL[1] = '\0';
 80038b8:	4b1e      	ldr	r3, [pc, #120]	; (8003934 <enviar_coordenadas_gprs+0xe8>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	705a      	strb	r2, [r3, #1]
	strcpy(longitudL, GPS[numero].datos.longitud);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2226      	movs	r2, #38	; 0x26
 80038c2:	fb02 f303 	mul.w	r3, r2, r3
 80038c6:	3318      	adds	r3, #24
 80038c8:	4a17      	ldr	r2, [pc, #92]	; (8003928 <enviar_coordenadas_gprs+0xdc>)
 80038ca:	4413      	add	r3, r2
 80038cc:	3303      	adds	r3, #3
 80038ce:	4619      	mov	r1, r3
 80038d0:	4819      	ldr	r0, [pc, #100]	; (8003938 <enviar_coordenadas_gprs+0xec>)
 80038d2:	f001 f801 	bl	80048d8 <strcpy>
	longitudL[10] = '\0';
 80038d6:	4b18      	ldr	r3, [pc, #96]	; (8003938 <enviar_coordenadas_gprs+0xec>)
 80038d8:	2200      	movs	r2, #0
 80038da:	729a      	strb	r2, [r3, #10]
	strcpy(longCoorL, GPS[numero].datos.longCoor);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2226      	movs	r2, #38	; 0x26
 80038e0:	fb02 f303 	mul.w	r3, r2, r3
 80038e4:	3320      	adds	r3, #32
 80038e6:	4a10      	ldr	r2, [pc, #64]	; (8003928 <enviar_coordenadas_gprs+0xdc>)
 80038e8:	4413      	add	r3, r2
 80038ea:	3305      	adds	r3, #5
 80038ec:	4619      	mov	r1, r3
 80038ee:	4813      	ldr	r0, [pc, #76]	; (800393c <enviar_coordenadas_gprs+0xf0>)
 80038f0:	f000 fff2 	bl	80048d8 <strcpy>
	longCoorL[1] = '\0';
 80038f4:	4b11      	ldr	r3, [pc, #68]	; (800393c <enviar_coordenadas_gprs+0xf0>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	705a      	strb	r2, [r3, #1]

	sprintf(bufferGPRS, "coordenadas=%s %s %s %s %s\r\n", horaL, latitudL, latCoorL, longitudL, longCoorL);
 80038fa:	4b10      	ldr	r3, [pc, #64]	; (800393c <enviar_coordenadas_gprs+0xf0>)
 80038fc:	9302      	str	r3, [sp, #8]
 80038fe:	4b0e      	ldr	r3, [pc, #56]	; (8003938 <enviar_coordenadas_gprs+0xec>)
 8003900:	9301      	str	r3, [sp, #4]
 8003902:	4b0c      	ldr	r3, [pc, #48]	; (8003934 <enviar_coordenadas_gprs+0xe8>)
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <enviar_coordenadas_gprs+0xe4>)
 8003908:	4a08      	ldr	r2, [pc, #32]	; (800392c <enviar_coordenadas_gprs+0xe0>)
 800390a:	490d      	ldr	r1, [pc, #52]	; (8003940 <enviar_coordenadas_gprs+0xf4>)
 800390c:	480d      	ldr	r0, [pc, #52]	; (8003944 <enviar_coordenadas_gprs+0xf8>)
 800390e:	f000 ff8b 	bl	8004828 <siprintf>
	//send_ATCommand_DMA("coordenadas= %s %s %s %s %s\r\n\x1a", horaL, latitudL, latCoorL, longitudL, longCoorL);
	send_ATCommand(bufferGPRS,5000);
 8003912:	f241 3188 	movw	r1, #5000	; 0x1388
 8003916:	480b      	ldr	r0, [pc, #44]	; (8003944 <enviar_coordenadas_gprs+0xf8>)
 8003918:	f7ff fcf4 	bl	8003304 <send_ATCommand>
//	send_ATCommand_DMA("coordenadas=14:08:30 43 18 30.8 N 01 59 10.8 W");
//	send_ATCommand("coordenadas=01:08:30 43 17 30.8 N 01 59 10.8 W\r\n");
}
 800391c:	bf00      	nop
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	20000268 	.word	0x20000268
 8003928:	200002e0 	.word	0x200002e0
 800392c:	20013414 	.word	0x20013414
 8003930:	2001342c 	.word	0x2001342c
 8003934:	200002c4 	.word	0x200002c4
 8003938:	20013438 	.word	0x20013438
 800393c:	20013454 	.word	0x20013454
 8003940:	08006724 	.word	0x08006724
 8003944:	200134d4 	.word	0x200134d4

08003948 <formatoLat>:
/**
  * @brief  Se ajusta el formato de latitud
  * @param  h: latitud
  * @retval None
  */
char* formatoLat(char *h) {
 8003948:	b590      	push	{r4, r7, lr}
 800394a:	b095      	sub	sp, #84	; 0x54
 800394c:	af04      	add	r7, sp, #16
 800394e:	6078      	str	r0, [r7, #4]

	double degValue = atof(h)/100;
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 ff7f 	bl	8004854 <atof>
 8003956:	ec51 0b10 	vmov	r0, r1, d0
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	4b5a      	ldr	r3, [pc, #360]	; (8003ac8 <formatoLat+0x180>)
 8003960:	f7fc ff2e 	bl	80007c0 <__aeabi_ddiv>
 8003964:	4603      	mov	r3, r0
 8003966:	460c      	mov	r4, r1
 8003968:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	int grados = degValue;
 800396c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003970:	f7fd f896 	bl	8000aa0 <__aeabi_d2iz>
 8003974:	4603      	mov	r3, r0
 8003976:	637b      	str	r3, [r7, #52]	; 0x34
	double decMinutesSeconds = ((degValue - grados)) / 0.60;
 8003978:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800397a:	f7fc fd91 	bl	80004a0 <__aeabi_i2d>
 800397e:	4603      	mov	r3, r0
 8003980:	460c      	mov	r4, r1
 8003982:	461a      	mov	r2, r3
 8003984:	4623      	mov	r3, r4
 8003986:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800398a:	f7fc fc3b 	bl	8000204 <__aeabi_dsub>
 800398e:	4603      	mov	r3, r0
 8003990:	460c      	mov	r4, r1
 8003992:	4618      	mov	r0, r3
 8003994:	4621      	mov	r1, r4
 8003996:	a34a      	add	r3, pc, #296	; (adr r3, 8003ac0 <formatoLat+0x178>)
 8003998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399c:	f7fc ff10 	bl	80007c0 <__aeabi_ddiv>
 80039a0:	4603      	mov	r3, r0
 80039a2:	460c      	mov	r4, r1
 80039a4:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double minuteValue = decMinutesSeconds * 60;
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	4b47      	ldr	r3, [pc, #284]	; (8003acc <formatoLat+0x184>)
 80039ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80039b2:	f7fc fddb 	bl	800056c <__aeabi_dmul>
 80039b6:	4603      	mov	r3, r0
 80039b8:	460c      	mov	r4, r1
 80039ba:	e9c7 3408 	strd	r3, r4, [r7, #32]
	int minutes = (int) minuteValue;
 80039be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80039c2:	f7fd f86d 	bl	8000aa0 <__aeabi_d2iz>
 80039c6:	4603      	mov	r3, r0
 80039c8:	61fb      	str	r3, [r7, #28]
	double secsValue = (minuteValue - minutes) * 60;
 80039ca:	69f8      	ldr	r0, [r7, #28]
 80039cc:	f7fc fd68 	bl	80004a0 <__aeabi_i2d>
 80039d0:	4603      	mov	r3, r0
 80039d2:	460c      	mov	r4, r1
 80039d4:	461a      	mov	r2, r3
 80039d6:	4623      	mov	r3, r4
 80039d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80039dc:	f7fc fc12 	bl	8000204 <__aeabi_dsub>
 80039e0:	4603      	mov	r3, r0
 80039e2:	460c      	mov	r4, r1
 80039e4:	4618      	mov	r0, r3
 80039e6:	4621      	mov	r1, r4
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	4b37      	ldr	r3, [pc, #220]	; (8003acc <formatoLat+0x184>)
 80039ee:	f7fc fdbd 	bl	800056c <__aeabi_dmul>
 80039f2:	4603      	mov	r3, r0
 80039f4:	460c      	mov	r4, r1
 80039f6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	int segundos = secsValue;
 80039fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80039fe:	f7fd f84f 	bl	8000aa0 <__aeabi_d2iz>
 8003a02:	4603      	mov	r3, r0
 8003a04:	60fb      	str	r3, [r7, #12]
	int decSsegundos = (secsValue-segundos) * 10;
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f7fc fd4a 	bl	80004a0 <__aeabi_i2d>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	460c      	mov	r4, r1
 8003a10:	461a      	mov	r2, r3
 8003a12:	4623      	mov	r3, r4
 8003a14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003a18:	f7fc fbf4 	bl	8000204 <__aeabi_dsub>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	460c      	mov	r4, r1
 8003a20:	4618      	mov	r0, r3
 8003a22:	4621      	mov	r1, r4
 8003a24:	f04f 0200 	mov.w	r2, #0
 8003a28:	4b29      	ldr	r3, [pc, #164]	; (8003ad0 <formatoLat+0x188>)
 8003a2a:	f7fc fd9f 	bl	800056c <__aeabi_dmul>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	460c      	mov	r4, r1
 8003a32:	4618      	mov	r0, r3
 8003a34:	4621      	mov	r1, r4
 8003a36:	f7fd f833 	bl	8000aa0 <__aeabi_d2iz>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	60bb      	str	r3, [r7, #8]

	if(grados < 10){
 8003a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a40:	2b09      	cmp	r3, #9
 8003a42:	dc05      	bgt.n	8003a50 <formatoLat+0x108>
		sprintf(g, "0%d", grados);
 8003a44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a46:	4923      	ldr	r1, [pc, #140]	; (8003ad4 <formatoLat+0x18c>)
 8003a48:	4823      	ldr	r0, [pc, #140]	; (8003ad8 <formatoLat+0x190>)
 8003a4a:	f000 feed 	bl	8004828 <siprintf>
 8003a4e:	e004      	b.n	8003a5a <formatoLat+0x112>
	} else {
		sprintf(g, "%d", grados);
 8003a50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a52:	4922      	ldr	r1, [pc, #136]	; (8003adc <formatoLat+0x194>)
 8003a54:	4820      	ldr	r0, [pc, #128]	; (8003ad8 <formatoLat+0x190>)
 8003a56:	f000 fee7 	bl	8004828 <siprintf>
	}
	if(minutes < 10){
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	2b09      	cmp	r3, #9
 8003a5e:	dc05      	bgt.n	8003a6c <formatoLat+0x124>
		sprintf(m, "0%d", minutes);
 8003a60:	69fa      	ldr	r2, [r7, #28]
 8003a62:	491c      	ldr	r1, [pc, #112]	; (8003ad4 <formatoLat+0x18c>)
 8003a64:	481e      	ldr	r0, [pc, #120]	; (8003ae0 <formatoLat+0x198>)
 8003a66:	f000 fedf 	bl	8004828 <siprintf>
 8003a6a:	e004      	b.n	8003a76 <formatoLat+0x12e>
	} else {
		sprintf(m, "%d", minutes);
 8003a6c:	69fa      	ldr	r2, [r7, #28]
 8003a6e:	491b      	ldr	r1, [pc, #108]	; (8003adc <formatoLat+0x194>)
 8003a70:	481b      	ldr	r0, [pc, #108]	; (8003ae0 <formatoLat+0x198>)
 8003a72:	f000 fed9 	bl	8004828 <siprintf>
	}
	if(segundos < 10){
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b09      	cmp	r3, #9
 8003a7a:	dc05      	bgt.n	8003a88 <formatoLat+0x140>
		sprintf(s, "0%d", segundos);
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	4915      	ldr	r1, [pc, #84]	; (8003ad4 <formatoLat+0x18c>)
 8003a80:	4818      	ldr	r0, [pc, #96]	; (8003ae4 <formatoLat+0x19c>)
 8003a82:	f000 fed1 	bl	8004828 <siprintf>
 8003a86:	e004      	b.n	8003a92 <formatoLat+0x14a>
	} else {
		sprintf(s, "%d", segundos);
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	4914      	ldr	r1, [pc, #80]	; (8003adc <formatoLat+0x194>)
 8003a8c:	4815      	ldr	r0, [pc, #84]	; (8003ae4 <formatoLat+0x19c>)
 8003a8e:	f000 fecb 	bl	8004828 <siprintf>
	}
	sprintf(sd, "%d", decSsegundos);
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	4911      	ldr	r1, [pc, #68]	; (8003adc <formatoLat+0x194>)
 8003a96:	4814      	ldr	r0, [pc, #80]	; (8003ae8 <formatoLat+0x1a0>)
 8003a98:	f000 fec6 	bl	8004828 <siprintf>

	sprintf(lati, "%s %s %s.%s%s", g,m,s,sd,'\0');
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	9302      	str	r3, [sp, #8]
 8003aa0:	4b11      	ldr	r3, [pc, #68]	; (8003ae8 <formatoLat+0x1a0>)
 8003aa2:	9301      	str	r3, [sp, #4]
 8003aa4:	4b0f      	ldr	r3, [pc, #60]	; (8003ae4 <formatoLat+0x19c>)
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <formatoLat+0x198>)
 8003aaa:	4a0b      	ldr	r2, [pc, #44]	; (8003ad8 <formatoLat+0x190>)
 8003aac:	490f      	ldr	r1, [pc, #60]	; (8003aec <formatoLat+0x1a4>)
 8003aae:	4810      	ldr	r0, [pc, #64]	; (8003af0 <formatoLat+0x1a8>)
 8003ab0:	f000 feba 	bl	8004828 <siprintf>

	return lati;
 8003ab4:	4b0e      	ldr	r3, [pc, #56]	; (8003af0 <formatoLat+0x1a8>)
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3744      	adds	r7, #68	; 0x44
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd90      	pop	{r4, r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	33333333 	.word	0x33333333
 8003ac4:	3fe33333 	.word	0x3fe33333
 8003ac8:	40590000 	.word	0x40590000
 8003acc:	404e0000 	.word	0x404e0000
 8003ad0:	40240000 	.word	0x40240000
 8003ad4:	08006744 	.word	0x08006744
 8003ad8:	200002dc 	.word	0x200002dc
 8003adc:	08006748 	.word	0x08006748
 8003ae0:	20013504 	.word	0x20013504
 8003ae4:	2001344c 	.word	0x2001344c
 8003ae8:	20013444 	.word	0x20013444
 8003aec:	0800674c 	.word	0x0800674c
 8003af0:	200002d0 	.word	0x200002d0
 8003af4:	00000000 	.word	0x00000000

08003af8 <formatoLong>:
/**
  * @brief  Se ajusta el formato de longitud
  * @param  h: longitud
  * @retval None
  */
char* formatoLong(char *h) {
 8003af8:	b590      	push	{r4, r7, lr}
 8003afa:	b095      	sub	sp, #84	; 0x54
 8003afc:	af04      	add	r7, sp, #16
 8003afe:	6078      	str	r0, [r7, #4]

	double degValue = atof(h)/100;
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 fea7 	bl	8004854 <atof>
 8003b06:	ec51 0b10 	vmov	r0, r1, d0
 8003b0a:	f04f 0200 	mov.w	r2, #0
 8003b0e:	4b5a      	ldr	r3, [pc, #360]	; (8003c78 <formatoLong+0x180>)
 8003b10:	f7fc fe56 	bl	80007c0 <__aeabi_ddiv>
 8003b14:	4603      	mov	r3, r0
 8003b16:	460c      	mov	r4, r1
 8003b18:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	int grados = degValue;
 8003b1c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003b20:	f7fc ffbe 	bl	8000aa0 <__aeabi_d2iz>
 8003b24:	4603      	mov	r3, r0
 8003b26:	637b      	str	r3, [r7, #52]	; 0x34
	double decMinutesSeconds = ((degValue - grados)) / 0.60;
 8003b28:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003b2a:	f7fc fcb9 	bl	80004a0 <__aeabi_i2d>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	460c      	mov	r4, r1
 8003b32:	461a      	mov	r2, r3
 8003b34:	4623      	mov	r3, r4
 8003b36:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003b3a:	f7fc fb63 	bl	8000204 <__aeabi_dsub>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	460c      	mov	r4, r1
 8003b42:	4618      	mov	r0, r3
 8003b44:	4621      	mov	r1, r4
 8003b46:	a34a      	add	r3, pc, #296	; (adr r3, 8003c70 <formatoLong+0x178>)
 8003b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4c:	f7fc fe38 	bl	80007c0 <__aeabi_ddiv>
 8003b50:	4603      	mov	r3, r0
 8003b52:	460c      	mov	r4, r1
 8003b54:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double minuteValue = decMinutesSeconds * 60;
 8003b58:	f04f 0200 	mov.w	r2, #0
 8003b5c:	4b47      	ldr	r3, [pc, #284]	; (8003c7c <formatoLong+0x184>)
 8003b5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003b62:	f7fc fd03 	bl	800056c <__aeabi_dmul>
 8003b66:	4603      	mov	r3, r0
 8003b68:	460c      	mov	r4, r1
 8003b6a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	int minutes = (int) minuteValue;
 8003b6e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003b72:	f7fc ff95 	bl	8000aa0 <__aeabi_d2iz>
 8003b76:	4603      	mov	r3, r0
 8003b78:	61fb      	str	r3, [r7, #28]
	double secsValue = (minuteValue - minutes) * 60;
 8003b7a:	69f8      	ldr	r0, [r7, #28]
 8003b7c:	f7fc fc90 	bl	80004a0 <__aeabi_i2d>
 8003b80:	4603      	mov	r3, r0
 8003b82:	460c      	mov	r4, r1
 8003b84:	461a      	mov	r2, r3
 8003b86:	4623      	mov	r3, r4
 8003b88:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003b8c:	f7fc fb3a 	bl	8000204 <__aeabi_dsub>
 8003b90:	4603      	mov	r3, r0
 8003b92:	460c      	mov	r4, r1
 8003b94:	4618      	mov	r0, r3
 8003b96:	4621      	mov	r1, r4
 8003b98:	f04f 0200 	mov.w	r2, #0
 8003b9c:	4b37      	ldr	r3, [pc, #220]	; (8003c7c <formatoLong+0x184>)
 8003b9e:	f7fc fce5 	bl	800056c <__aeabi_dmul>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	460c      	mov	r4, r1
 8003ba6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	int segundos = secsValue;
 8003baa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003bae:	f7fc ff77 	bl	8000aa0 <__aeabi_d2iz>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	60fb      	str	r3, [r7, #12]
	int decSsegundos = (secsValue-segundos) * 10;
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f7fc fc72 	bl	80004a0 <__aeabi_i2d>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	460c      	mov	r4, r1
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	4623      	mov	r3, r4
 8003bc4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003bc8:	f7fc fb1c 	bl	8000204 <__aeabi_dsub>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	460c      	mov	r4, r1
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	f04f 0200 	mov.w	r2, #0
 8003bd8:	4b29      	ldr	r3, [pc, #164]	; (8003c80 <formatoLong+0x188>)
 8003bda:	f7fc fcc7 	bl	800056c <__aeabi_dmul>
 8003bde:	4603      	mov	r3, r0
 8003be0:	460c      	mov	r4, r1
 8003be2:	4618      	mov	r0, r3
 8003be4:	4621      	mov	r1, r4
 8003be6:	f7fc ff5b 	bl	8000aa0 <__aeabi_d2iz>
 8003bea:	4603      	mov	r3, r0
 8003bec:	60bb      	str	r3, [r7, #8]

	if(grados < 10){
 8003bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bf0:	2b09      	cmp	r3, #9
 8003bf2:	dc05      	bgt.n	8003c00 <formatoLong+0x108>
		sprintf(g, "0%d", grados);
 8003bf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003bf6:	4923      	ldr	r1, [pc, #140]	; (8003c84 <formatoLong+0x18c>)
 8003bf8:	4823      	ldr	r0, [pc, #140]	; (8003c88 <formatoLong+0x190>)
 8003bfa:	f000 fe15 	bl	8004828 <siprintf>
 8003bfe:	e004      	b.n	8003c0a <formatoLong+0x112>
	} else {
		sprintf(g, "%d", grados);
 8003c00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c02:	4922      	ldr	r1, [pc, #136]	; (8003c8c <formatoLong+0x194>)
 8003c04:	4820      	ldr	r0, [pc, #128]	; (8003c88 <formatoLong+0x190>)
 8003c06:	f000 fe0f 	bl	8004828 <siprintf>
	}
	if(minutes < 10){
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	2b09      	cmp	r3, #9
 8003c0e:	dc05      	bgt.n	8003c1c <formatoLong+0x124>
		sprintf(m, "0%d", minutes);
 8003c10:	69fa      	ldr	r2, [r7, #28]
 8003c12:	491c      	ldr	r1, [pc, #112]	; (8003c84 <formatoLong+0x18c>)
 8003c14:	481e      	ldr	r0, [pc, #120]	; (8003c90 <formatoLong+0x198>)
 8003c16:	f000 fe07 	bl	8004828 <siprintf>
 8003c1a:	e004      	b.n	8003c26 <formatoLong+0x12e>
	} else {
		sprintf(m, "%d", minutes);
 8003c1c:	69fa      	ldr	r2, [r7, #28]
 8003c1e:	491b      	ldr	r1, [pc, #108]	; (8003c8c <formatoLong+0x194>)
 8003c20:	481b      	ldr	r0, [pc, #108]	; (8003c90 <formatoLong+0x198>)
 8003c22:	f000 fe01 	bl	8004828 <siprintf>
	}
	if(segundos < 10){
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2b09      	cmp	r3, #9
 8003c2a:	dc05      	bgt.n	8003c38 <formatoLong+0x140>
		sprintf(s, "0%d", segundos);
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	4915      	ldr	r1, [pc, #84]	; (8003c84 <formatoLong+0x18c>)
 8003c30:	4818      	ldr	r0, [pc, #96]	; (8003c94 <formatoLong+0x19c>)
 8003c32:	f000 fdf9 	bl	8004828 <siprintf>
 8003c36:	e004      	b.n	8003c42 <formatoLong+0x14a>
	} else {
		sprintf(s, "%d", segundos);
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	4914      	ldr	r1, [pc, #80]	; (8003c8c <formatoLong+0x194>)
 8003c3c:	4815      	ldr	r0, [pc, #84]	; (8003c94 <formatoLong+0x19c>)
 8003c3e:	f000 fdf3 	bl	8004828 <siprintf>
	}
	sprintf(sd, "%d", decSsegundos);
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	4911      	ldr	r1, [pc, #68]	; (8003c8c <formatoLong+0x194>)
 8003c46:	4814      	ldr	r0, [pc, #80]	; (8003c98 <formatoLong+0x1a0>)
 8003c48:	f000 fdee 	bl	8004828 <siprintf>

	sprintf(longi, "%s %s %s.%s%s", g,m,s,sd,'\0');
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	9302      	str	r3, [sp, #8]
 8003c50:	4b11      	ldr	r3, [pc, #68]	; (8003c98 <formatoLong+0x1a0>)
 8003c52:	9301      	str	r3, [sp, #4]
 8003c54:	4b0f      	ldr	r3, [pc, #60]	; (8003c94 <formatoLong+0x19c>)
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	4b0d      	ldr	r3, [pc, #52]	; (8003c90 <formatoLong+0x198>)
 8003c5a:	4a0b      	ldr	r2, [pc, #44]	; (8003c88 <formatoLong+0x190>)
 8003c5c:	490f      	ldr	r1, [pc, #60]	; (8003c9c <formatoLong+0x1a4>)
 8003c5e:	4810      	ldr	r0, [pc, #64]	; (8003ca0 <formatoLong+0x1a8>)
 8003c60:	f000 fde2 	bl	8004828 <siprintf>

	return longi;
 8003c64:	4b0e      	ldr	r3, [pc, #56]	; (8003ca0 <formatoLong+0x1a8>)
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3744      	adds	r7, #68	; 0x44
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd90      	pop	{r4, r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	33333333 	.word	0x33333333
 8003c74:	3fe33333 	.word	0x3fe33333
 8003c78:	40590000 	.word	0x40590000
 8003c7c:	404e0000 	.word	0x404e0000
 8003c80:	40240000 	.word	0x40240000
 8003c84:	08006744 	.word	0x08006744
 8003c88:	200002dc 	.word	0x200002dc
 8003c8c:	08006748 	.word	0x08006748
 8003c90:	20013504 	.word	0x20013504
 8003c94:	2001344c 	.word	0x2001344c
 8003c98:	20013444 	.word	0x20013444
 8003c9c:	0800674c 	.word	0x0800674c
 8003ca0:	200133c0 	.word	0x200133c0

08003ca4 <formatoHora>:
/**
  * @brief  Se ajusta el formato de hora
  * @param  h: hora
  * @retval None
  */
char* formatoHora(char *h) {
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]

	strcpy(time, h);
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	4833      	ldr	r0, [pc, #204]	; (8003d7c <formatoHora+0xd8>)
 8003cb0:	f000 fe12 	bl	80048d8 <strcpy>
	memset(&hora_array[0], 0, sizeof(hora_array));
 8003cb4:	2209      	movs	r2, #9
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	4831      	ldr	r0, [pc, #196]	; (8003d80 <formatoHora+0xdc>)
 8003cba:	f000 fdf7 	bl	80048ac <memset>
	forhora = atoi(h);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 fdcb 	bl	800485a <atoi>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	4b2f      	ldr	r3, [pc, #188]	; (8003d84 <formatoHora+0xe0>)
 8003cc8:	601a      	str	r2, [r3, #0]
	forhora = forhora/10000;
 8003cca:	4b2e      	ldr	r3, [pc, #184]	; (8003d84 <formatoHora+0xe0>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a2e      	ldr	r2, [pc, #184]	; (8003d88 <formatoHora+0xe4>)
 8003cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8003cd4:	1312      	asrs	r2, r2, #12
 8003cd6:	17db      	asrs	r3, r3, #31
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	4a2a      	ldr	r2, [pc, #168]	; (8003d84 <formatoHora+0xe0>)
 8003cdc:	6013      	str	r3, [r2, #0]
	forhora = forhora+2;
 8003cde:	4b29      	ldr	r3, [pc, #164]	; (8003d84 <formatoHora+0xe0>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	3302      	adds	r3, #2
 8003ce4:	4a27      	ldr	r2, [pc, #156]	; (8003d84 <formatoHora+0xe0>)
 8003ce6:	6013      	str	r3, [r2, #0]
	if (forhora<10)
 8003ce8:	4b26      	ldr	r3, [pc, #152]	; (8003d84 <formatoHora+0xe0>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2b09      	cmp	r3, #9
 8003cee:	dc07      	bgt.n	8003d00 <formatoHora+0x5c>
	{
		sprintf(hora_real, "0%d", forhora);
 8003cf0:	4b24      	ldr	r3, [pc, #144]	; (8003d84 <formatoHora+0xe0>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	4925      	ldr	r1, [pc, #148]	; (8003d8c <formatoHora+0xe8>)
 8003cf8:	4825      	ldr	r0, [pc, #148]	; (8003d90 <formatoHora+0xec>)
 8003cfa:	f000 fd95 	bl	8004828 <siprintf>
 8003cfe:	e017      	b.n	8003d30 <formatoHora+0x8c>
	} else if (forhora<24)
 8003d00:	4b20      	ldr	r3, [pc, #128]	; (8003d84 <formatoHora+0xe0>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b17      	cmp	r3, #23
 8003d06:	dc07      	bgt.n	8003d18 <formatoHora+0x74>
	{
		sprintf(hora_real, "%d", forhora);
 8003d08:	4b1e      	ldr	r3, [pc, #120]	; (8003d84 <formatoHora+0xe0>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	4921      	ldr	r1, [pc, #132]	; (8003d94 <formatoHora+0xf0>)
 8003d10:	481f      	ldr	r0, [pc, #124]	; (8003d90 <formatoHora+0xec>)
 8003d12:	f000 fd89 	bl	8004828 <siprintf>
 8003d16:	e00b      	b.n	8003d30 <formatoHora+0x8c>
	} else {
		forhora = forhora-24;
 8003d18:	4b1a      	ldr	r3, [pc, #104]	; (8003d84 <formatoHora+0xe0>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	3b18      	subs	r3, #24
 8003d1e:	4a19      	ldr	r2, [pc, #100]	; (8003d84 <formatoHora+0xe0>)
 8003d20:	6013      	str	r3, [r2, #0]
		sprintf(hora_real, "0%d", forhora);
 8003d22:	4b18      	ldr	r3, [pc, #96]	; (8003d84 <formatoHora+0xe0>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	4918      	ldr	r1, [pc, #96]	; (8003d8c <formatoHora+0xe8>)
 8003d2a:	4819      	ldr	r0, [pc, #100]	; (8003d90 <formatoHora+0xec>)
 8003d2c:	f000 fd7c 	bl	8004828 <siprintf>
	}

	hora_array[0] = hora_real[0];
 8003d30:	4b17      	ldr	r3, [pc, #92]	; (8003d90 <formatoHora+0xec>)
 8003d32:	781a      	ldrb	r2, [r3, #0]
 8003d34:	4b12      	ldr	r3, [pc, #72]	; (8003d80 <formatoHora+0xdc>)
 8003d36:	701a      	strb	r2, [r3, #0]
	hora_array[1] = hora_real[1];
 8003d38:	4b15      	ldr	r3, [pc, #84]	; (8003d90 <formatoHora+0xec>)
 8003d3a:	785a      	ldrb	r2, [r3, #1]
 8003d3c:	4b10      	ldr	r3, [pc, #64]	; (8003d80 <formatoHora+0xdc>)
 8003d3e:	705a      	strb	r2, [r3, #1]
	hora_array[2] = ':';
 8003d40:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <formatoHora+0xdc>)
 8003d42:	223a      	movs	r2, #58	; 0x3a
 8003d44:	709a      	strb	r2, [r3, #2]
	hora_array[3] = time[2];
 8003d46:	4b0d      	ldr	r3, [pc, #52]	; (8003d7c <formatoHora+0xd8>)
 8003d48:	789a      	ldrb	r2, [r3, #2]
 8003d4a:	4b0d      	ldr	r3, [pc, #52]	; (8003d80 <formatoHora+0xdc>)
 8003d4c:	70da      	strb	r2, [r3, #3]
	hora_array[4] = time[3];
 8003d4e:	4b0b      	ldr	r3, [pc, #44]	; (8003d7c <formatoHora+0xd8>)
 8003d50:	78da      	ldrb	r2, [r3, #3]
 8003d52:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <formatoHora+0xdc>)
 8003d54:	711a      	strb	r2, [r3, #4]
	hora_array[5] = ':';
 8003d56:	4b0a      	ldr	r3, [pc, #40]	; (8003d80 <formatoHora+0xdc>)
 8003d58:	223a      	movs	r2, #58	; 0x3a
 8003d5a:	715a      	strb	r2, [r3, #5]
	hora_array[6] = time[4];
 8003d5c:	4b07      	ldr	r3, [pc, #28]	; (8003d7c <formatoHora+0xd8>)
 8003d5e:	791a      	ldrb	r2, [r3, #4]
 8003d60:	4b07      	ldr	r3, [pc, #28]	; (8003d80 <formatoHora+0xdc>)
 8003d62:	719a      	strb	r2, [r3, #6]
	hora_array[7] = time[5];
 8003d64:	4b05      	ldr	r3, [pc, #20]	; (8003d7c <formatoHora+0xd8>)
 8003d66:	795a      	ldrb	r2, [r3, #5]
 8003d68:	4b05      	ldr	r3, [pc, #20]	; (8003d80 <formatoHora+0xdc>)
 8003d6a:	71da      	strb	r2, [r3, #7]
	hora_array[8] = '\0';
 8003d6c:	4b04      	ldr	r3, [pc, #16]	; (8003d80 <formatoHora+0xdc>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	721a      	strb	r2, [r3, #8]
	return hora_array;
 8003d72:	4b03      	ldr	r3, [pc, #12]	; (8003d80 <formatoHora+0xdc>)
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	2000027c 	.word	0x2000027c
 8003d80:	20000288 	.word	0x20000288
 8003d84:	20013448 	.word	0x20013448
 8003d88:	68db8bad 	.word	0x68db8bad
 8003d8c:	08006744 	.word	0x08006744
 8003d90:	20013420 	.word	0x20013420
 8003d94:	08006748 	.word	0x08006748

08003d98 <formatoFecha>:
/**
  * @brief  Se ajusta el formato de hora y de fecha
  * @param  h: hora, f: fecha
  * @retval None
  */
char* formatoFecha(char *f) {
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]

	strcpy(data, f);
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	4813      	ldr	r0, [pc, #76]	; (8003df0 <formatoFecha+0x58>)
 8003da4:	f000 fd98 	bl	80048d8 <strcpy>
	fecha_array[0] = data[0];
 8003da8:	4b11      	ldr	r3, [pc, #68]	; (8003df0 <formatoFecha+0x58>)
 8003daa:	781a      	ldrb	r2, [r3, #0]
 8003dac:	4b11      	ldr	r3, [pc, #68]	; (8003df4 <formatoFecha+0x5c>)
 8003dae:	701a      	strb	r2, [r3, #0]
	fecha_array[1] = data[1];
 8003db0:	4b0f      	ldr	r3, [pc, #60]	; (8003df0 <formatoFecha+0x58>)
 8003db2:	785a      	ldrb	r2, [r3, #1]
 8003db4:	4b0f      	ldr	r3, [pc, #60]	; (8003df4 <formatoFecha+0x5c>)
 8003db6:	705a      	strb	r2, [r3, #1]
	fecha_array[2] = '/';
 8003db8:	4b0e      	ldr	r3, [pc, #56]	; (8003df4 <formatoFecha+0x5c>)
 8003dba:	222f      	movs	r2, #47	; 0x2f
 8003dbc:	709a      	strb	r2, [r3, #2]
	fecha_array[3] = data[2];
 8003dbe:	4b0c      	ldr	r3, [pc, #48]	; (8003df0 <formatoFecha+0x58>)
 8003dc0:	789a      	ldrb	r2, [r3, #2]
 8003dc2:	4b0c      	ldr	r3, [pc, #48]	; (8003df4 <formatoFecha+0x5c>)
 8003dc4:	70da      	strb	r2, [r3, #3]
	fecha_array[4] = data[3];
 8003dc6:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <formatoFecha+0x58>)
 8003dc8:	78da      	ldrb	r2, [r3, #3]
 8003dca:	4b0a      	ldr	r3, [pc, #40]	; (8003df4 <formatoFecha+0x5c>)
 8003dcc:	711a      	strb	r2, [r3, #4]
	fecha_array[5] = '/';
 8003dce:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <formatoFecha+0x5c>)
 8003dd0:	222f      	movs	r2, #47	; 0x2f
 8003dd2:	715a      	strb	r2, [r3, #5]
	fecha_array[6] = data[4];
 8003dd4:	4b06      	ldr	r3, [pc, #24]	; (8003df0 <formatoFecha+0x58>)
 8003dd6:	791a      	ldrb	r2, [r3, #4]
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <formatoFecha+0x5c>)
 8003dda:	719a      	strb	r2, [r3, #6]
	fecha_array[7] = data[5];
 8003ddc:	4b04      	ldr	r3, [pc, #16]	; (8003df0 <formatoFecha+0x58>)
 8003dde:	795a      	ldrb	r2, [r3, #5]
 8003de0:	4b04      	ldr	r3, [pc, #16]	; (8003df4 <formatoFecha+0x5c>)
 8003de2:	71da      	strb	r2, [r3, #7]
	return fecha_array;
 8003de4:	4b03      	ldr	r3, [pc, #12]	; (8003df4 <formatoFecha+0x5c>)
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000294 	.word	0x20000294
 8003df4:	2000029c 	.word	0x2000029c

08003df8 <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callback
  * @param  UartHandle: UART handle.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
 {
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART1) {
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a12      	ldr	r2, [pc, #72]	; (8003e50 <HAL_UART_TxCpltCallback+0x58>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d10b      	bne.n	8003e22 <HAL_UART_TxCpltCallback+0x2a>
		(&huart1)->gState = HAL_UART_STATE_READY;
 8003e0a:	4b12      	ldr	r3, [pc, #72]	; (8003e54 <HAL_UART_TxCpltCallback+0x5c>)
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		Uart1Ready = SET;
 8003e12:	4b11      	ldr	r3, [pc, #68]	; (8003e58 <HAL_UART_TxCpltCallback+0x60>)
 8003e14:	2201      	movs	r2, #1
 8003e16:	701a      	strb	r2, [r3, #0]
		(&huart6)->RxState = HAL_UART_STATE_READY;
 8003e18:	4b10      	ldr	r3, [pc, #64]	; (8003e5c <HAL_UART_TxCpltCallback+0x64>)
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	else if (UartHandle->Instance == USART6) {
		(&huart6)->gState = HAL_UART_STATE_READY;
		UartReady = SET;
		(&huart6)->RxState = HAL_UART_STATE_READY;
	}
}
 8003e20:	e00f      	b.n	8003e42 <HAL_UART_TxCpltCallback+0x4a>
	else if (UartHandle->Instance == USART6) {
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a0e      	ldr	r2, [pc, #56]	; (8003e60 <HAL_UART_TxCpltCallback+0x68>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d10a      	bne.n	8003e42 <HAL_UART_TxCpltCallback+0x4a>
		(&huart6)->gState = HAL_UART_STATE_READY;
 8003e2c:	4b0b      	ldr	r3, [pc, #44]	; (8003e5c <HAL_UART_TxCpltCallback+0x64>)
 8003e2e:	2220      	movs	r2, #32
 8003e30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		UartReady = SET;
 8003e34:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <HAL_UART_TxCpltCallback+0x6c>)
 8003e36:	2201      	movs	r2, #1
 8003e38:	701a      	strb	r2, [r3, #0]
		(&huart6)->RxState = HAL_UART_STATE_READY;
 8003e3a:	4b08      	ldr	r3, [pc, #32]	; (8003e5c <HAL_UART_TxCpltCallback+0x64>)
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	40011000 	.word	0x40011000
 8003e54:	2001360c 	.word	0x2001360c
 8003e58:	20000279 	.word	0x20000279
 8003e5c:	20013660 	.word	0x20013660
 8003e60:	40011400 	.word	0x40011400
 8003e64:	20000278 	.word	0x20000278

08003e68 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback
  * @param  UartHandle: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART1) {
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a0e      	ldr	r2, [pc, #56]	; (8003eb0 <HAL_UART_RxCpltCallback+0x48>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d107      	bne.n	8003e8a <HAL_UART_RxCpltCallback+0x22>
		(&huart1)->RxState = HAL_UART_STATE_READY;
 8003e7a:	4b0e      	ldr	r3, [pc, #56]	; (8003eb4 <HAL_UART_RxCpltCallback+0x4c>)
 8003e7c:	2220      	movs	r2, #32
 8003e7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		Uart1Ready = SET;
 8003e82:	4b0d      	ldr	r3, [pc, #52]	; (8003eb8 <HAL_UART_RxCpltCallback+0x50>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	701a      	strb	r2, [r3, #0]
		(&huart6)->RxState = HAL_UART_STATE_READY;
//		imprimir(parsing);
		guardar_coordenadas(parsing);
		UartReady = SET;
	}
}
 8003e88:	e00e      	b.n	8003ea8 <HAL_UART_RxCpltCallback+0x40>
	else if (UartHandle->Instance == USART6) {
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a0b      	ldr	r2, [pc, #44]	; (8003ebc <HAL_UART_RxCpltCallback+0x54>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d109      	bne.n	8003ea8 <HAL_UART_RxCpltCallback+0x40>
		(&huart6)->RxState = HAL_UART_STATE_READY;
 8003e94:	4b0a      	ldr	r3, [pc, #40]	; (8003ec0 <HAL_UART_RxCpltCallback+0x58>)
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		guardar_coordenadas(parsing);
 8003e9c:	4809      	ldr	r0, [pc, #36]	; (8003ec4 <HAL_UART_RxCpltCallback+0x5c>)
 8003e9e:	f7ff fab9 	bl	8003414 <guardar_coordenadas>
		UartReady = SET;
 8003ea2:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <HAL_UART_RxCpltCallback+0x60>)
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	701a      	strb	r2, [r3, #0]
}
 8003ea8:	bf00      	nop
 8003eaa:	3708      	adds	r7, #8
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40011000 	.word	0x40011000
 8003eb4:	2001360c 	.word	0x2001360c
 8003eb8:	20000279 	.word	0x20000279
 8003ebc:	40011400 	.word	0x40011400
 8003ec0:	20013660 	.word	0x20013660
 8003ec4:	20013458 	.word	0x20013458
 8003ec8:	20000278 	.word	0x20000278

08003ecc <GPIO_Init>:
RTC_HandleTypeDef RtcHandle;
WWDG_HandleTypeDef hwwdg;

/** Pinout Configuration
 */
void GPIO_Init(void) {
 8003ecc:	b480      	push	{r7}
 8003ece:	b087      	sub	sp, #28
 8003ed0:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__GPIOA_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	4a25      	ldr	r2, [pc, #148]	; (8003f6c <GPIO_Init+0xa0>)
 8003ed8:	4b24      	ldr	r3, [pc, #144]	; (8003f6c <GPIO_Init+0xa0>)
 8003eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee2:	4b22      	ldr	r3, [pc, #136]	; (8003f6c <GPIO_Init+0xa0>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	617b      	str	r3, [r7, #20]
 8003eec:	697b      	ldr	r3, [r7, #20]
	__GPIOB_CLK_ENABLE();
 8003eee:	2300      	movs	r3, #0
 8003ef0:	613b      	str	r3, [r7, #16]
 8003ef2:	4a1e      	ldr	r2, [pc, #120]	; (8003f6c <GPIO_Init+0xa0>)
 8003ef4:	4b1d      	ldr	r3, [pc, #116]	; (8003f6c <GPIO_Init+0xa0>)
 8003ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef8:	f043 0302 	orr.w	r3, r3, #2
 8003efc:	6313      	str	r3, [r2, #48]	; 0x30
 8003efe:	4b1b      	ldr	r3, [pc, #108]	; (8003f6c <GPIO_Init+0xa0>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	693b      	ldr	r3, [r7, #16]
	__GPIOC_CLK_ENABLE();
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	60fb      	str	r3, [r7, #12]
 8003f0e:	4a17      	ldr	r2, [pc, #92]	; (8003f6c <GPIO_Init+0xa0>)
 8003f10:	4b16      	ldr	r3, [pc, #88]	; (8003f6c <GPIO_Init+0xa0>)
 8003f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f14:	f043 0304 	orr.w	r3, r3, #4
 8003f18:	6313      	str	r3, [r2, #48]	; 0x30
 8003f1a:	4b14      	ldr	r3, [pc, #80]	; (8003f6c <GPIO_Init+0xa0>)
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1e:	f003 0304 	and.w	r3, r3, #4
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
	__GPIOD_CLK_ENABLE();
 8003f26:	2300      	movs	r3, #0
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	4a10      	ldr	r2, [pc, #64]	; (8003f6c <GPIO_Init+0xa0>)
 8003f2c:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <GPIO_Init+0xa0>)
 8003f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f30:	f043 0308 	orr.w	r3, r3, #8
 8003f34:	6313      	str	r3, [r2, #48]	; 0x30
 8003f36:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <GPIO_Init+0xa0>)
 8003f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	60bb      	str	r3, [r7, #8]
 8003f40:	68bb      	ldr	r3, [r7, #8]
	__GPIOE_CLK_ENABLE();
 8003f42:	2300      	movs	r3, #0
 8003f44:	607b      	str	r3, [r7, #4]
 8003f46:	4a09      	ldr	r2, [pc, #36]	; (8003f6c <GPIO_Init+0xa0>)
 8003f48:	4b08      	ldr	r3, [pc, #32]	; (8003f6c <GPIO_Init+0xa0>)
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4c:	f043 0310 	orr.w	r3, r3, #16
 8003f50:	6313      	str	r3, [r2, #48]	; 0x30
 8003f52:	4b06      	ldr	r3, [pc, #24]	; (8003f6c <GPIO_Init+0xa0>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f56:	f003 0310 	and.w	r3, r3, #16
 8003f5a:	607b      	str	r3, [r7, #4]
 8003f5c:	687b      	ldr	r3, [r7, #4]
}
 8003f5e:	bf00      	nop
 8003f60:	371c      	adds	r7, #28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	40023800 	.word	0x40023800

08003f70 <UART1_Init>:

	}
}

/* USART1 init function */
void UART1_Init(void) {
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 8003f74:	4b0e      	ldr	r3, [pc, #56]	; (8003fb0 <UART1_Init+0x40>)
 8003f76:	4a0f      	ldr	r2, [pc, #60]	; (8003fb4 <UART1_Init+0x44>)
 8003f78:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8003f7a:	4b0d      	ldr	r3, [pc, #52]	; (8003fb0 <UART1_Init+0x40>)
 8003f7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f80:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f82:	4b0b      	ldr	r3, [pc, #44]	; (8003fb0 <UART1_Init+0x40>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8003f88:	4b09      	ldr	r3, [pc, #36]	; (8003fb0 <UART1_Init+0x40>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8003f8e:	4b08      	ldr	r3, [pc, #32]	; (8003fb0 <UART1_Init+0x40>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003f94:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <UART1_Init+0x40>)
 8003f96:	220c      	movs	r2, #12
 8003f98:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f9a:	4b05      	ldr	r3, [pc, #20]	; (8003fb0 <UART1_Init+0x40>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fa0:	4b03      	ldr	r3, [pc, #12]	; (8003fb0 <UART1_Init+0x40>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart1);
 8003fa6:	4802      	ldr	r0, [pc, #8]	; (8003fb0 <UART1_Init+0x40>)
 8003fa8:	f7fe fa68 	bl	800247c <HAL_UART_Init>

}
 8003fac:	bf00      	nop
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	2001360c 	.word	0x2001360c
 8003fb4:	40011000 	.word	0x40011000

08003fb8 <UART2_Init>:

/* USART2 init function */
void UART2_Init(void) {
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <UART2_Init+0x40>)
 8003fbe:	4a0f      	ldr	r2, [pc, #60]	; (8003ffc <UART2_Init+0x44>)
 8003fc0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003fc2:	4b0d      	ldr	r3, [pc, #52]	; (8003ff8 <UART2_Init+0x40>)
 8003fc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003fc8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003fca:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <UART2_Init+0x40>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003fd0:	4b09      	ldr	r3, [pc, #36]	; (8003ff8 <UART2_Init+0x40>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003fd6:	4b08      	ldr	r3, [pc, #32]	; (8003ff8 <UART2_Init+0x40>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003fdc:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <UART2_Init+0x40>)
 8003fde:	220c      	movs	r2, #12
 8003fe0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fe2:	4b05      	ldr	r3, [pc, #20]	; (8003ff8 <UART2_Init+0x40>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fe8:	4b03      	ldr	r3, [pc, #12]	; (8003ff8 <UART2_Init+0x40>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart2);
 8003fee:	4802      	ldr	r0, [pc, #8]	; (8003ff8 <UART2_Init+0x40>)
 8003ff0:	f7fe fa44 	bl	800247c <HAL_UART_Init>

}
 8003ff4:	bf00      	nop
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	200136f8 	.word	0x200136f8
 8003ffc:	40004400 	.word	0x40004400

08004000 <UART6_Init>:

/* USART1 init function */
void UART6_Init(void) {
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0

	huart6.Instance = USART6;
 8004004:	4b0e      	ldr	r3, [pc, #56]	; (8004040 <UART6_Init+0x40>)
 8004006:	4a0f      	ldr	r2, [pc, #60]	; (8004044 <UART6_Init+0x44>)
 8004008:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 9600;
 800400a:	4b0d      	ldr	r3, [pc, #52]	; (8004040 <UART6_Init+0x40>)
 800400c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004010:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004012:	4b0b      	ldr	r3, [pc, #44]	; (8004040 <UART6_Init+0x40>)
 8004014:	2200      	movs	r2, #0
 8004016:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8004018:	4b09      	ldr	r3, [pc, #36]	; (8004040 <UART6_Init+0x40>)
 800401a:	2200      	movs	r2, #0
 800401c:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 800401e:	4b08      	ldr	r3, [pc, #32]	; (8004040 <UART6_Init+0x40>)
 8004020:	2200      	movs	r2, #0
 8004022:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8004024:	4b06      	ldr	r3, [pc, #24]	; (8004040 <UART6_Init+0x40>)
 8004026:	220c      	movs	r2, #12
 8004028:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800402a:	4b05      	ldr	r3, [pc, #20]	; (8004040 <UART6_Init+0x40>)
 800402c:	2200      	movs	r2, #0
 800402e:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004030:	4b03      	ldr	r3, [pc, #12]	; (8004040 <UART6_Init+0x40>)
 8004032:	2200      	movs	r2, #0
 8004034:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart6);
 8004036:	4802      	ldr	r0, [pc, #8]	; (8004040 <UART6_Init+0x40>)
 8004038:	f7fe fa20 	bl	800247c <HAL_UART_Init>

}
 800403c:	bf00      	nop
 800403e:	bd80      	pop	{r7, pc}
 8004040:	20013660 	.word	0x20013660
 8004044:	40011400 	.word	0x40011400

08004048 <DMA_Init>:

/**
 * Enable DMA controller clock
 */
void DMA_Init(void) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__DMA2_CLK_ENABLE();
 800404e:	2300      	movs	r3, #0
 8004050:	607b      	str	r3, [r7, #4]
 8004052:	4a18      	ldr	r2, [pc, #96]	; (80040b4 <DMA_Init+0x6c>)
 8004054:	4b17      	ldr	r3, [pc, #92]	; (80040b4 <DMA_Init+0x6c>)
 8004056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004058:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800405c:	6313      	str	r3, [r2, #48]	; 0x30
 800405e:	4b15      	ldr	r3, [pc, #84]	; (80040b4 <DMA_Init+0x6c>)
 8004060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004066:	607b      	str	r3, [r7, #4]
 8004068:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800406a:	2200      	movs	r2, #0
 800406c:	2100      	movs	r1, #0
 800406e:	203a      	movs	r0, #58	; 0x3a
 8004070:	f7fc ff07 	bl	8000e82 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004074:	203a      	movs	r0, #58	; 0x3a
 8004076:	f7fc ff20 	bl	8000eba <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800407a:	2200      	movs	r2, #0
 800407c:	2100      	movs	r1, #0
 800407e:	2044      	movs	r0, #68	; 0x44
 8004080:	f7fc feff 	bl	8000e82 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8004084:	2044      	movs	r0, #68	; 0x44
 8004086:	f7fc ff18 	bl	8000eba <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800408a:	2200      	movs	r2, #0
 800408c:	2100      	movs	r1, #0
 800408e:	2045      	movs	r0, #69	; 0x45
 8004090:	f7fc fef7 	bl	8000e82 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004094:	2045      	movs	r0, #69	; 0x45
 8004096:	f7fc ff10 	bl	8000eba <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800409a:	2200      	movs	r2, #0
 800409c:	2100      	movs	r1, #0
 800409e:	2046      	movs	r0, #70	; 0x46
 80040a0:	f7fc feef 	bl	8000e82 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80040a4:	2046      	movs	r0, #70	; 0x46
 80040a6:	f7fc ff08 	bl	8000eba <HAL_NVIC_EnableIRQ>

}
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40023800 	.word	0x40023800

080040b8 <HAL_SYSTICK_Callback>:
/**
 * @brief SYSTICK callback
 * @param None
 * @retval None
 */
void HAL_SYSTICK_Callback(void) {
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80040bc:	f7fc fdd4 	bl	8000c68 <HAL_IncTick>
}
 80040c0:	bf00      	nop
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <HAL_RTCEx_WakeUpTimerEventCallback>:
/**
 * @brief  Wake Up Timer callback
 * @param  hrtc : hrtc handle
 * @retval None
 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) {
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
	/* NOTE : add the specific code to handle the RTC wake up interrupt */
	uwCounter = 1;
 80040cc:	4b04      	ldr	r3, [pc, #16]	; (80040e0 <HAL_RTCEx_WakeUpTimerEventCallback+0x1c>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	601a      	str	r2, [r3, #0]
	imprimir("RTC callback");
 80040d2:	4804      	ldr	r0, [pc, #16]	; (80040e4 <HAL_RTCEx_WakeUpTimerEventCallback+0x20>)
 80040d4:	f000 f896 	bl	8004204 <imprimir>
}
 80040d8:	bf00      	nop
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	200002a4 	.word	0x200002a4
 80040e4:	0800676c 	.word	0x0800676c

080040e8 <HAL_GPIO_EXTI_Callback>:
/**
 * @brief EXTI line detection callbacks
 * @param GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	4603      	mov	r3, r0
 80040f0:	80fb      	strh	r3, [r7, #6]
	/* Configure LED2 */
	BSP_LED_Init(LED2);
 80040f2:	2000      	movs	r0, #0
 80040f4:	f7fc fd1c 	bl	8000b30 <BSP_LED_Init>
	/* NOTE : add the specific code to handle the wake up button interrupt */
	if (GPIO_Pin == KEY_BUTTON_PIN) {
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040fe:	d105      	bne.n	800410c <HAL_GPIO_EXTI_Callback+0x24>
		uwCounter = 2;
 8004100:	4b04      	ldr	r3, [pc, #16]	; (8004114 <HAL_GPIO_EXTI_Callback+0x2c>)
 8004102:	2202      	movs	r2, #2
 8004104:	601a      	str	r2, [r3, #0]
		imprimir("GPIO callback");
 8004106:	4804      	ldr	r0, [pc, #16]	; (8004118 <HAL_GPIO_EXTI_Callback+0x30>)
 8004108:	f000 f87c 	bl	8004204 <imprimir>
	}
}
 800410c:	bf00      	nop
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	200002a4 	.word	0x200002a4
 8004118:	0800677c 	.word	0x0800677c

0800411c <main>:



__attribute__((__section__(".user_data"))) const char userConfig[64];

int main(void) {
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0

	/* MCU Configuration----------------------------------------------------------*/
	uint32_t delay;
	intentoLora = 0;
 8004120:	4b2f      	ldr	r3, [pc, #188]	; (80041e0 <main+0xc4>)
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]
	intentoGPRS = 0;
 8004126:	4b2f      	ldr	r3, [pc, #188]	; (80041e4 <main+0xc8>)
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800412c:	f7fc fd5e 	bl	8000bec <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8004130:	f000 f87e 	bl	8004230 <SystemClock_Config>

	GPIO_Init();
 8004134:	f7ff feca 	bl	8003ecc <GPIO_Init>
	BSP_LED_Init(LED2);
 8004138:	2000      	movs	r0, #0
 800413a:	f7fc fcf9 	bl	8000b30 <BSP_LED_Init>

	UART2_Init();
 800413e:	f7ff ff3b 	bl	8003fb8 <UART2_Init>
	DMA_Init();
 8004142:	f7ff ff81 	bl	8004048 <DMA_Init>
	UART6_Init();
 8004146:	f7ff ff5b 	bl	8004000 <UART6_Init>
	UART1_Init();
 800414a:	f7ff ff11 	bl	8003f70 <UART1_Init>

	imprimir("\r\nCOMIENZO PROGRAMA\r\n");
 800414e:	4826      	ldr	r0, [pc, #152]	; (80041e8 <main+0xcc>)
 8004150:	f000 f858 	bl	8004204 <imprimir>

	inicializar_gps();
 8004154:	f7ff f8ec 	bl	8003330 <inicializar_gps>
	//	leerBuffer();
	//	send_ATCommand_DMA("AT#HTTPSND=0,0,\"/pruebas_post.php\",46,\"application/x-www-form-urlencoded\"\r\n");
	//	leerBuffer();
	//	enviar_coordenadas_gprs();
	//	leerBuffer();
		send_ATCommand("AT+CMEE=2\r\n",5000);
 8004158:	f241 3188 	movw	r1, #5000	; 0x1388
 800415c:	4823      	ldr	r0, [pc, #140]	; (80041ec <main+0xd0>)
 800415e:	f7ff f8d1 	bl	8003304 <send_ATCommand>
		HAL_Delay(5000);
 8004162:	f241 3088 	movw	r0, #5000	; 0x1388
 8004166:	f7fc fd99 	bl	8000c9c <HAL_Delay>
	//	send_ATCommand("AT+CREG?\r\n",2000);
	//	read_buffer();
	//	send_ATCommand("AT+COPS?\r\n",2000);
	//	read_buffer();
		send_ATCommand("AT+COPS=4,2,\"42502\"\r\n",5000);
 800416a:	f241 3188 	movw	r1, #5000	; 0x1388
 800416e:	4820      	ldr	r0, [pc, #128]	; (80041f0 <main+0xd4>)
 8004170:	f7ff f8c8 	bl	8003304 <send_ATCommand>
		HAL_Delay(5000);
 8004174:	f241 3088 	movw	r0, #5000	; 0x1388
 8004178:	f7fc fd90 	bl	8000c9c <HAL_Delay>
	//	send_ATCommand("AT+CREG?\r\n",2000);
	//	read_buffer();
		send_ATCommand("AT+CGDCONT=1,\"IP\",\"internetm2m.air.com\"\r\n",5000);
 800417c:	f241 3188 	movw	r1, #5000	; 0x1388
 8004180:	481c      	ldr	r0, [pc, #112]	; (80041f4 <main+0xd8>)
 8004182:	f7ff f8bf 	bl	8003304 <send_ATCommand>
		HAL_Delay(5000);
 8004186:	f241 3088 	movw	r0, #5000	; 0x1388
 800418a:	f7fc fd87 	bl	8000c9c <HAL_Delay>
		send_ATCommand("AT#SGACT=1,1\r\n",10000);
 800418e:	f242 7110 	movw	r1, #10000	; 0x2710
 8004192:	4819      	ldr	r0, [pc, #100]	; (80041f8 <main+0xdc>)
 8004194:	f7ff f8b6 	bl	8003304 <send_ATCommand>
		HAL_Delay(10000);
 8004198:	f242 7010 	movw	r0, #10000	; 0x2710
 800419c:	f7fc fd7e 	bl	8000c9c <HAL_Delay>

		send_ATCommand("AT#HTTPCFG=0,\"larraitz.myruns.com\",80,0,,,0,120,1\r\n",5000);
 80041a0:	f241 3188 	movw	r1, #5000	; 0x1388
 80041a4:	4815      	ldr	r0, [pc, #84]	; (80041fc <main+0xe0>)
 80041a6:	f7ff f8ad 	bl	8003304 <send_ATCommand>
		HAL_Delay(5000);
 80041aa:	f241 3088 	movw	r0, #5000	; 0x1388
 80041ae:	f7fc fd75 	bl	8000c9c <HAL_Delay>
		send_ATCommand("AT#HTTPSND=0,0,\"/pruebas_post.php\",46,\"application/x-www-form-urlencoded\"\r\n",5000);
 80041b2:	f241 3188 	movw	r1, #5000	; 0x1388
 80041b6:	4812      	ldr	r0, [pc, #72]	; (8004200 <main+0xe4>)
 80041b8:	f7ff f8a4 	bl	8003304 <send_ATCommand>
	//	read_buffer();
		HAL_Delay(10000);
 80041bc:	f242 7010 	movw	r0, #10000	; 0x2710
 80041c0:	f7fc fd6c 	bl	8000c9c <HAL_Delay>
	//		Flush_Buffer((uint8_t*)ReadyBuf, BUFFERSIZE);
	//	}
	//
	//enviar_coord_lora();
	//intentoGPRS = 0;
	intentoLora = 5;
 80041c4:	4b06      	ldr	r3, [pc, #24]	; (80041e0 <main+0xc4>)
 80041c6:	2205      	movs	r2, #5
 80041c8:	601a      	str	r2, [r3, #0]
//	enviar_coord_lora();


	while (1) {
		/* Toggle LED2 */
		BSP_LED_Toggle(LED2);
 80041ca:	2000      	movs	r0, #0
 80041cc:	f7fc fcfa 	bl	8000bc4 <BSP_LED_Toggle>
		enviar_coordenadas_gprs();
 80041d0:	f7ff fb3c 	bl	800384c <enviar_coordenadas_gprs>
		HAL_Delay(5000);
 80041d4:	f241 3088 	movw	r0, #5000	; 0x1388
 80041d8:	f7fc fd60 	bl	8000c9c <HAL_Delay>
	while (1) {
 80041dc:	e7f5      	b.n	80041ca <main+0xae>
 80041de:	bf00      	nop
 80041e0:	200137b0 	.word	0x200137b0
 80041e4:	20013778 	.word	0x20013778
 80041e8:	0800678c 	.word	0x0800678c
 80041ec:	080067a4 	.word	0x080067a4
 80041f0:	080067b0 	.word	0x080067b0
 80041f4:	080067c8 	.word	0x080067c8
 80041f8:	080067f4 	.word	0x080067f4
 80041fc:	08006804 	.word	0x08006804
 8004200:	08006838 	.word	0x08006838

08004204 <imprimir>:
//	}
//	HAL_FLASH_Program(TYPEPROGRAM_WORD, FlashAddress, (uint64_t)data);
//	HAL_FLASH_Lock();
}

void imprimir(char* msg){
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 0xFFFF);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f7fb ffed 	bl	80001ec <strlen>
 8004212:	4603      	mov	r3, r0
 8004214:	b29a      	uxth	r2, r3
 8004216:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	4803      	ldr	r0, [pc, #12]	; (800422c <imprimir+0x28>)
 800421e:	f7fe f97a 	bl	8002516 <HAL_UART_Transmit>

}
 8004222:	bf00      	nop
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	200136f8 	.word	0x200136f8

08004230 <SystemClock_Config>:
  *            Flash Latency(WS)              = 3
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b094      	sub	sp, #80	; 0x50
 8004234:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004236:	2300      	movs	r3, #0
 8004238:	60bb      	str	r3, [r7, #8]
 800423a:	4a29      	ldr	r2, [pc, #164]	; (80042e0 <SystemClock_Config+0xb0>)
 800423c:	4b28      	ldr	r3, [pc, #160]	; (80042e0 <SystemClock_Config+0xb0>)
 800423e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004240:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004244:	6413      	str	r3, [r2, #64]	; 0x40
 8004246:	4b26      	ldr	r3, [pc, #152]	; (80042e0 <SystemClock_Config+0xb0>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800424e:	60bb      	str	r3, [r7, #8]
 8004250:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004252:	2300      	movs	r3, #0
 8004254:	607b      	str	r3, [r7, #4]
 8004256:	4a23      	ldr	r2, [pc, #140]	; (80042e4 <SystemClock_Config+0xb4>)
 8004258:	4b22      	ldr	r3, [pc, #136]	; (80042e4 <SystemClock_Config+0xb4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004260:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004264:	6013      	str	r3, [r2, #0]
 8004266:	4b1f      	ldr	r3, [pc, #124]	; (80042e4 <SystemClock_Config+0xb4>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	687b      	ldr	r3, [r7, #4]

  /* Enable HSI Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004272:	2302      	movs	r3, #2
 8004274:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004276:	2301      	movs	r3, #1
 8004278:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSICalibrationValue = 0x10;
 800427a:	2310      	movs	r3, #16
 800427c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800427e:	2302      	movs	r3, #2
 8004280:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004282:	2300      	movs	r3, #0
 8004284:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004286:	2310      	movs	r3, #16
 8004288:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 400;
 800428a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800428e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004290:	2304      	movs	r3, #4
 8004292:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004294:	2307      	movs	r3, #7
 8004296:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004298:	f107 030c 	add.w	r3, r7, #12
 800429c:	4618      	mov	r0, r3
 800429e:	f7fd fb91 	bl	80019c4 <HAL_RCC_OscConfig>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80042a8:	f000 f81e 	bl	80042e8 <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80042ac:	230f      	movs	r3, #15
 80042ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042b0:	2302      	movs	r3, #2
 80042b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042b4:	2300      	movs	r3, #0
 80042b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80042b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042be:	2300      	movs	r3, #0
 80042c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80042c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80042c6:	2103      	movs	r1, #3
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7fd fdd5 	bl	8001e78 <HAL_RCC_ClockConfig>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80042d4:	f000 f808 	bl	80042e8 <Error_Handler>
//
//  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
//
//  /* SysTick_IRQn interrupt configuration */
//  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
}
 80042d8:	bf00      	nop
 80042da:	3750      	adds	r7, #80	; 0x50
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40023800 	.word	0x40023800
 80042e4:	40007000 	.word	0x40007000

080042e8 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* Turn LED3 on */
  BSP_LED_On(LED2);
 80042ec:	2000      	movs	r0, #0
 80042ee:	f7fc fc55 	bl	8000b9c <BSP_LED_On>

  while(1)
 80042f2:	e7fe      	b.n	80042f2 <Error_Handler+0xa>

080042f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80042f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800432c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80042f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80042fa:	e003      	b.n	8004304 <LoopCopyDataInit>

080042fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80042fc:	4b0c      	ldr	r3, [pc, #48]	; (8004330 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80042fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004300:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004302:	3104      	adds	r1, #4

08004304 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004304:	480b      	ldr	r0, [pc, #44]	; (8004334 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004306:	4b0c      	ldr	r3, [pc, #48]	; (8004338 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004308:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800430a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800430c:	d3f6      	bcc.n	80042fc <CopyDataInit>
  ldr  r2, =_sbss
 800430e:	4a0b      	ldr	r2, [pc, #44]	; (800433c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004310:	e002      	b.n	8004318 <LoopFillZerobss>

08004312 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004312:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004314:	f842 3b04 	str.w	r3, [r2], #4

08004318 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004318:	4b09      	ldr	r3, [pc, #36]	; (8004340 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800431a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800431c:	d3f9      	bcc.n	8004312 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800431e:	f000 f96d 	bl	80045fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004322:	f000 fa9f 	bl	8004864 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004326:	f7ff fef9 	bl	800411c <main>
  bx  lr    
 800432a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800432c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004330:	08006b18 	.word	0x08006b18
  ldr  r0, =_sdata
 8004334:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004338:	20000248 	.word	0x20000248
  ldr  r2, =_sbss
 800433c:	20000248 	.word	0x20000248
  ldr  r3, = _ebss
 8004340:	200139dc 	.word	0x200139dc

08004344 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004344:	e7fe      	b.n	8004344 <ADC_IRQHandler>

08004346 <HAL_MspInit>:

/**
 * Initializes the Global MSP.
 */

void HAL_MspInit(void) {
 8004346:	b580      	push	{r7, lr}
 8004348:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800434a:	2003      	movs	r0, #3
 800434c:	f7fc fd8e 	bl	8000e6c <HAL_NVIC_SetPriorityGrouping>

	/* System interrupt init*/
	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004350:	2200      	movs	r2, #0
 8004352:	2100      	movs	r1, #0
 8004354:	f04f 30ff 	mov.w	r0, #4294967295
 8004358:	f7fc fd93 	bl	8000e82 <HAL_NVIC_SetPriority>
}
 800435c:	bf00      	nop
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart) {
 8004360:	b580      	push	{r7, lr}
 8004362:	b08a      	sub	sp, #40	; 0x28
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;
	if (huart->Instance == USART1) {
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a6e      	ldr	r2, [pc, #440]	; (8004528 <HAL_UART_MspInit+0x1c8>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d130      	bne.n	80043d4 <HAL_UART_MspInit+0x74>
		/* Peripheral clock enable */
		__USART1_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	613b      	str	r3, [r7, #16]
 8004376:	4a6d      	ldr	r2, [pc, #436]	; (800452c <HAL_UART_MspInit+0x1cc>)
 8004378:	4b6c      	ldr	r3, [pc, #432]	; (800452c <HAL_UART_MspInit+0x1cc>)
 800437a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437c:	f043 0310 	orr.w	r3, r3, #16
 8004380:	6453      	str	r3, [r2, #68]	; 0x44
 8004382:	4b6a      	ldr	r3, [pc, #424]	; (800452c <HAL_UART_MspInit+0x1cc>)
 8004384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004386:	f003 0310 	and.w	r3, r3, #16
 800438a:	613b      	str	r3, [r7, #16]
 800438c:	693b      	ldr	r3, [r7, #16]

		/**USART1 GPIO Configuration
		 PA9     ------> USART1_TX
		 PA10     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 800438e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004392:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004394:	2302      	movs	r3, #2
 8004396:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004398:	2301      	movs	r3, #1
 800439a:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800439c:	2303      	movs	r3, #3
 800439e:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043a0:	2307      	movs	r3, #7
 80043a2:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043a4:	f107 0314 	add.w	r3, r7, #20
 80043a8:	4619      	mov	r1, r3
 80043aa:	4861      	ldr	r0, [pc, #388]	; (8004530 <HAL_UART_MspInit+0x1d0>)
 80043ac:	f7fd f944 	bl	8001638 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_15;
 80043b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043b4:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b6:	2302      	movs	r3, #2
 80043b8:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043ba:	2301      	movs	r3, #1
 80043bc:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80043be:	2303      	movs	r3, #3
 80043c0:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043c2:	2307      	movs	r3, #7
 80043c4:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c6:	f107 0314 	add.w	r3, r7, #20
 80043ca:	4619      	mov	r1, r3
 80043cc:	4858      	ldr	r0, [pc, #352]	; (8004530 <HAL_UART_MspInit+0x1d0>)
 80043ce:	f7fd f933 	bl	8001638 <HAL_GPIO_Init>

//		/* Peripheral interrupt init*/
//		HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
//		HAL_NVIC_EnableIRQ(USART6_IRQn);
	}
}
 80043d2:	e0a4      	b.n	800451e <HAL_UART_MspInit+0x1be>
	} else if (huart->Instance == USART2) {
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a56      	ldr	r2, [pc, #344]	; (8004534 <HAL_UART_MspInit+0x1d4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d128      	bne.n	8004430 <HAL_UART_MspInit+0xd0>
		__USART2_CLK_ENABLE();
 80043de:	2300      	movs	r3, #0
 80043e0:	60fb      	str	r3, [r7, #12]
 80043e2:	4a52      	ldr	r2, [pc, #328]	; (800452c <HAL_UART_MspInit+0x1cc>)
 80043e4:	4b51      	ldr	r3, [pc, #324]	; (800452c <HAL_UART_MspInit+0x1cc>)
 80043e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043ec:	6413      	str	r3, [r2, #64]	; 0x40
 80043ee:	4b4f      	ldr	r3, [pc, #316]	; (800452c <HAL_UART_MspInit+0x1cc>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043f6:	60fb      	str	r3, [r7, #12]
 80043f8:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_2;
 80043fa:	2304      	movs	r3, #4
 80043fc:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fe:	2302      	movs	r3, #2
 8004400:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004402:	2300      	movs	r3, #0
 8004404:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004406:	2303      	movs	r3, #3
 8004408:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800440a:	2307      	movs	r3, #7
 800440c:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800440e:	f107 0314 	add.w	r3, r7, #20
 8004412:	4619      	mov	r1, r3
 8004414:	4846      	ldr	r0, [pc, #280]	; (8004530 <HAL_UART_MspInit+0x1d0>)
 8004416:	f7fd f90f 	bl	8001638 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_3;
 800441a:	2308      	movs	r3, #8
 800441c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800441e:	2307      	movs	r3, #7
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004422:	f107 0314 	add.w	r3, r7, #20
 8004426:	4619      	mov	r1, r3
 8004428:	4841      	ldr	r0, [pc, #260]	; (8004530 <HAL_UART_MspInit+0x1d0>)
 800442a:	f7fd f905 	bl	8001638 <HAL_GPIO_Init>
}
 800442e:	e076      	b.n	800451e <HAL_UART_MspInit+0x1be>
	} else if (huart->Instance == USART6) {
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a40      	ldr	r2, [pc, #256]	; (8004538 <HAL_UART_MspInit+0x1d8>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d171      	bne.n	800451e <HAL_UART_MspInit+0x1be>
		__USART6_CLK_ENABLE();
 800443a:	2300      	movs	r3, #0
 800443c:	60bb      	str	r3, [r7, #8]
 800443e:	4a3b      	ldr	r2, [pc, #236]	; (800452c <HAL_UART_MspInit+0x1cc>)
 8004440:	4b3a      	ldr	r3, [pc, #232]	; (800452c <HAL_UART_MspInit+0x1cc>)
 8004442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004444:	f043 0320 	orr.w	r3, r3, #32
 8004448:	6453      	str	r3, [r2, #68]	; 0x44
 800444a:	4b38      	ldr	r3, [pc, #224]	; (800452c <HAL_UART_MspInit+0x1cc>)
 800444c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800444e:	f003 0320 	and.w	r3, r3, #32
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	68bb      	ldr	r3, [r7, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8004456:	23c0      	movs	r3, #192	; 0xc0
 8004458:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800445a:	2302      	movs	r3, #2
 800445c:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL; //GPIO_PULLUP?
 800445e:	2300      	movs	r3, #0
 8004460:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004462:	2303      	movs	r3, #3
 8004464:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004466:	2308      	movs	r3, #8
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800446a:	f107 0314 	add.w	r3, r7, #20
 800446e:	4619      	mov	r1, r3
 8004470:	4832      	ldr	r0, [pc, #200]	; (800453c <HAL_UART_MspInit+0x1dc>)
 8004472:	f7fd f8e1 	bl	8001638 <HAL_GPIO_Init>
		hdma_usart6_rx.Instance = DMA2_Stream2;
 8004476:	4b32      	ldr	r3, [pc, #200]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 8004478:	4a32      	ldr	r2, [pc, #200]	; (8004544 <HAL_UART_MspInit+0x1e4>)
 800447a:	601a      	str	r2, [r3, #0]
		hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800447c:	4b30      	ldr	r3, [pc, #192]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 800447e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8004482:	605a      	str	r2, [r3, #4]
		hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004484:	4b2e      	ldr	r3, [pc, #184]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 8004486:	2200      	movs	r2, #0
 8004488:	609a      	str	r2, [r3, #8]
		hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800448a:	4b2d      	ldr	r3, [pc, #180]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 800448c:	2200      	movs	r2, #0
 800448e:	60da      	str	r2, [r3, #12]
		hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004490:	4b2b      	ldr	r3, [pc, #172]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 8004492:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004496:	611a      	str	r2, [r3, #16]
		hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004498:	4b29      	ldr	r3, [pc, #164]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 800449a:	2200      	movs	r2, #0
 800449c:	615a      	str	r2, [r3, #20]
		hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800449e:	4b28      	ldr	r3, [pc, #160]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	619a      	str	r2, [r3, #24]
		hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80044a4:	4b26      	ldr	r3, [pc, #152]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 80044a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044aa:	61da      	str	r2, [r3, #28]
		hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044ac:	4b24      	ldr	r3, [pc, #144]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	621a      	str	r2, [r3, #32]
		hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044b2:	4b23      	ldr	r3, [pc, #140]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_DMA_Init(&hdma_usart6_rx);
 80044b8:	4821      	ldr	r0, [pc, #132]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 80044ba:	f7fc fd1f 	bl	8000efc <HAL_DMA_Init>
		__HAL_LINKDMA(huart, hdmarx, hdma_usart6_rx);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a1f      	ldr	r2, [pc, #124]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 80044c2:	635a      	str	r2, [r3, #52]	; 0x34
 80044c4:	4a1e      	ldr	r2, [pc, #120]	; (8004540 <HAL_UART_MspInit+0x1e0>)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6393      	str	r3, [r2, #56]	; 0x38
		hdma_usart6_tx.Instance = DMA2_Stream6;
 80044ca:	4b1f      	ldr	r3, [pc, #124]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044cc:	4a1f      	ldr	r2, [pc, #124]	; (800454c <HAL_UART_MspInit+0x1ec>)
 80044ce:	601a      	str	r2, [r3, #0]
		hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80044d0:	4b1d      	ldr	r3, [pc, #116]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044d2:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80044d6:	605a      	str	r2, [r3, #4]
		hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044d8:	4b1b      	ldr	r3, [pc, #108]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044da:	2240      	movs	r2, #64	; 0x40
 80044dc:	609a      	str	r2, [r3, #8]
		hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044de:	4b1a      	ldr	r3, [pc, #104]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	60da      	str	r2, [r3, #12]
		hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80044e4:	4b18      	ldr	r3, [pc, #96]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044ea:	611a      	str	r2, [r3, #16]
		hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044ec:	4b16      	ldr	r3, [pc, #88]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	615a      	str	r2, [r3, #20]
		hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044f2:	4b15      	ldr	r3, [pc, #84]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	619a      	str	r2, [r3, #24]
		hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 80044f8:	4b13      	ldr	r3, [pc, #76]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 80044fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044fe:	61da      	str	r2, [r3, #28]
		hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004500:	4b11      	ldr	r3, [pc, #68]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 8004502:	2200      	movs	r2, #0
 8004504:	621a      	str	r2, [r3, #32]
		hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004506:	4b10      	ldr	r3, [pc, #64]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 8004508:	2200      	movs	r2, #0
 800450a:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_DMA_Init(&hdma_usart6_tx);
 800450c:	480e      	ldr	r0, [pc, #56]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 800450e:	f7fc fcf5 	bl	8000efc <HAL_DMA_Init>
		__HAL_LINKDMA(huart, hdmatx, hdma_usart6_tx);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a0c      	ldr	r2, [pc, #48]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 8004516:	631a      	str	r2, [r3, #48]	; 0x30
 8004518:	4a0b      	ldr	r2, [pc, #44]	; (8004548 <HAL_UART_MspInit+0x1e8>)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800451e:	bf00      	nop
 8004520:	3728      	adds	r7, #40	; 0x28
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	40011000 	.word	0x40011000
 800452c:	40023800 	.word	0x40023800
 8004530:	40020000 	.word	0x40020000
 8004534:	40004400 	.word	0x40004400
 8004538:	40011400 	.word	0x40011400
 800453c:	40020800 	.word	0x40020800
 8004540:	20013858 	.word	0x20013858
 8004544:	40026440 	.word	0x40026440
 8004548:	20013918 	.word	0x20013918
 800454c:	400264a0 	.word	0x400264a0

08004550 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004554:	f7fc fb88 	bl	8000c68 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8004558:	f7fc fcc9 	bl	8000eee <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800455c:	bf00      	nop
 800455e:	bd80      	pop	{r7, pc}

08004560 <RTC_WKUP_IRQHandler>:
  * @brief  This function handles RTC Auto wake-up interrupt request.
  * @param  None
  * @retval None
  */
void RTC_WKUP_IRQHandler(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler(&RTCHandle);
 8004564:	4802      	ldr	r0, [pc, #8]	; (8004570 <RTC_WKUP_IRQHandler+0x10>)
 8004566:	f7fd fe67 	bl	8002238 <HAL_RTCEx_WakeUpTimerIRQHandler>
}
 800456a:	bf00      	nop
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	20013758 	.word	0x20013758

08004574 <EXTI15_10_IRQHandler>:
  * @brief  This function handles External line 15_10 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* As the following address is invalid (not mapped), a Hardfault exception
  will be generated with an infinite loop and when the WWDG counter falls to 63
  the WWDG reset occurs */
//  *(__IO uint32_t *) 0xA0003000 = 0xFF;
	 HAL_GPIO_EXTI_IRQHandler(KEY_BUTTON_PIN);
 8004578:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800457c:	f7fd fa0a 	bl	8001994 <HAL_GPIO_EXTI_IRQHandler>
}
 8004580:	bf00      	nop
 8004582:	bd80      	pop	{r7, pc}

08004584 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 8004588:	4802      	ldr	r0, [pc, #8]	; (8004594 <USART2_IRQHandler+0x10>)
 800458a:	f7fe f949 	bl	8002820 <HAL_UART_IRQHandler>
}
 800458e:	bf00      	nop
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	200136f8 	.word	0x200136f8

08004598 <DMA2_Stream2_IRQHandler>:

/**
* @brief This function handles DMA2 stream5 global interrupt.
*/
void DMA2_Stream2_IRQHandler(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800459c:	4802      	ldr	r0, [pc, #8]	; (80045a8 <DMA2_Stream2_IRQHandler+0x10>)
 800459e:	f7fc fddd 	bl	800115c <HAL_DMA_IRQHandler>
}
 80045a2:	bf00      	nop
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	20013858 	.word	0x20013858

080045ac <DMA2_Stream6_IRQHandler>:

/**
* @brief This function handles DMA2 stream7 global interrupt.
*/
void DMA2_Stream6_IRQHandler(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80045b0:	4802      	ldr	r0, [pc, #8]	; (80045bc <DMA2_Stream6_IRQHandler+0x10>)
 80045b2:	f7fc fdd3 	bl	800115c <HAL_DMA_IRQHandler>
}
 80045b6:	bf00      	nop
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	20013918 	.word	0x20013918

080045c0 <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi1);
 80045c4:	4802      	ldr	r0, [pc, #8]	; (80045d0 <SPI1_IRQHandler+0x10>)
 80045c6:	f7fd fe63 	bl	8002290 <HAL_SPI_IRQHandler>
}
 80045ca:	bf00      	nop
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	200136a0 	.word	0x200136a0

080045d4 <DMA2_Stream5_IRQHandler>:

/**
* @brief This function handles DMA2 stream5 global interrupt.
*/
void DMA2_Stream5_IRQHandler(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80045d8:	4802      	ldr	r0, [pc, #8]	; (80045e4 <DMA2_Stream5_IRQHandler+0x10>)
 80045da:	f7fc fdbf 	bl	800115c <HAL_DMA_IRQHandler>
}
 80045de:	bf00      	nop
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	20013978 	.word	0x20013978

080045e8 <DMA2_Stream7_IRQHandler>:

/**
* @brief This function handles DMA2 stream7 global interrupt.
*/
void DMA2_Stream7_IRQHandler(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80045ec:	4802      	ldr	r0, [pc, #8]	; (80045f8 <DMA2_Stream7_IRQHandler+0x10>)
 80045ee:	f7fc fdb5 	bl	800115c <HAL_DMA_IRQHandler>

}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	200138b8 	.word	0x200138b8

080045fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004600:	4a16      	ldr	r2, [pc, #88]	; (800465c <SystemInit+0x60>)
 8004602:	4b16      	ldr	r3, [pc, #88]	; (800465c <SystemInit+0x60>)
 8004604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004608:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800460c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004610:	4a13      	ldr	r2, [pc, #76]	; (8004660 <SystemInit+0x64>)
 8004612:	4b13      	ldr	r3, [pc, #76]	; (8004660 <SystemInit+0x64>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f043 0301 	orr.w	r3, r3, #1
 800461a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800461c:	4b10      	ldr	r3, [pc, #64]	; (8004660 <SystemInit+0x64>)
 800461e:	2200      	movs	r2, #0
 8004620:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004622:	4a0f      	ldr	r2, [pc, #60]	; (8004660 <SystemInit+0x64>)
 8004624:	4b0e      	ldr	r3, [pc, #56]	; (8004660 <SystemInit+0x64>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800462c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004630:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004632:	4b0b      	ldr	r3, [pc, #44]	; (8004660 <SystemInit+0x64>)
 8004634:	4a0b      	ldr	r2, [pc, #44]	; (8004664 <SystemInit+0x68>)
 8004636:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004638:	4a09      	ldr	r2, [pc, #36]	; (8004660 <SystemInit+0x64>)
 800463a:	4b09      	ldr	r3, [pc, #36]	; (8004660 <SystemInit+0x64>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004642:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004644:	4b06      	ldr	r3, [pc, #24]	; (8004660 <SystemInit+0x64>)
 8004646:	2200      	movs	r2, #0
 8004648:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800464a:	4b04      	ldr	r3, [pc, #16]	; (800465c <SystemInit+0x60>)
 800464c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004650:	609a      	str	r2, [r3, #8]
#endif
}
 8004652:	bf00      	nop
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	e000ed00 	.word	0xe000ed00
 8004660:	40023800 	.word	0x40023800
 8004664:	24003010 	.word	0x24003010

08004668 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8004668:	b480      	push	{r7}
 800466a:	b087      	sub	sp, #28
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]
	int div = 1;
 8004674:	2301      	movs	r3, #1
 8004676:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004678:	e004      	b.n	8004684 <ts_itoa+0x1c>
		div *= base;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	fb02 f303 	mul.w	r3, r2, r3
 8004682:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	68ba      	ldr	r2, [r7, #8]
 8004688:	fbb2 f2f3 	udiv	r2, r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	429a      	cmp	r2, r3
 8004690:	d2f3      	bcs.n	800467a <ts_itoa+0x12>

	while (div != 0)
 8004692:	e029      	b.n	80046e8 <ts_itoa+0x80>
	{
		int num = d/div;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	fbb2 f3f3 	udiv	r3, r2, r3
 800469c:	613b      	str	r3, [r7, #16]
		d = d%div;
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80046a6:	fb02 f201 	mul.w	r2, r2, r1
 80046aa:	1a9b      	subs	r3, r3, r2
 80046ac:	60bb      	str	r3, [r7, #8]
		div /= base;
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	fb92 f3f3 	sdiv	r3, r2, r3
 80046b6:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	2b09      	cmp	r3, #9
 80046bc:	dd0a      	ble.n	80046d4 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	1c59      	adds	r1, r3, #1
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	6011      	str	r1, [r2, #0]
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	3237      	adds	r2, #55	; 0x37
 80046ce:	b2d2      	uxtb	r2, r2
 80046d0:	701a      	strb	r2, [r3, #0]
 80046d2:	e009      	b.n	80046e8 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	1c59      	adds	r1, r3, #1
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	6011      	str	r1, [r2, #0]
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	3230      	adds	r2, #48	; 0x30
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1d2      	bne.n	8004694 <ts_itoa+0x2c>
	}
}
 80046ee:	bf00      	nop
 80046f0:	371c      	adds	r7, #28
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b088      	sub	sp, #32
 80046fe:	af00      	add	r7, sp, #0
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800470a:	e07d      	b.n	8004808 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	2b25      	cmp	r3, #37	; 0x25
 8004712:	d171      	bne.n	80047f8 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	3301      	adds	r3, #1
 8004718:	60bb      	str	r3, [r7, #8]
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	2b64      	cmp	r3, #100	; 0x64
 8004720:	d01e      	beq.n	8004760 <ts_formatstring+0x66>
 8004722:	2b64      	cmp	r3, #100	; 0x64
 8004724:	dc06      	bgt.n	8004734 <ts_formatstring+0x3a>
 8004726:	2b58      	cmp	r3, #88	; 0x58
 8004728:	d050      	beq.n	80047cc <ts_formatstring+0xd2>
 800472a:	2b63      	cmp	r3, #99	; 0x63
 800472c:	d00e      	beq.n	800474c <ts_formatstring+0x52>
 800472e:	2b25      	cmp	r3, #37	; 0x25
 8004730:	d058      	beq.n	80047e4 <ts_formatstring+0xea>
 8004732:	e05d      	b.n	80047f0 <ts_formatstring+0xf6>
 8004734:	2b73      	cmp	r3, #115	; 0x73
 8004736:	d02b      	beq.n	8004790 <ts_formatstring+0x96>
 8004738:	2b73      	cmp	r3, #115	; 0x73
 800473a:	dc02      	bgt.n	8004742 <ts_formatstring+0x48>
 800473c:	2b69      	cmp	r3, #105	; 0x69
 800473e:	d00f      	beq.n	8004760 <ts_formatstring+0x66>
 8004740:	e056      	b.n	80047f0 <ts_formatstring+0xf6>
 8004742:	2b75      	cmp	r3, #117	; 0x75
 8004744:	d037      	beq.n	80047b6 <ts_formatstring+0xbc>
 8004746:	2b78      	cmp	r3, #120	; 0x78
 8004748:	d040      	beq.n	80047cc <ts_formatstring+0xd2>
 800474a:	e051      	b.n	80047f0 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	60fa      	str	r2, [r7, #12]
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	1d11      	adds	r1, r2, #4
 8004756:	6079      	str	r1, [r7, #4]
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	b2d2      	uxtb	r2, r2
 800475c:	701a      	strb	r2, [r3, #0]
				break;
 800475e:	e047      	b.n	80047f0 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	1d1a      	adds	r2, r3, #4
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	2b00      	cmp	r3, #0
 800476e:	da07      	bge.n	8004780 <ts_formatstring+0x86>
					{
						val *= -1;
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	425b      	negs	r3, r3
 8004774:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	1c5a      	adds	r2, r3, #1
 800477a:	60fa      	str	r2, [r7, #12]
 800477c:	222d      	movs	r2, #45	; 0x2d
 800477e:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8004780:	69f9      	ldr	r1, [r7, #28]
 8004782:	f107 030c 	add.w	r3, r7, #12
 8004786:	220a      	movs	r2, #10
 8004788:	4618      	mov	r0, r3
 800478a:	f7ff ff6d 	bl	8004668 <ts_itoa>
				}
				break;
 800478e:	e02f      	b.n	80047f0 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	1d1a      	adds	r2, r3, #4
 8004794:	607a      	str	r2, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800479a:	e007      	b.n	80047ac <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	1c5a      	adds	r2, r3, #1
 80047a0:	60fa      	str	r2, [r7, #12]
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	1c51      	adds	r1, r2, #1
 80047a6:	61b9      	str	r1, [r7, #24]
 80047a8:	7812      	ldrb	r2, [r2, #0]
 80047aa:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1f3      	bne.n	800479c <ts_formatstring+0xa2>
					}
				}
				break;
 80047b4:	e01c      	b.n	80047f0 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	1d1a      	adds	r2, r3, #4
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	6819      	ldr	r1, [r3, #0]
 80047be:	f107 030c 	add.w	r3, r7, #12
 80047c2:	220a      	movs	r2, #10
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff ff4f 	bl	8004668 <ts_itoa>
				break;
 80047ca:	e011      	b.n	80047f0 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	1d1a      	adds	r2, r3, #4
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4619      	mov	r1, r3
 80047d6:	f107 030c 	add.w	r3, r7, #12
 80047da:	2210      	movs	r2, #16
 80047dc:	4618      	mov	r0, r3
 80047de:	f7ff ff43 	bl	8004668 <ts_itoa>
				break;
 80047e2:	e005      	b.n	80047f0 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	60fa      	str	r2, [r7, #12]
 80047ea:	2225      	movs	r2, #37	; 0x25
 80047ec:	701a      	strb	r2, [r3, #0]
				  break;
 80047ee:	bf00      	nop
			}
			fmt++;
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	3301      	adds	r3, #1
 80047f4:	60bb      	str	r3, [r7, #8]
 80047f6:	e007      	b.n	8004808 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	1c5a      	adds	r2, r3, #1
 80047fc:	60fa      	str	r2, [r7, #12]
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	1c51      	adds	r1, r2, #1
 8004802:	60b9      	str	r1, [r7, #8]
 8004804:	7812      	ldrb	r2, [r2, #0]
 8004806:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	f47f af7d 	bne.w	800470c <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	461a      	mov	r2, r3
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	1ad3      	subs	r3, r2, r3
}
 8004820:	4618      	mov	r0, r3
 8004822:	3720      	adds	r7, #32
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8004828:	b40e      	push	{r1, r2, r3}
 800482a:	b580      	push	{r7, lr}
 800482c:	b085      	sub	sp, #20
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8004832:	f107 0320 	add.w	r3, r7, #32
 8004836:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	69f9      	ldr	r1, [r7, #28]
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff ff5c 	bl	80046fa <ts_formatstring>
 8004842:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8004844:	68fb      	ldr	r3, [r7, #12]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3714      	adds	r7, #20
 800484a:	46bd      	mov	sp, r7
 800484c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004850:	b003      	add	sp, #12
 8004852:	4770      	bx	lr

08004854 <atof>:
 8004854:	2100      	movs	r1, #0
 8004856:	f000 be7f 	b.w	8005558 <strtod>

0800485a <atoi>:
 800485a:	220a      	movs	r2, #10
 800485c:	2100      	movs	r1, #0
 800485e:	f000 bf63 	b.w	8005728 <strtol>
	...

08004864 <__libc_init_array>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	4e0d      	ldr	r6, [pc, #52]	; (800489c <__libc_init_array+0x38>)
 8004868:	4c0d      	ldr	r4, [pc, #52]	; (80048a0 <__libc_init_array+0x3c>)
 800486a:	1ba4      	subs	r4, r4, r6
 800486c:	10a4      	asrs	r4, r4, #2
 800486e:	2500      	movs	r5, #0
 8004870:	42a5      	cmp	r5, r4
 8004872:	d109      	bne.n	8004888 <__libc_init_array+0x24>
 8004874:	4e0b      	ldr	r6, [pc, #44]	; (80048a4 <__libc_init_array+0x40>)
 8004876:	4c0c      	ldr	r4, [pc, #48]	; (80048a8 <__libc_init_array+0x44>)
 8004878:	f001 ff3a 	bl	80066f0 <_init>
 800487c:	1ba4      	subs	r4, r4, r6
 800487e:	10a4      	asrs	r4, r4, #2
 8004880:	2500      	movs	r5, #0
 8004882:	42a5      	cmp	r5, r4
 8004884:	d105      	bne.n	8004892 <__libc_init_array+0x2e>
 8004886:	bd70      	pop	{r4, r5, r6, pc}
 8004888:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800488c:	4798      	blx	r3
 800488e:	3501      	adds	r5, #1
 8004890:	e7ee      	b.n	8004870 <__libc_init_array+0xc>
 8004892:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004896:	4798      	blx	r3
 8004898:	3501      	adds	r5, #1
 800489a:	e7f2      	b.n	8004882 <__libc_init_array+0x1e>
 800489c:	08006b10 	.word	0x08006b10
 80048a0:	08006b10 	.word	0x08006b10
 80048a4:	08006b10 	.word	0x08006b10
 80048a8:	08006b14 	.word	0x08006b14

080048ac <memset>:
 80048ac:	4402      	add	r2, r0
 80048ae:	4603      	mov	r3, r0
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d100      	bne.n	80048b6 <memset+0xa>
 80048b4:	4770      	bx	lr
 80048b6:	f803 1b01 	strb.w	r1, [r3], #1
 80048ba:	e7f9      	b.n	80048b0 <memset+0x4>

080048bc <strchr>:
 80048bc:	b2c9      	uxtb	r1, r1
 80048be:	4603      	mov	r3, r0
 80048c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048c4:	b11a      	cbz	r2, 80048ce <strchr+0x12>
 80048c6:	4291      	cmp	r1, r2
 80048c8:	d1f9      	bne.n	80048be <strchr+0x2>
 80048ca:	4618      	mov	r0, r3
 80048cc:	4770      	bx	lr
 80048ce:	2900      	cmp	r1, #0
 80048d0:	bf0c      	ite	eq
 80048d2:	4618      	moveq	r0, r3
 80048d4:	2000      	movne	r0, #0
 80048d6:	4770      	bx	lr

080048d8 <strcpy>:
 80048d8:	4603      	mov	r3, r0
 80048da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80048de:	f803 2b01 	strb.w	r2, [r3], #1
 80048e2:	2a00      	cmp	r2, #0
 80048e4:	d1f9      	bne.n	80048da <strcpy+0x2>
 80048e6:	4770      	bx	lr

080048e8 <strncmp>:
 80048e8:	b510      	push	{r4, lr}
 80048ea:	b16a      	cbz	r2, 8004908 <strncmp+0x20>
 80048ec:	3901      	subs	r1, #1
 80048ee:	1884      	adds	r4, r0, r2
 80048f0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80048f4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d103      	bne.n	8004904 <strncmp+0x1c>
 80048fc:	42a0      	cmp	r0, r4
 80048fe:	d001      	beq.n	8004904 <strncmp+0x1c>
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1f5      	bne.n	80048f0 <strncmp+0x8>
 8004904:	1a98      	subs	r0, r3, r2
 8004906:	bd10      	pop	{r4, pc}
 8004908:	4610      	mov	r0, r2
 800490a:	bd10      	pop	{r4, pc}

0800490c <strstr>:
 800490c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800490e:	7803      	ldrb	r3, [r0, #0]
 8004910:	b133      	cbz	r3, 8004920 <strstr+0x14>
 8004912:	4603      	mov	r3, r0
 8004914:	4618      	mov	r0, r3
 8004916:	1c5e      	adds	r6, r3, #1
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	b933      	cbnz	r3, 800492a <strstr+0x1e>
 800491c:	4618      	mov	r0, r3
 800491e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004920:	780b      	ldrb	r3, [r1, #0]
 8004922:	2b00      	cmp	r3, #0
 8004924:	bf18      	it	ne
 8004926:	2000      	movne	r0, #0
 8004928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800492a:	1e4d      	subs	r5, r1, #1
 800492c:	1e44      	subs	r4, r0, #1
 800492e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8004932:	2a00      	cmp	r2, #0
 8004934:	d0f3      	beq.n	800491e <strstr+0x12>
 8004936:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800493a:	4297      	cmp	r7, r2
 800493c:	4633      	mov	r3, r6
 800493e:	d0f6      	beq.n	800492e <strstr+0x22>
 8004940:	e7e8      	b.n	8004914 <strstr+0x8>

08004942 <sulp>:
 8004942:	b570      	push	{r4, r5, r6, lr}
 8004944:	4604      	mov	r4, r0
 8004946:	460d      	mov	r5, r1
 8004948:	ec45 4b10 	vmov	d0, r4, r5
 800494c:	4616      	mov	r6, r2
 800494e:	f001 fd09 	bl	8006364 <__ulp>
 8004952:	ec51 0b10 	vmov	r0, r1, d0
 8004956:	b17e      	cbz	r6, 8004978 <sulp+0x36>
 8004958:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800495c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004960:	2b00      	cmp	r3, #0
 8004962:	dd09      	ble.n	8004978 <sulp+0x36>
 8004964:	051b      	lsls	r3, r3, #20
 8004966:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800496a:	2400      	movs	r4, #0
 800496c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004970:	4622      	mov	r2, r4
 8004972:	462b      	mov	r3, r5
 8004974:	f7fb fdfa 	bl	800056c <__aeabi_dmul>
 8004978:	bd70      	pop	{r4, r5, r6, pc}
 800497a:	0000      	movs	r0, r0
 800497c:	0000      	movs	r0, r0
	...

08004980 <_strtod_l>:
 8004980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004984:	b09f      	sub	sp, #124	; 0x7c
 8004986:	4698      	mov	r8, r3
 8004988:	9004      	str	r0, [sp, #16]
 800498a:	2300      	movs	r3, #0
 800498c:	4640      	mov	r0, r8
 800498e:	460c      	mov	r4, r1
 8004990:	9215      	str	r2, [sp, #84]	; 0x54
 8004992:	931a      	str	r3, [sp, #104]	; 0x68
 8004994:	f001 f9fe 	bl	8005d94 <__localeconv_l>
 8004998:	4607      	mov	r7, r0
 800499a:	6800      	ldr	r0, [r0, #0]
 800499c:	f7fb fc26 	bl	80001ec <strlen>
 80049a0:	f04f 0a00 	mov.w	sl, #0
 80049a4:	4605      	mov	r5, r0
 80049a6:	f04f 0b00 	mov.w	fp, #0
 80049aa:	9419      	str	r4, [sp, #100]	; 0x64
 80049ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80049ae:	781a      	ldrb	r2, [r3, #0]
 80049b0:	2a0d      	cmp	r2, #13
 80049b2:	d833      	bhi.n	8004a1c <_strtod_l+0x9c>
 80049b4:	2a09      	cmp	r2, #9
 80049b6:	d237      	bcs.n	8004a28 <_strtod_l+0xa8>
 80049b8:	2a00      	cmp	r2, #0
 80049ba:	d03f      	beq.n	8004a3c <_strtod_l+0xbc>
 80049bc:	2300      	movs	r3, #0
 80049be:	9309      	str	r3, [sp, #36]	; 0x24
 80049c0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80049c2:	7833      	ldrb	r3, [r6, #0]
 80049c4:	2b30      	cmp	r3, #48	; 0x30
 80049c6:	f040 8103 	bne.w	8004bd0 <_strtod_l+0x250>
 80049ca:	7873      	ldrb	r3, [r6, #1]
 80049cc:	2b58      	cmp	r3, #88	; 0x58
 80049ce:	d001      	beq.n	80049d4 <_strtod_l+0x54>
 80049d0:	2b78      	cmp	r3, #120	; 0x78
 80049d2:	d16b      	bne.n	8004aac <_strtod_l+0x12c>
 80049d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049d6:	9301      	str	r3, [sp, #4]
 80049d8:	ab1a      	add	r3, sp, #104	; 0x68
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	f8cd 8008 	str.w	r8, [sp, #8]
 80049e0:	ab1b      	add	r3, sp, #108	; 0x6c
 80049e2:	4aad      	ldr	r2, [pc, #692]	; (8004c98 <_strtod_l+0x318>)
 80049e4:	9804      	ldr	r0, [sp, #16]
 80049e6:	a919      	add	r1, sp, #100	; 0x64
 80049e8:	f000 fefe 	bl	80057e8 <__gethex>
 80049ec:	f010 0407 	ands.w	r4, r0, #7
 80049f0:	4605      	mov	r5, r0
 80049f2:	d005      	beq.n	8004a00 <_strtod_l+0x80>
 80049f4:	2c06      	cmp	r4, #6
 80049f6:	d12b      	bne.n	8004a50 <_strtod_l+0xd0>
 80049f8:	3601      	adds	r6, #1
 80049fa:	2300      	movs	r3, #0
 80049fc:	9619      	str	r6, [sp, #100]	; 0x64
 80049fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004a00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	f040 8590 	bne.w	8005528 <_strtod_l+0xba8>
 8004a08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a0a:	b1e3      	cbz	r3, 8004a46 <_strtod_l+0xc6>
 8004a0c:	4652      	mov	r2, sl
 8004a0e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004a12:	ec43 2b10 	vmov	d0, r2, r3
 8004a16:	b01f      	add	sp, #124	; 0x7c
 8004a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a1c:	2a2b      	cmp	r2, #43	; 0x2b
 8004a1e:	d006      	beq.n	8004a2e <_strtod_l+0xae>
 8004a20:	2a2d      	cmp	r2, #45	; 0x2d
 8004a22:	d013      	beq.n	8004a4c <_strtod_l+0xcc>
 8004a24:	2a20      	cmp	r2, #32
 8004a26:	d1c9      	bne.n	80049bc <_strtod_l+0x3c>
 8004a28:	3301      	adds	r3, #1
 8004a2a:	9319      	str	r3, [sp, #100]	; 0x64
 8004a2c:	e7be      	b.n	80049ac <_strtod_l+0x2c>
 8004a2e:	2200      	movs	r2, #0
 8004a30:	9209      	str	r2, [sp, #36]	; 0x24
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	9219      	str	r2, [sp, #100]	; 0x64
 8004a36:	785b      	ldrb	r3, [r3, #1]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1c1      	bne.n	80049c0 <_strtod_l+0x40>
 8004a3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004a3e:	9419      	str	r4, [sp, #100]	; 0x64
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f040 856f 	bne.w	8005524 <_strtod_l+0xba4>
 8004a46:	4652      	mov	r2, sl
 8004a48:	465b      	mov	r3, fp
 8004a4a:	e7e2      	b.n	8004a12 <_strtod_l+0x92>
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	e7ef      	b.n	8004a30 <_strtod_l+0xb0>
 8004a50:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004a52:	b13a      	cbz	r2, 8004a64 <_strtod_l+0xe4>
 8004a54:	2135      	movs	r1, #53	; 0x35
 8004a56:	a81c      	add	r0, sp, #112	; 0x70
 8004a58:	f001 fd75 	bl	8006546 <__copybits>
 8004a5c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004a5e:	9804      	ldr	r0, [sp, #16]
 8004a60:	f001 f9f3 	bl	8005e4a <_Bfree>
 8004a64:	3c01      	subs	r4, #1
 8004a66:	2c04      	cmp	r4, #4
 8004a68:	d808      	bhi.n	8004a7c <_strtod_l+0xfc>
 8004a6a:	e8df f004 	tbb	[pc, r4]
 8004a6e:	030c      	.short	0x030c
 8004a70:	1a17      	.short	0x1a17
 8004a72:	0c          	.byte	0x0c
 8004a73:	00          	.byte	0x00
 8004a74:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004a78:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8004a7c:	0729      	lsls	r1, r5, #28
 8004a7e:	d5bf      	bpl.n	8004a00 <_strtod_l+0x80>
 8004a80:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004a84:	e7bc      	b.n	8004a00 <_strtod_l+0x80>
 8004a86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004a88:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004a8a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004a8e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004a92:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004a96:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004a9a:	e7ef      	b.n	8004a7c <_strtod_l+0xfc>
 8004a9c:	f8df b204 	ldr.w	fp, [pc, #516]	; 8004ca4 <_strtod_l+0x324>
 8004aa0:	e7ec      	b.n	8004a7c <_strtod_l+0xfc>
 8004aa2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004aa6:	f04f 3aff 	mov.w	sl, #4294967295
 8004aaa:	e7e7      	b.n	8004a7c <_strtod_l+0xfc>
 8004aac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004aae:	1c5a      	adds	r2, r3, #1
 8004ab0:	9219      	str	r2, [sp, #100]	; 0x64
 8004ab2:	785b      	ldrb	r3, [r3, #1]
 8004ab4:	2b30      	cmp	r3, #48	; 0x30
 8004ab6:	d0f9      	beq.n	8004aac <_strtod_l+0x12c>
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0a1      	beq.n	8004a00 <_strtod_l+0x80>
 8004abc:	2301      	movs	r3, #1
 8004abe:	f04f 0900 	mov.w	r9, #0
 8004ac2:	9308      	str	r3, [sp, #32]
 8004ac4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8004ac8:	f8cd 901c 	str.w	r9, [sp, #28]
 8004acc:	f8cd 9018 	str.w	r9, [sp, #24]
 8004ad0:	220a      	movs	r2, #10
 8004ad2:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004ad4:	7806      	ldrb	r6, [r0, #0]
 8004ad6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004ada:	b2d9      	uxtb	r1, r3
 8004adc:	2909      	cmp	r1, #9
 8004ade:	d979      	bls.n	8004bd4 <_strtod_l+0x254>
 8004ae0:	462a      	mov	r2, r5
 8004ae2:	6839      	ldr	r1, [r7, #0]
 8004ae4:	f7ff ff00 	bl	80048e8 <strncmp>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	f000 8082 	beq.w	8004bf2 <_strtod_l+0x272>
 8004aee:	2000      	movs	r0, #0
 8004af0:	9d06      	ldr	r5, [sp, #24]
 8004af2:	4633      	mov	r3, r6
 8004af4:	4602      	mov	r2, r0
 8004af6:	4601      	mov	r1, r0
 8004af8:	2b65      	cmp	r3, #101	; 0x65
 8004afa:	d002      	beq.n	8004b02 <_strtod_l+0x182>
 8004afc:	2b45      	cmp	r3, #69	; 0x45
 8004afe:	f040 80e8 	bne.w	8004cd2 <_strtod_l+0x352>
 8004b02:	b925      	cbnz	r5, 8004b0e <_strtod_l+0x18e>
 8004b04:	b910      	cbnz	r0, 8004b0c <_strtod_l+0x18c>
 8004b06:	9b08      	ldr	r3, [sp, #32]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d097      	beq.n	8004a3c <_strtod_l+0xbc>
 8004b0c:	2500      	movs	r5, #0
 8004b0e:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8004b10:	1c63      	adds	r3, r4, #1
 8004b12:	9319      	str	r3, [sp, #100]	; 0x64
 8004b14:	7863      	ldrb	r3, [r4, #1]
 8004b16:	2b2b      	cmp	r3, #43	; 0x2b
 8004b18:	f000 80c8 	beq.w	8004cac <_strtod_l+0x32c>
 8004b1c:	2b2d      	cmp	r3, #45	; 0x2d
 8004b1e:	f000 80cb 	beq.w	8004cb8 <_strtod_l+0x338>
 8004b22:	2600      	movs	r6, #0
 8004b24:	9605      	str	r6, [sp, #20]
 8004b26:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004b2a:	2e09      	cmp	r6, #9
 8004b2c:	f200 80d0 	bhi.w	8004cd0 <_strtod_l+0x350>
 8004b30:	2b30      	cmp	r3, #48	; 0x30
 8004b32:	f000 80c3 	beq.w	8004cbc <_strtod_l+0x33c>
 8004b36:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8004b3a:	2e08      	cmp	r6, #8
 8004b3c:	f200 80c9 	bhi.w	8004cd2 <_strtod_l+0x352>
 8004b40:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004b44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004b46:	f04f 0c0a 	mov.w	ip, #10
 8004b4a:	461f      	mov	r7, r3
 8004b4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004b4e:	1c5e      	adds	r6, r3, #1
 8004b50:	9619      	str	r6, [sp, #100]	; 0x64
 8004b52:	785b      	ldrb	r3, [r3, #1]
 8004b54:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8004b58:	f1b8 0f09 	cmp.w	r8, #9
 8004b5c:	f240 80b3 	bls.w	8004cc6 <_strtod_l+0x346>
 8004b60:	1bf6      	subs	r6, r6, r7
 8004b62:	2e08      	cmp	r6, #8
 8004b64:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8004b68:	dc02      	bgt.n	8004b70 <_strtod_l+0x1f0>
 8004b6a:	45f0      	cmp	r8, lr
 8004b6c:	bfa8      	it	ge
 8004b6e:	46f0      	movge	r8, lr
 8004b70:	9e05      	ldr	r6, [sp, #20]
 8004b72:	b10e      	cbz	r6, 8004b78 <_strtod_l+0x1f8>
 8004b74:	f1c8 0800 	rsb	r8, r8, #0
 8004b78:	2d00      	cmp	r5, #0
 8004b7a:	f040 80d0 	bne.w	8004d1e <_strtod_l+0x39e>
 8004b7e:	2800      	cmp	r0, #0
 8004b80:	f47f af3e 	bne.w	8004a00 <_strtod_l+0x80>
 8004b84:	9a08      	ldr	r2, [sp, #32]
 8004b86:	2a00      	cmp	r2, #0
 8004b88:	f47f af3a 	bne.w	8004a00 <_strtod_l+0x80>
 8004b8c:	2900      	cmp	r1, #0
 8004b8e:	f47f af55 	bne.w	8004a3c <_strtod_l+0xbc>
 8004b92:	2b4e      	cmp	r3, #78	; 0x4e
 8004b94:	f000 80a6 	beq.w	8004ce4 <_strtod_l+0x364>
 8004b98:	f300 809e 	bgt.w	8004cd8 <_strtod_l+0x358>
 8004b9c:	2b49      	cmp	r3, #73	; 0x49
 8004b9e:	f47f af4d 	bne.w	8004a3c <_strtod_l+0xbc>
 8004ba2:	493e      	ldr	r1, [pc, #248]	; (8004c9c <_strtod_l+0x31c>)
 8004ba4:	a819      	add	r0, sp, #100	; 0x64
 8004ba6:	f001 f84f 	bl	8005c48 <__match>
 8004baa:	2800      	cmp	r0, #0
 8004bac:	f43f af46 	beq.w	8004a3c <_strtod_l+0xbc>
 8004bb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004bb2:	493b      	ldr	r1, [pc, #236]	; (8004ca0 <_strtod_l+0x320>)
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	a819      	add	r0, sp, #100	; 0x64
 8004bb8:	9319      	str	r3, [sp, #100]	; 0x64
 8004bba:	f001 f845 	bl	8005c48 <__match>
 8004bbe:	b910      	cbnz	r0, 8004bc6 <_strtod_l+0x246>
 8004bc0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	9319      	str	r3, [sp, #100]	; 0x64
 8004bc6:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8004ca4 <_strtod_l+0x324>
 8004bca:	f04f 0a00 	mov.w	sl, #0
 8004bce:	e717      	b.n	8004a00 <_strtod_l+0x80>
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	e774      	b.n	8004abe <_strtod_l+0x13e>
 8004bd4:	9906      	ldr	r1, [sp, #24]
 8004bd6:	2908      	cmp	r1, #8
 8004bd8:	bfdd      	ittte	le
 8004bda:	9907      	ldrle	r1, [sp, #28]
 8004bdc:	fb02 3301 	mlale	r3, r2, r1, r3
 8004be0:	9307      	strle	r3, [sp, #28]
 8004be2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004be6:	9b06      	ldr	r3, [sp, #24]
 8004be8:	3001      	adds	r0, #1
 8004bea:	3301      	adds	r3, #1
 8004bec:	9306      	str	r3, [sp, #24]
 8004bee:	9019      	str	r0, [sp, #100]	; 0x64
 8004bf0:	e76f      	b.n	8004ad2 <_strtod_l+0x152>
 8004bf2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004bf4:	195a      	adds	r2, r3, r5
 8004bf6:	9219      	str	r2, [sp, #100]	; 0x64
 8004bf8:	9a06      	ldr	r2, [sp, #24]
 8004bfa:	5d5b      	ldrb	r3, [r3, r5]
 8004bfc:	2a00      	cmp	r2, #0
 8004bfe:	d148      	bne.n	8004c92 <_strtod_l+0x312>
 8004c00:	4610      	mov	r0, r2
 8004c02:	2b30      	cmp	r3, #48	; 0x30
 8004c04:	d02a      	beq.n	8004c5c <_strtod_l+0x2dc>
 8004c06:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004c0a:	2a08      	cmp	r2, #8
 8004c0c:	f200 8491 	bhi.w	8005532 <_strtod_l+0xbb2>
 8004c10:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004c12:	920a      	str	r2, [sp, #40]	; 0x28
 8004c14:	4602      	mov	r2, r0
 8004c16:	2000      	movs	r0, #0
 8004c18:	4605      	mov	r5, r0
 8004c1a:	3b30      	subs	r3, #48	; 0x30
 8004c1c:	f100 0101 	add.w	r1, r0, #1
 8004c20:	d011      	beq.n	8004c46 <_strtod_l+0x2c6>
 8004c22:	440a      	add	r2, r1
 8004c24:	eb00 0c05 	add.w	ip, r0, r5
 8004c28:	4629      	mov	r1, r5
 8004c2a:	260a      	movs	r6, #10
 8004c2c:	4561      	cmp	r1, ip
 8004c2e:	d11b      	bne.n	8004c68 <_strtod_l+0x2e8>
 8004c30:	4428      	add	r0, r5
 8004c32:	2808      	cmp	r0, #8
 8004c34:	f100 0501 	add.w	r5, r0, #1
 8004c38:	dc25      	bgt.n	8004c86 <_strtod_l+0x306>
 8004c3a:	9807      	ldr	r0, [sp, #28]
 8004c3c:	210a      	movs	r1, #10
 8004c3e:	fb01 3300 	mla	r3, r1, r0, r3
 8004c42:	9307      	str	r3, [sp, #28]
 8004c44:	2100      	movs	r1, #0
 8004c46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c48:	1c58      	adds	r0, r3, #1
 8004c4a:	9019      	str	r0, [sp, #100]	; 0x64
 8004c4c:	785b      	ldrb	r3, [r3, #1]
 8004c4e:	4608      	mov	r0, r1
 8004c50:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004c54:	2909      	cmp	r1, #9
 8004c56:	d9e0      	bls.n	8004c1a <_strtod_l+0x29a>
 8004c58:	2101      	movs	r1, #1
 8004c5a:	e74d      	b.n	8004af8 <_strtod_l+0x178>
 8004c5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c5e:	1c5a      	adds	r2, r3, #1
 8004c60:	9219      	str	r2, [sp, #100]	; 0x64
 8004c62:	3001      	adds	r0, #1
 8004c64:	785b      	ldrb	r3, [r3, #1]
 8004c66:	e7cc      	b.n	8004c02 <_strtod_l+0x282>
 8004c68:	3101      	adds	r1, #1
 8004c6a:	f101 3eff 	add.w	lr, r1, #4294967295
 8004c6e:	f1be 0f08 	cmp.w	lr, #8
 8004c72:	dc03      	bgt.n	8004c7c <_strtod_l+0x2fc>
 8004c74:	9f07      	ldr	r7, [sp, #28]
 8004c76:	4377      	muls	r7, r6
 8004c78:	9707      	str	r7, [sp, #28]
 8004c7a:	e7d7      	b.n	8004c2c <_strtod_l+0x2ac>
 8004c7c:	2910      	cmp	r1, #16
 8004c7e:	bfd8      	it	le
 8004c80:	fb06 f909 	mulle.w	r9, r6, r9
 8004c84:	e7d2      	b.n	8004c2c <_strtod_l+0x2ac>
 8004c86:	2d10      	cmp	r5, #16
 8004c88:	bfdc      	itt	le
 8004c8a:	210a      	movle	r1, #10
 8004c8c:	fb01 3909 	mlale	r9, r1, r9, r3
 8004c90:	e7d8      	b.n	8004c44 <_strtod_l+0x2c4>
 8004c92:	4602      	mov	r2, r0
 8004c94:	9d06      	ldr	r5, [sp, #24]
 8004c96:	e7db      	b.n	8004c50 <_strtod_l+0x2d0>
 8004c98:	080068b0 	.word	0x080068b0
 8004c9c:	080068a4 	.word	0x080068a4
 8004ca0:	080068a7 	.word	0x080068a7
 8004ca4:	7ff00000 	.word	0x7ff00000
 8004ca8:	2101      	movs	r1, #1
 8004caa:	e72b      	b.n	8004b04 <_strtod_l+0x184>
 8004cac:	2300      	movs	r3, #0
 8004cae:	9305      	str	r3, [sp, #20]
 8004cb0:	1ca3      	adds	r3, r4, #2
 8004cb2:	9319      	str	r3, [sp, #100]	; 0x64
 8004cb4:	78a3      	ldrb	r3, [r4, #2]
 8004cb6:	e736      	b.n	8004b26 <_strtod_l+0x1a6>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e7f8      	b.n	8004cae <_strtod_l+0x32e>
 8004cbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004cbe:	1c5e      	adds	r6, r3, #1
 8004cc0:	9619      	str	r6, [sp, #100]	; 0x64
 8004cc2:	785b      	ldrb	r3, [r3, #1]
 8004cc4:	e734      	b.n	8004b30 <_strtod_l+0x1b0>
 8004cc6:	fb0c 3e0e 	mla	lr, ip, lr, r3
 8004cca:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004cce:	e73d      	b.n	8004b4c <_strtod_l+0x1cc>
 8004cd0:	9419      	str	r4, [sp, #100]	; 0x64
 8004cd2:	f04f 0800 	mov.w	r8, #0
 8004cd6:	e74f      	b.n	8004b78 <_strtod_l+0x1f8>
 8004cd8:	2b69      	cmp	r3, #105	; 0x69
 8004cda:	f43f af62 	beq.w	8004ba2 <_strtod_l+0x222>
 8004cde:	2b6e      	cmp	r3, #110	; 0x6e
 8004ce0:	f47f aeac 	bne.w	8004a3c <_strtod_l+0xbc>
 8004ce4:	4988      	ldr	r1, [pc, #544]	; (8004f08 <_strtod_l+0x588>)
 8004ce6:	a819      	add	r0, sp, #100	; 0x64
 8004ce8:	f000 ffae 	bl	8005c48 <__match>
 8004cec:	2800      	cmp	r0, #0
 8004cee:	f43f aea5 	beq.w	8004a3c <_strtod_l+0xbc>
 8004cf2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	2b28      	cmp	r3, #40	; 0x28
 8004cf8:	d10e      	bne.n	8004d18 <_strtod_l+0x398>
 8004cfa:	aa1c      	add	r2, sp, #112	; 0x70
 8004cfc:	4983      	ldr	r1, [pc, #524]	; (8004f0c <_strtod_l+0x58c>)
 8004cfe:	a819      	add	r0, sp, #100	; 0x64
 8004d00:	f000 ffb5 	bl	8005c6e <__hexnan>
 8004d04:	2805      	cmp	r0, #5
 8004d06:	d107      	bne.n	8004d18 <_strtod_l+0x398>
 8004d08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d0a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004d0e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004d12:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004d16:	e673      	b.n	8004a00 <_strtod_l+0x80>
 8004d18:	f8df b200 	ldr.w	fp, [pc, #512]	; 8004f1c <_strtod_l+0x59c>
 8004d1c:	e755      	b.n	8004bca <_strtod_l+0x24a>
 8004d1e:	9b06      	ldr	r3, [sp, #24]
 8004d20:	9807      	ldr	r0, [sp, #28]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	bf08      	it	eq
 8004d26:	462b      	moveq	r3, r5
 8004d28:	2d10      	cmp	r5, #16
 8004d2a:	462c      	mov	r4, r5
 8004d2c:	eba8 0802 	sub.w	r8, r8, r2
 8004d30:	bfa8      	it	ge
 8004d32:	2410      	movge	r4, #16
 8004d34:	9306      	str	r3, [sp, #24]
 8004d36:	f7fb fba3 	bl	8000480 <__aeabi_ui2d>
 8004d3a:	2c09      	cmp	r4, #9
 8004d3c:	4682      	mov	sl, r0
 8004d3e:	468b      	mov	fp, r1
 8004d40:	dd13      	ble.n	8004d6a <_strtod_l+0x3ea>
 8004d42:	4b73      	ldr	r3, [pc, #460]	; (8004f10 <_strtod_l+0x590>)
 8004d44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004d48:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004d4c:	f7fb fc0e 	bl	800056c <__aeabi_dmul>
 8004d50:	4606      	mov	r6, r0
 8004d52:	4648      	mov	r0, r9
 8004d54:	460f      	mov	r7, r1
 8004d56:	f7fb fb93 	bl	8000480 <__aeabi_ui2d>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	4630      	mov	r0, r6
 8004d60:	4639      	mov	r1, r7
 8004d62:	f7fb fa51 	bl	8000208 <__adddf3>
 8004d66:	4682      	mov	sl, r0
 8004d68:	468b      	mov	fp, r1
 8004d6a:	2d0f      	cmp	r5, #15
 8004d6c:	dc36      	bgt.n	8004ddc <_strtod_l+0x45c>
 8004d6e:	f1b8 0f00 	cmp.w	r8, #0
 8004d72:	f43f ae45 	beq.w	8004a00 <_strtod_l+0x80>
 8004d76:	dd24      	ble.n	8004dc2 <_strtod_l+0x442>
 8004d78:	f1b8 0f16 	cmp.w	r8, #22
 8004d7c:	dc0b      	bgt.n	8004d96 <_strtod_l+0x416>
 8004d7e:	4d64      	ldr	r5, [pc, #400]	; (8004f10 <_strtod_l+0x590>)
 8004d80:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 8004d84:	e9d8 0100 	ldrd	r0, r1, [r8]
 8004d88:	4652      	mov	r2, sl
 8004d8a:	465b      	mov	r3, fp
 8004d8c:	f7fb fbee 	bl	800056c <__aeabi_dmul>
 8004d90:	4682      	mov	sl, r0
 8004d92:	468b      	mov	fp, r1
 8004d94:	e634      	b.n	8004a00 <_strtod_l+0x80>
 8004d96:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004d9a:	4598      	cmp	r8, r3
 8004d9c:	dc1e      	bgt.n	8004ddc <_strtod_l+0x45c>
 8004d9e:	4c5c      	ldr	r4, [pc, #368]	; (8004f10 <_strtod_l+0x590>)
 8004da0:	f1c5 050f 	rsb	r5, r5, #15
 8004da4:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004da8:	eba8 0505 	sub.w	r5, r8, r5
 8004dac:	4652      	mov	r2, sl
 8004dae:	465b      	mov	r3, fp
 8004db0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004db4:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004db8:	f7fb fbd8 	bl	800056c <__aeabi_dmul>
 8004dbc:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004dc0:	e7e4      	b.n	8004d8c <_strtod_l+0x40c>
 8004dc2:	f118 0f16 	cmn.w	r8, #22
 8004dc6:	db09      	blt.n	8004ddc <_strtod_l+0x45c>
 8004dc8:	4d51      	ldr	r5, [pc, #324]	; (8004f10 <_strtod_l+0x590>)
 8004dca:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 8004dce:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004dd2:	4650      	mov	r0, sl
 8004dd4:	4659      	mov	r1, fp
 8004dd6:	f7fb fcf3 	bl	80007c0 <__aeabi_ddiv>
 8004dda:	e7d9      	b.n	8004d90 <_strtod_l+0x410>
 8004ddc:	1b2c      	subs	r4, r5, r4
 8004dde:	4444      	add	r4, r8
 8004de0:	2c00      	cmp	r4, #0
 8004de2:	dd70      	ble.n	8004ec6 <_strtod_l+0x546>
 8004de4:	f014 030f 	ands.w	r3, r4, #15
 8004de8:	d00a      	beq.n	8004e00 <_strtod_l+0x480>
 8004dea:	4949      	ldr	r1, [pc, #292]	; (8004f10 <_strtod_l+0x590>)
 8004dec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004df0:	4652      	mov	r2, sl
 8004df2:	465b      	mov	r3, fp
 8004df4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004df8:	f7fb fbb8 	bl	800056c <__aeabi_dmul>
 8004dfc:	4682      	mov	sl, r0
 8004dfe:	468b      	mov	fp, r1
 8004e00:	f034 040f 	bics.w	r4, r4, #15
 8004e04:	d050      	beq.n	8004ea8 <_strtod_l+0x528>
 8004e06:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8004e0a:	dd23      	ble.n	8004e54 <_strtod_l+0x4d4>
 8004e0c:	2400      	movs	r4, #0
 8004e0e:	4625      	mov	r5, r4
 8004e10:	9407      	str	r4, [sp, #28]
 8004e12:	9406      	str	r4, [sp, #24]
 8004e14:	9a04      	ldr	r2, [sp, #16]
 8004e16:	f8df b108 	ldr.w	fp, [pc, #264]	; 8004f20 <_strtod_l+0x5a0>
 8004e1a:	2322      	movs	r3, #34	; 0x22
 8004e1c:	6013      	str	r3, [r2, #0]
 8004e1e:	f04f 0a00 	mov.w	sl, #0
 8004e22:	9b07      	ldr	r3, [sp, #28]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f43f adeb 	beq.w	8004a00 <_strtod_l+0x80>
 8004e2a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004e2c:	9804      	ldr	r0, [sp, #16]
 8004e2e:	f001 f80c 	bl	8005e4a <_Bfree>
 8004e32:	9906      	ldr	r1, [sp, #24]
 8004e34:	9804      	ldr	r0, [sp, #16]
 8004e36:	f001 f808 	bl	8005e4a <_Bfree>
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	9804      	ldr	r0, [sp, #16]
 8004e3e:	f001 f804 	bl	8005e4a <_Bfree>
 8004e42:	9907      	ldr	r1, [sp, #28]
 8004e44:	9804      	ldr	r0, [sp, #16]
 8004e46:	f001 f800 	bl	8005e4a <_Bfree>
 8004e4a:	4621      	mov	r1, r4
 8004e4c:	9804      	ldr	r0, [sp, #16]
 8004e4e:	f000 fffc 	bl	8005e4a <_Bfree>
 8004e52:	e5d5      	b.n	8004a00 <_strtod_l+0x80>
 8004e54:	4e2f      	ldr	r6, [pc, #188]	; (8004f14 <_strtod_l+0x594>)
 8004e56:	2300      	movs	r3, #0
 8004e58:	1124      	asrs	r4, r4, #4
 8004e5a:	4650      	mov	r0, sl
 8004e5c:	4659      	mov	r1, fp
 8004e5e:	4699      	mov	r9, r3
 8004e60:	4637      	mov	r7, r6
 8004e62:	2c01      	cmp	r4, #1
 8004e64:	dc23      	bgt.n	8004eae <_strtod_l+0x52e>
 8004e66:	b10b      	cbz	r3, 8004e6c <_strtod_l+0x4ec>
 8004e68:	4682      	mov	sl, r0
 8004e6a:	468b      	mov	fp, r1
 8004e6c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004e70:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 8004e74:	4652      	mov	r2, sl
 8004e76:	465b      	mov	r3, fp
 8004e78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e7c:	f7fb fb76 	bl	800056c <__aeabi_dmul>
 8004e80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004e84:	468b      	mov	fp, r1
 8004e86:	460a      	mov	r2, r1
 8004e88:	0d1b      	lsrs	r3, r3, #20
 8004e8a:	4923      	ldr	r1, [pc, #140]	; (8004f18 <_strtod_l+0x598>)
 8004e8c:	051b      	lsls	r3, r3, #20
 8004e8e:	428b      	cmp	r3, r1
 8004e90:	4682      	mov	sl, r0
 8004e92:	d8bb      	bhi.n	8004e0c <_strtod_l+0x48c>
 8004e94:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004e98:	428b      	cmp	r3, r1
 8004e9a:	bf86      	itte	hi
 8004e9c:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8004f24 <_strtod_l+0x5a4>
 8004ea0:	f04f 3aff 	movhi.w	sl, #4294967295
 8004ea4:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	9305      	str	r3, [sp, #20]
 8004eac:	e06d      	b.n	8004f8a <_strtod_l+0x60a>
 8004eae:	07e2      	lsls	r2, r4, #31
 8004eb0:	d504      	bpl.n	8004ebc <_strtod_l+0x53c>
 8004eb2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004eb6:	f7fb fb59 	bl	800056c <__aeabi_dmul>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	f109 0901 	add.w	r9, r9, #1
 8004ec0:	1064      	asrs	r4, r4, #1
 8004ec2:	3608      	adds	r6, #8
 8004ec4:	e7cd      	b.n	8004e62 <_strtod_l+0x4e2>
 8004ec6:	d0ef      	beq.n	8004ea8 <_strtod_l+0x528>
 8004ec8:	4264      	negs	r4, r4
 8004eca:	f014 020f 	ands.w	r2, r4, #15
 8004ece:	d00a      	beq.n	8004ee6 <_strtod_l+0x566>
 8004ed0:	4b0f      	ldr	r3, [pc, #60]	; (8004f10 <_strtod_l+0x590>)
 8004ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ed6:	4650      	mov	r0, sl
 8004ed8:	4659      	mov	r1, fp
 8004eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ede:	f7fb fc6f 	bl	80007c0 <__aeabi_ddiv>
 8004ee2:	4682      	mov	sl, r0
 8004ee4:	468b      	mov	fp, r1
 8004ee6:	1124      	asrs	r4, r4, #4
 8004ee8:	d0de      	beq.n	8004ea8 <_strtod_l+0x528>
 8004eea:	2c1f      	cmp	r4, #31
 8004eec:	dd1c      	ble.n	8004f28 <_strtod_l+0x5a8>
 8004eee:	2400      	movs	r4, #0
 8004ef0:	4625      	mov	r5, r4
 8004ef2:	9407      	str	r4, [sp, #28]
 8004ef4:	9406      	str	r4, [sp, #24]
 8004ef6:	9a04      	ldr	r2, [sp, #16]
 8004ef8:	2322      	movs	r3, #34	; 0x22
 8004efa:	f04f 0a00 	mov.w	sl, #0
 8004efe:	f04f 0b00 	mov.w	fp, #0
 8004f02:	6013      	str	r3, [r2, #0]
 8004f04:	e78d      	b.n	8004e22 <_strtod_l+0x4a2>
 8004f06:	bf00      	nop
 8004f08:	080068ad 	.word	0x080068ad
 8004f0c:	080068c4 	.word	0x080068c4
 8004f10:	08006938 	.word	0x08006938
 8004f14:	08006910 	.word	0x08006910
 8004f18:	7ca00000 	.word	0x7ca00000
 8004f1c:	fff80000 	.word	0xfff80000
 8004f20:	7ff00000 	.word	0x7ff00000
 8004f24:	7fefffff 	.word	0x7fefffff
 8004f28:	f014 0310 	ands.w	r3, r4, #16
 8004f2c:	bf18      	it	ne
 8004f2e:	236a      	movne	r3, #106	; 0x6a
 8004f30:	4ea0      	ldr	r6, [pc, #640]	; (80051b4 <_strtod_l+0x834>)
 8004f32:	9305      	str	r3, [sp, #20]
 8004f34:	4650      	mov	r0, sl
 8004f36:	4659      	mov	r1, fp
 8004f38:	2300      	movs	r3, #0
 8004f3a:	2c00      	cmp	r4, #0
 8004f3c:	f300 8106 	bgt.w	800514c <_strtod_l+0x7cc>
 8004f40:	b10b      	cbz	r3, 8004f46 <_strtod_l+0x5c6>
 8004f42:	4682      	mov	sl, r0
 8004f44:	468b      	mov	fp, r1
 8004f46:	9b05      	ldr	r3, [sp, #20]
 8004f48:	b1bb      	cbz	r3, 8004f7a <_strtod_l+0x5fa>
 8004f4a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8004f4e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	4659      	mov	r1, fp
 8004f56:	dd10      	ble.n	8004f7a <_strtod_l+0x5fa>
 8004f58:	2b1f      	cmp	r3, #31
 8004f5a:	f340 8101 	ble.w	8005160 <_strtod_l+0x7e0>
 8004f5e:	2b34      	cmp	r3, #52	; 0x34
 8004f60:	bfde      	ittt	le
 8004f62:	3b20      	suble	r3, #32
 8004f64:	f04f 32ff 	movle.w	r2, #4294967295
 8004f68:	fa02 f303 	lslle.w	r3, r2, r3
 8004f6c:	f04f 0a00 	mov.w	sl, #0
 8004f70:	bfcc      	ite	gt
 8004f72:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004f76:	ea03 0b01 	andle.w	fp, r3, r1
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	4650      	mov	r0, sl
 8004f80:	4659      	mov	r1, fp
 8004f82:	f7fb fd5b 	bl	8000a3c <__aeabi_dcmpeq>
 8004f86:	2800      	cmp	r0, #0
 8004f88:	d1b1      	bne.n	8004eee <_strtod_l+0x56e>
 8004f8a:	9b07      	ldr	r3, [sp, #28]
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	9a06      	ldr	r2, [sp, #24]
 8004f90:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004f92:	9804      	ldr	r0, [sp, #16]
 8004f94:	462b      	mov	r3, r5
 8004f96:	f000 ffaa 	bl	8005eee <__s2b>
 8004f9a:	9007      	str	r0, [sp, #28]
 8004f9c:	2800      	cmp	r0, #0
 8004f9e:	f43f af35 	beq.w	8004e0c <_strtod_l+0x48c>
 8004fa2:	f1b8 0f00 	cmp.w	r8, #0
 8004fa6:	f1c8 0300 	rsb	r3, r8, #0
 8004faa:	bfa8      	it	ge
 8004fac:	2300      	movge	r3, #0
 8004fae:	930e      	str	r3, [sp, #56]	; 0x38
 8004fb0:	2400      	movs	r4, #0
 8004fb2:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 8004fb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004fb8:	4625      	mov	r5, r4
 8004fba:	9b07      	ldr	r3, [sp, #28]
 8004fbc:	9804      	ldr	r0, [sp, #16]
 8004fbe:	6859      	ldr	r1, [r3, #4]
 8004fc0:	f000 ff0f 	bl	8005de2 <_Balloc>
 8004fc4:	9006      	str	r0, [sp, #24]
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	f43f af24 	beq.w	8004e14 <_strtod_l+0x494>
 8004fcc:	9b07      	ldr	r3, [sp, #28]
 8004fce:	691a      	ldr	r2, [r3, #16]
 8004fd0:	3202      	adds	r2, #2
 8004fd2:	f103 010c 	add.w	r1, r3, #12
 8004fd6:	0092      	lsls	r2, r2, #2
 8004fd8:	300c      	adds	r0, #12
 8004fda:	f000 fef7 	bl	8005dcc <memcpy>
 8004fde:	aa1c      	add	r2, sp, #112	; 0x70
 8004fe0:	a91b      	add	r1, sp, #108	; 0x6c
 8004fe2:	ec4b ab10 	vmov	d0, sl, fp
 8004fe6:	9804      	ldr	r0, [sp, #16]
 8004fe8:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004fec:	f001 fa30 	bl	8006450 <__d2b>
 8004ff0:	901a      	str	r0, [sp, #104]	; 0x68
 8004ff2:	2800      	cmp	r0, #0
 8004ff4:	f43f af0e 	beq.w	8004e14 <_strtod_l+0x494>
 8004ff8:	2101      	movs	r1, #1
 8004ffa:	9804      	ldr	r0, [sp, #16]
 8004ffc:	f001 f803 	bl	8006006 <__i2b>
 8005000:	4605      	mov	r5, r0
 8005002:	2800      	cmp	r0, #0
 8005004:	f43f af06 	beq.w	8004e14 <_strtod_l+0x494>
 8005008:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800500a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800500c:	2e00      	cmp	r6, #0
 800500e:	bfab      	itete	ge
 8005010:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005012:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8005014:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 8005016:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 800501a:	bfac      	ite	ge
 800501c:	eb03 0806 	addge.w	r8, r3, r6
 8005020:	1b9f      	sublt	r7, r3, r6
 8005022:	9b05      	ldr	r3, [sp, #20]
 8005024:	1af6      	subs	r6, r6, r3
 8005026:	4416      	add	r6, r2
 8005028:	4b63      	ldr	r3, [pc, #396]	; (80051b8 <_strtod_l+0x838>)
 800502a:	3e01      	subs	r6, #1
 800502c:	429e      	cmp	r6, r3
 800502e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005032:	f280 80a8 	bge.w	8005186 <_strtod_l+0x806>
 8005036:	1b9b      	subs	r3, r3, r6
 8005038:	2b1f      	cmp	r3, #31
 800503a:	eba2 0203 	sub.w	r2, r2, r3
 800503e:	f04f 0901 	mov.w	r9, #1
 8005042:	f300 8094 	bgt.w	800516e <_strtod_l+0x7ee>
 8005046:	fa09 f303 	lsl.w	r3, r9, r3
 800504a:	9314      	str	r3, [sp, #80]	; 0x50
 800504c:	2600      	movs	r6, #0
 800504e:	eb08 0902 	add.w	r9, r8, r2
 8005052:	9b05      	ldr	r3, [sp, #20]
 8005054:	45c8      	cmp	r8, r9
 8005056:	4417      	add	r7, r2
 8005058:	441f      	add	r7, r3
 800505a:	4643      	mov	r3, r8
 800505c:	bfa8      	it	ge
 800505e:	464b      	movge	r3, r9
 8005060:	42bb      	cmp	r3, r7
 8005062:	bfa8      	it	ge
 8005064:	463b      	movge	r3, r7
 8005066:	2b00      	cmp	r3, #0
 8005068:	bfc2      	ittt	gt
 800506a:	eba9 0903 	subgt.w	r9, r9, r3
 800506e:	1aff      	subgt	r7, r7, r3
 8005070:	eba8 0803 	subgt.w	r8, r8, r3
 8005074:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005076:	b1bb      	cbz	r3, 80050a8 <_strtod_l+0x728>
 8005078:	4629      	mov	r1, r5
 800507a:	461a      	mov	r2, r3
 800507c:	9804      	ldr	r0, [sp, #16]
 800507e:	f001 f859 	bl	8006134 <__pow5mult>
 8005082:	4605      	mov	r5, r0
 8005084:	2800      	cmp	r0, #0
 8005086:	f43f aec5 	beq.w	8004e14 <_strtod_l+0x494>
 800508a:	4601      	mov	r1, r0
 800508c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800508e:	9804      	ldr	r0, [sp, #16]
 8005090:	f000 ffc2 	bl	8006018 <__multiply>
 8005094:	9008      	str	r0, [sp, #32]
 8005096:	2800      	cmp	r0, #0
 8005098:	f43f aebc 	beq.w	8004e14 <_strtod_l+0x494>
 800509c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800509e:	9804      	ldr	r0, [sp, #16]
 80050a0:	f000 fed3 	bl	8005e4a <_Bfree>
 80050a4:	9b08      	ldr	r3, [sp, #32]
 80050a6:	931a      	str	r3, [sp, #104]	; 0x68
 80050a8:	f1b9 0f00 	cmp.w	r9, #0
 80050ac:	dc6f      	bgt.n	800518e <_strtod_l+0x80e>
 80050ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d175      	bne.n	80051a0 <_strtod_l+0x820>
 80050b4:	2f00      	cmp	r7, #0
 80050b6:	dd08      	ble.n	80050ca <_strtod_l+0x74a>
 80050b8:	463a      	mov	r2, r7
 80050ba:	9906      	ldr	r1, [sp, #24]
 80050bc:	9804      	ldr	r0, [sp, #16]
 80050be:	f001 f887 	bl	80061d0 <__lshift>
 80050c2:	9006      	str	r0, [sp, #24]
 80050c4:	2800      	cmp	r0, #0
 80050c6:	f43f aea5 	beq.w	8004e14 <_strtod_l+0x494>
 80050ca:	f1b8 0f00 	cmp.w	r8, #0
 80050ce:	dd08      	ble.n	80050e2 <_strtod_l+0x762>
 80050d0:	4629      	mov	r1, r5
 80050d2:	4642      	mov	r2, r8
 80050d4:	9804      	ldr	r0, [sp, #16]
 80050d6:	f001 f87b 	bl	80061d0 <__lshift>
 80050da:	4605      	mov	r5, r0
 80050dc:	2800      	cmp	r0, #0
 80050de:	f43f ae99 	beq.w	8004e14 <_strtod_l+0x494>
 80050e2:	9a06      	ldr	r2, [sp, #24]
 80050e4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80050e6:	9804      	ldr	r0, [sp, #16]
 80050e8:	f001 f8dd 	bl	80062a6 <__mdiff>
 80050ec:	4604      	mov	r4, r0
 80050ee:	2800      	cmp	r0, #0
 80050f0:	f43f ae90 	beq.w	8004e14 <_strtod_l+0x494>
 80050f4:	68c3      	ldr	r3, [r0, #12]
 80050f6:	9308      	str	r3, [sp, #32]
 80050f8:	2300      	movs	r3, #0
 80050fa:	60c3      	str	r3, [r0, #12]
 80050fc:	4629      	mov	r1, r5
 80050fe:	f001 f8b8 	bl	8006272 <__mcmp>
 8005102:	2800      	cmp	r0, #0
 8005104:	da5a      	bge.n	80051bc <_strtod_l+0x83c>
 8005106:	9b08      	ldr	r3, [sp, #32]
 8005108:	b9e3      	cbnz	r3, 8005144 <_strtod_l+0x7c4>
 800510a:	f1ba 0f00 	cmp.w	sl, #0
 800510e:	d119      	bne.n	8005144 <_strtod_l+0x7c4>
 8005110:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005114:	b9b3      	cbnz	r3, 8005144 <_strtod_l+0x7c4>
 8005116:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800511a:	0d1b      	lsrs	r3, r3, #20
 800511c:	051b      	lsls	r3, r3, #20
 800511e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005122:	d90f      	bls.n	8005144 <_strtod_l+0x7c4>
 8005124:	6963      	ldr	r3, [r4, #20]
 8005126:	b913      	cbnz	r3, 800512e <_strtod_l+0x7ae>
 8005128:	6923      	ldr	r3, [r4, #16]
 800512a:	2b01      	cmp	r3, #1
 800512c:	dd0a      	ble.n	8005144 <_strtod_l+0x7c4>
 800512e:	4621      	mov	r1, r4
 8005130:	2201      	movs	r2, #1
 8005132:	9804      	ldr	r0, [sp, #16]
 8005134:	f001 f84c 	bl	80061d0 <__lshift>
 8005138:	4629      	mov	r1, r5
 800513a:	4604      	mov	r4, r0
 800513c:	f001 f899 	bl	8006272 <__mcmp>
 8005140:	2800      	cmp	r0, #0
 8005142:	dc6c      	bgt.n	800521e <_strtod_l+0x89e>
 8005144:	9b05      	ldr	r3, [sp, #20]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d176      	bne.n	8005238 <_strtod_l+0x8b8>
 800514a:	e66e      	b.n	8004e2a <_strtod_l+0x4aa>
 800514c:	07e2      	lsls	r2, r4, #31
 800514e:	d504      	bpl.n	800515a <_strtod_l+0x7da>
 8005150:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005154:	f7fb fa0a 	bl	800056c <__aeabi_dmul>
 8005158:	2301      	movs	r3, #1
 800515a:	1064      	asrs	r4, r4, #1
 800515c:	3608      	adds	r6, #8
 800515e:	e6ec      	b.n	8004f3a <_strtod_l+0x5ba>
 8005160:	f04f 32ff 	mov.w	r2, #4294967295
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	ea03 0a0a 	and.w	sl, r3, sl
 800516c:	e705      	b.n	8004f7a <_strtod_l+0x5fa>
 800516e:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005172:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005176:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800517a:	36e2      	adds	r6, #226	; 0xe2
 800517c:	fa09 f606 	lsl.w	r6, r9, r6
 8005180:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 8005184:	e763      	b.n	800504e <_strtod_l+0x6ce>
 8005186:	2301      	movs	r3, #1
 8005188:	2600      	movs	r6, #0
 800518a:	9314      	str	r3, [sp, #80]	; 0x50
 800518c:	e75f      	b.n	800504e <_strtod_l+0x6ce>
 800518e:	464a      	mov	r2, r9
 8005190:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005192:	9804      	ldr	r0, [sp, #16]
 8005194:	f001 f81c 	bl	80061d0 <__lshift>
 8005198:	901a      	str	r0, [sp, #104]	; 0x68
 800519a:	2800      	cmp	r0, #0
 800519c:	d187      	bne.n	80050ae <_strtod_l+0x72e>
 800519e:	e639      	b.n	8004e14 <_strtod_l+0x494>
 80051a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80051a2:	9906      	ldr	r1, [sp, #24]
 80051a4:	9804      	ldr	r0, [sp, #16]
 80051a6:	f000 ffc5 	bl	8006134 <__pow5mult>
 80051aa:	9006      	str	r0, [sp, #24]
 80051ac:	2800      	cmp	r0, #0
 80051ae:	d181      	bne.n	80050b4 <_strtod_l+0x734>
 80051b0:	e630      	b.n	8004e14 <_strtod_l+0x494>
 80051b2:	bf00      	nop
 80051b4:	080068d8 	.word	0x080068d8
 80051b8:	fffffc02 	.word	0xfffffc02
 80051bc:	f040 8086 	bne.w	80052cc <_strtod_l+0x94c>
 80051c0:	9a08      	ldr	r2, [sp, #32]
 80051c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80051c6:	b332      	cbz	r2, 8005216 <_strtod_l+0x896>
 80051c8:	4aad      	ldr	r2, [pc, #692]	; (8005480 <_strtod_l+0xb00>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	4659      	mov	r1, fp
 80051ce:	d152      	bne.n	8005276 <_strtod_l+0x8f6>
 80051d0:	9b05      	ldr	r3, [sp, #20]
 80051d2:	4650      	mov	r0, sl
 80051d4:	b1d3      	cbz	r3, 800520c <_strtod_l+0x88c>
 80051d6:	4aab      	ldr	r2, [pc, #684]	; (8005484 <_strtod_l+0xb04>)
 80051d8:	400a      	ands	r2, r1
 80051da:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80051de:	f04f 37ff 	mov.w	r7, #4294967295
 80051e2:	d816      	bhi.n	8005212 <_strtod_l+0x892>
 80051e4:	0d12      	lsrs	r2, r2, #20
 80051e6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80051ea:	fa07 f303 	lsl.w	r3, r7, r3
 80051ee:	4283      	cmp	r3, r0
 80051f0:	d141      	bne.n	8005276 <_strtod_l+0x8f6>
 80051f2:	4aa5      	ldr	r2, [pc, #660]	; (8005488 <_strtod_l+0xb08>)
 80051f4:	4291      	cmp	r1, r2
 80051f6:	d102      	bne.n	80051fe <_strtod_l+0x87e>
 80051f8:	3301      	adds	r3, #1
 80051fa:	f43f ae0b 	beq.w	8004e14 <_strtod_l+0x494>
 80051fe:	4ba1      	ldr	r3, [pc, #644]	; (8005484 <_strtod_l+0xb04>)
 8005200:	400b      	ands	r3, r1
 8005202:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005206:	f04f 0a00 	mov.w	sl, #0
 800520a:	e79b      	b.n	8005144 <_strtod_l+0x7c4>
 800520c:	f04f 33ff 	mov.w	r3, #4294967295
 8005210:	e7ed      	b.n	80051ee <_strtod_l+0x86e>
 8005212:	463b      	mov	r3, r7
 8005214:	e7eb      	b.n	80051ee <_strtod_l+0x86e>
 8005216:	bb73      	cbnz	r3, 8005276 <_strtod_l+0x8f6>
 8005218:	f1ba 0f00 	cmp.w	sl, #0
 800521c:	d12b      	bne.n	8005276 <_strtod_l+0x8f6>
 800521e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005222:	9a05      	ldr	r2, [sp, #20]
 8005224:	0d1b      	lsrs	r3, r3, #20
 8005226:	051b      	lsls	r3, r3, #20
 8005228:	b1e2      	cbz	r2, 8005264 <_strtod_l+0x8e4>
 800522a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800522e:	dc19      	bgt.n	8005264 <_strtod_l+0x8e4>
 8005230:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8005234:	f77f ae5f 	ble.w	8004ef6 <_strtod_l+0x576>
 8005238:	4b94      	ldr	r3, [pc, #592]	; (800548c <_strtod_l+0xb0c>)
 800523a:	930d      	str	r3, [sp, #52]	; 0x34
 800523c:	2300      	movs	r3, #0
 800523e:	930c      	str	r3, [sp, #48]	; 0x30
 8005240:	4650      	mov	r0, sl
 8005242:	4659      	mov	r1, fp
 8005244:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005248:	f7fb f990 	bl	800056c <__aeabi_dmul>
 800524c:	4682      	mov	sl, r0
 800524e:	468b      	mov	fp, r1
 8005250:	2900      	cmp	r1, #0
 8005252:	f47f adea 	bne.w	8004e2a <_strtod_l+0x4aa>
 8005256:	2800      	cmp	r0, #0
 8005258:	f47f ade7 	bne.w	8004e2a <_strtod_l+0x4aa>
 800525c:	9a04      	ldr	r2, [sp, #16]
 800525e:	2322      	movs	r3, #34	; 0x22
 8005260:	6013      	str	r3, [r2, #0]
 8005262:	e5e2      	b.n	8004e2a <_strtod_l+0x4aa>
 8005264:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005268:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800526c:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005270:	f04f 3aff 	mov.w	sl, #4294967295
 8005274:	e766      	b.n	8005144 <_strtod_l+0x7c4>
 8005276:	b19e      	cbz	r6, 80052a0 <_strtod_l+0x920>
 8005278:	ea16 0f0b 	tst.w	r6, fp
 800527c:	f43f af62 	beq.w	8005144 <_strtod_l+0x7c4>
 8005280:	9b08      	ldr	r3, [sp, #32]
 8005282:	9a05      	ldr	r2, [sp, #20]
 8005284:	4650      	mov	r0, sl
 8005286:	4659      	mov	r1, fp
 8005288:	b173      	cbz	r3, 80052a8 <_strtod_l+0x928>
 800528a:	f7ff fb5a 	bl	8004942 <sulp>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005296:	f7fa ffb7 	bl	8000208 <__adddf3>
 800529a:	4682      	mov	sl, r0
 800529c:	468b      	mov	fp, r1
 800529e:	e751      	b.n	8005144 <_strtod_l+0x7c4>
 80052a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80052a2:	ea13 0f0a 	tst.w	r3, sl
 80052a6:	e7e9      	b.n	800527c <_strtod_l+0x8fc>
 80052a8:	f7ff fb4b 	bl	8004942 <sulp>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80052b4:	f7fa ffa6 	bl	8000204 <__aeabi_dsub>
 80052b8:	2200      	movs	r2, #0
 80052ba:	2300      	movs	r3, #0
 80052bc:	4682      	mov	sl, r0
 80052be:	468b      	mov	fp, r1
 80052c0:	f7fb fbbc 	bl	8000a3c <__aeabi_dcmpeq>
 80052c4:	2800      	cmp	r0, #0
 80052c6:	f47f ae16 	bne.w	8004ef6 <_strtod_l+0x576>
 80052ca:	e73b      	b.n	8005144 <_strtod_l+0x7c4>
 80052cc:	4629      	mov	r1, r5
 80052ce:	4620      	mov	r0, r4
 80052d0:	f001 f90d 	bl	80064ee <__ratio>
 80052d4:	ec57 6b10 	vmov	r6, r7, d0
 80052d8:	2200      	movs	r2, #0
 80052da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80052de:	ee10 0a10 	vmov	r0, s0
 80052e2:	4639      	mov	r1, r7
 80052e4:	f7fb fbbe 	bl	8000a64 <__aeabi_dcmple>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d074      	beq.n	80053d6 <_strtod_l+0xa56>
 80052ec:	9b08      	ldr	r3, [sp, #32]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d046      	beq.n	8005380 <_strtod_l+0xa00>
 80052f2:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8005490 <_strtod_l+0xb10>
 80052f6:	f04f 0800 	mov.w	r8, #0
 80052fa:	4f65      	ldr	r7, [pc, #404]	; (8005490 <_strtod_l+0xb10>)
 80052fc:	2600      	movs	r6, #0
 80052fe:	4b61      	ldr	r3, [pc, #388]	; (8005484 <_strtod_l+0xb04>)
 8005300:	ea0b 0303 	and.w	r3, fp, r3
 8005304:	9314      	str	r3, [sp, #80]	; 0x50
 8005306:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005308:	4b62      	ldr	r3, [pc, #392]	; (8005494 <_strtod_l+0xb14>)
 800530a:	429a      	cmp	r2, r3
 800530c:	f040 80ca 	bne.w	80054a4 <_strtod_l+0xb24>
 8005310:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005314:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005318:	ec4b ab10 	vmov	d0, sl, fp
 800531c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005320:	f001 f820 	bl	8006364 <__ulp>
 8005324:	4640      	mov	r0, r8
 8005326:	ec53 2b10 	vmov	r2, r3, d0
 800532a:	4649      	mov	r1, r9
 800532c:	f7fb f91e 	bl	800056c <__aeabi_dmul>
 8005330:	4652      	mov	r2, sl
 8005332:	465b      	mov	r3, fp
 8005334:	f7fa ff68 	bl	8000208 <__adddf3>
 8005338:	4a52      	ldr	r2, [pc, #328]	; (8005484 <_strtod_l+0xb04>)
 800533a:	4b57      	ldr	r3, [pc, #348]	; (8005498 <_strtod_l+0xb18>)
 800533c:	400a      	ands	r2, r1
 800533e:	429a      	cmp	r2, r3
 8005340:	4682      	mov	sl, r0
 8005342:	d95c      	bls.n	80053fe <_strtod_l+0xa7e>
 8005344:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005346:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800534a:	429a      	cmp	r2, r3
 800534c:	d103      	bne.n	8005356 <_strtod_l+0x9d6>
 800534e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005350:	3301      	adds	r3, #1
 8005352:	f43f ad5f 	beq.w	8004e14 <_strtod_l+0x494>
 8005356:	f8df b130 	ldr.w	fp, [pc, #304]	; 8005488 <_strtod_l+0xb08>
 800535a:	f04f 3aff 	mov.w	sl, #4294967295
 800535e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005360:	9804      	ldr	r0, [sp, #16]
 8005362:	f000 fd72 	bl	8005e4a <_Bfree>
 8005366:	9906      	ldr	r1, [sp, #24]
 8005368:	9804      	ldr	r0, [sp, #16]
 800536a:	f000 fd6e 	bl	8005e4a <_Bfree>
 800536e:	4629      	mov	r1, r5
 8005370:	9804      	ldr	r0, [sp, #16]
 8005372:	f000 fd6a 	bl	8005e4a <_Bfree>
 8005376:	4621      	mov	r1, r4
 8005378:	9804      	ldr	r0, [sp, #16]
 800537a:	f000 fd66 	bl	8005e4a <_Bfree>
 800537e:	e61c      	b.n	8004fba <_strtod_l+0x63a>
 8005380:	f1ba 0f00 	cmp.w	sl, #0
 8005384:	d118      	bne.n	80053b8 <_strtod_l+0xa38>
 8005386:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800538a:	b9e3      	cbnz	r3, 80053c6 <_strtod_l+0xa46>
 800538c:	2200      	movs	r2, #0
 800538e:	4b40      	ldr	r3, [pc, #256]	; (8005490 <_strtod_l+0xb10>)
 8005390:	4630      	mov	r0, r6
 8005392:	4639      	mov	r1, r7
 8005394:	f7fb fb5c 	bl	8000a50 <__aeabi_dcmplt>
 8005398:	b9d0      	cbnz	r0, 80053d0 <_strtod_l+0xa50>
 800539a:	4630      	mov	r0, r6
 800539c:	4639      	mov	r1, r7
 800539e:	2200      	movs	r2, #0
 80053a0:	4b3e      	ldr	r3, [pc, #248]	; (800549c <_strtod_l+0xb1c>)
 80053a2:	f7fb f8e3 	bl	800056c <__aeabi_dmul>
 80053a6:	4606      	mov	r6, r0
 80053a8:	460f      	mov	r7, r1
 80053aa:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80053ae:	9616      	str	r6, [sp, #88]	; 0x58
 80053b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80053b2:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 80053b6:	e7a2      	b.n	80052fe <_strtod_l+0x97e>
 80053b8:	f1ba 0f01 	cmp.w	sl, #1
 80053bc:	d103      	bne.n	80053c6 <_strtod_l+0xa46>
 80053be:	f1bb 0f00 	cmp.w	fp, #0
 80053c2:	f43f ad98 	beq.w	8004ef6 <_strtod_l+0x576>
 80053c6:	f04f 0800 	mov.w	r8, #0
 80053ca:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 80054a0 <_strtod_l+0xb20>
 80053ce:	e794      	b.n	80052fa <_strtod_l+0x97a>
 80053d0:	2600      	movs	r6, #0
 80053d2:	4f32      	ldr	r7, [pc, #200]	; (800549c <_strtod_l+0xb1c>)
 80053d4:	e7e9      	b.n	80053aa <_strtod_l+0xa2a>
 80053d6:	4b31      	ldr	r3, [pc, #196]	; (800549c <_strtod_l+0xb1c>)
 80053d8:	4630      	mov	r0, r6
 80053da:	4639      	mov	r1, r7
 80053dc:	2200      	movs	r2, #0
 80053de:	f7fb f8c5 	bl	800056c <__aeabi_dmul>
 80053e2:	9b08      	ldr	r3, [sp, #32]
 80053e4:	4606      	mov	r6, r0
 80053e6:	460f      	mov	r7, r1
 80053e8:	b933      	cbnz	r3, 80053f8 <_strtod_l+0xa78>
 80053ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80053ee:	9010      	str	r0, [sp, #64]	; 0x40
 80053f0:	9311      	str	r3, [sp, #68]	; 0x44
 80053f2:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 80053f6:	e782      	b.n	80052fe <_strtod_l+0x97e>
 80053f8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80053fc:	e7f9      	b.n	80053f2 <_strtod_l+0xa72>
 80053fe:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8005402:	9b05      	ldr	r3, [sp, #20]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1aa      	bne.n	800535e <_strtod_l+0x9de>
 8005408:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800540c:	0d1b      	lsrs	r3, r3, #20
 800540e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005410:	051b      	lsls	r3, r3, #20
 8005412:	429a      	cmp	r2, r3
 8005414:	46d8      	mov	r8, fp
 8005416:	d1a2      	bne.n	800535e <_strtod_l+0x9de>
 8005418:	4639      	mov	r1, r7
 800541a:	4630      	mov	r0, r6
 800541c:	f7fb fb40 	bl	8000aa0 <__aeabi_d2iz>
 8005420:	f7fb f83e 	bl	80004a0 <__aeabi_i2d>
 8005424:	460b      	mov	r3, r1
 8005426:	4602      	mov	r2, r0
 8005428:	4639      	mov	r1, r7
 800542a:	4630      	mov	r0, r6
 800542c:	f7fa feea 	bl	8000204 <__aeabi_dsub>
 8005430:	9b08      	ldr	r3, [sp, #32]
 8005432:	4606      	mov	r6, r0
 8005434:	460f      	mov	r7, r1
 8005436:	b933      	cbnz	r3, 8005446 <_strtod_l+0xac6>
 8005438:	f1ba 0f00 	cmp.w	sl, #0
 800543c:	d103      	bne.n	8005446 <_strtod_l+0xac6>
 800543e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005442:	2b00      	cmp	r3, #0
 8005444:	d068      	beq.n	8005518 <_strtod_l+0xb98>
 8005446:	a30a      	add	r3, pc, #40	; (adr r3, 8005470 <_strtod_l+0xaf0>)
 8005448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544c:	4630      	mov	r0, r6
 800544e:	4639      	mov	r1, r7
 8005450:	f7fb fafe 	bl	8000a50 <__aeabi_dcmplt>
 8005454:	2800      	cmp	r0, #0
 8005456:	f47f ace8 	bne.w	8004e2a <_strtod_l+0x4aa>
 800545a:	a307      	add	r3, pc, #28	; (adr r3, 8005478 <_strtod_l+0xaf8>)
 800545c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005460:	4630      	mov	r0, r6
 8005462:	4639      	mov	r1, r7
 8005464:	f7fb fb12 	bl	8000a8c <__aeabi_dcmpgt>
 8005468:	2800      	cmp	r0, #0
 800546a:	f43f af78 	beq.w	800535e <_strtod_l+0x9de>
 800546e:	e4dc      	b.n	8004e2a <_strtod_l+0x4aa>
 8005470:	94a03595 	.word	0x94a03595
 8005474:	3fdfffff 	.word	0x3fdfffff
 8005478:	35afe535 	.word	0x35afe535
 800547c:	3fe00000 	.word	0x3fe00000
 8005480:	000fffff 	.word	0x000fffff
 8005484:	7ff00000 	.word	0x7ff00000
 8005488:	7fefffff 	.word	0x7fefffff
 800548c:	39500000 	.word	0x39500000
 8005490:	3ff00000 	.word	0x3ff00000
 8005494:	7fe00000 	.word	0x7fe00000
 8005498:	7c9fffff 	.word	0x7c9fffff
 800549c:	3fe00000 	.word	0x3fe00000
 80054a0:	bff00000 	.word	0xbff00000
 80054a4:	9b05      	ldr	r3, [sp, #20]
 80054a6:	b31b      	cbz	r3, 80054f0 <_strtod_l+0xb70>
 80054a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054aa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80054ae:	d81f      	bhi.n	80054f0 <_strtod_l+0xb70>
 80054b0:	a325      	add	r3, pc, #148	; (adr r3, 8005548 <_strtod_l+0xbc8>)
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	4630      	mov	r0, r6
 80054b8:	4639      	mov	r1, r7
 80054ba:	f7fb fad3 	bl	8000a64 <__aeabi_dcmple>
 80054be:	b190      	cbz	r0, 80054e6 <_strtod_l+0xb66>
 80054c0:	4639      	mov	r1, r7
 80054c2:	4630      	mov	r0, r6
 80054c4:	f7fb fb14 	bl	8000af0 <__aeabi_d2uiz>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	bf08      	it	eq
 80054cc:	2001      	moveq	r0, #1
 80054ce:	f7fa ffd7 	bl	8000480 <__aeabi_ui2d>
 80054d2:	9b08      	ldr	r3, [sp, #32]
 80054d4:	4606      	mov	r6, r0
 80054d6:	460f      	mov	r7, r1
 80054d8:	b9db      	cbnz	r3, 8005512 <_strtod_l+0xb92>
 80054da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054de:	9012      	str	r0, [sp, #72]	; 0x48
 80054e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80054e2:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 80054e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80054e8:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 80054ec:	eba3 0902 	sub.w	r9, r3, r2
 80054f0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80054f4:	f000 ff36 	bl	8006364 <__ulp>
 80054f8:	4640      	mov	r0, r8
 80054fa:	ec53 2b10 	vmov	r2, r3, d0
 80054fe:	4649      	mov	r1, r9
 8005500:	f7fb f834 	bl	800056c <__aeabi_dmul>
 8005504:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005508:	f7fa fe7e 	bl	8000208 <__adddf3>
 800550c:	4682      	mov	sl, r0
 800550e:	468b      	mov	fp, r1
 8005510:	e777      	b.n	8005402 <_strtod_l+0xa82>
 8005512:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005516:	e7e4      	b.n	80054e2 <_strtod_l+0xb62>
 8005518:	a30d      	add	r3, pc, #52	; (adr r3, 8005550 <_strtod_l+0xbd0>)
 800551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551e:	f7fb fa97 	bl	8000a50 <__aeabi_dcmplt>
 8005522:	e7a1      	b.n	8005468 <_strtod_l+0xae8>
 8005524:	2300      	movs	r3, #0
 8005526:	9309      	str	r3, [sp, #36]	; 0x24
 8005528:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800552a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800552c:	6013      	str	r3, [r2, #0]
 800552e:	f7ff ba6b 	b.w	8004a08 <_strtod_l+0x88>
 8005532:	2b65      	cmp	r3, #101	; 0x65
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	f43f abb6 	beq.w	8004ca8 <_strtod_l+0x328>
 800553c:	4615      	mov	r5, r2
 800553e:	2101      	movs	r1, #1
 8005540:	f7ff badc 	b.w	8004afc <_strtod_l+0x17c>
 8005544:	f3af 8000 	nop.w
 8005548:	ffc00000 	.word	0xffc00000
 800554c:	41dfffff 	.word	0x41dfffff
 8005550:	94a03595 	.word	0x94a03595
 8005554:	3fcfffff 	.word	0x3fcfffff

08005558 <strtod>:
 8005558:	4b07      	ldr	r3, [pc, #28]	; (8005578 <strtod+0x20>)
 800555a:	4a08      	ldr	r2, [pc, #32]	; (800557c <strtod+0x24>)
 800555c:	b410      	push	{r4}
 800555e:	681c      	ldr	r4, [r3, #0]
 8005560:	6a23      	ldr	r3, [r4, #32]
 8005562:	2b00      	cmp	r3, #0
 8005564:	bf08      	it	eq
 8005566:	4613      	moveq	r3, r2
 8005568:	460a      	mov	r2, r1
 800556a:	4601      	mov	r1, r0
 800556c:	4620      	mov	r0, r4
 800556e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005572:	f7ff ba05 	b.w	8004980 <_strtod_l>
 8005576:	bf00      	nop
 8005578:	20000078 	.word	0x20000078
 800557c:	200000dc 	.word	0x200000dc

08005580 <strtok>:
 8005580:	4b13      	ldr	r3, [pc, #76]	; (80055d0 <strtok+0x50>)
 8005582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005586:	681d      	ldr	r5, [r3, #0]
 8005588:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800558a:	4606      	mov	r6, r0
 800558c:	460f      	mov	r7, r1
 800558e:	b9b4      	cbnz	r4, 80055be <strtok+0x3e>
 8005590:	2050      	movs	r0, #80	; 0x50
 8005592:	f000 fc01 	bl	8005d98 <malloc>
 8005596:	65a8      	str	r0, [r5, #88]	; 0x58
 8005598:	6004      	str	r4, [r0, #0]
 800559a:	6044      	str	r4, [r0, #4]
 800559c:	6084      	str	r4, [r0, #8]
 800559e:	60c4      	str	r4, [r0, #12]
 80055a0:	6104      	str	r4, [r0, #16]
 80055a2:	6144      	str	r4, [r0, #20]
 80055a4:	6184      	str	r4, [r0, #24]
 80055a6:	6284      	str	r4, [r0, #40]	; 0x28
 80055a8:	62c4      	str	r4, [r0, #44]	; 0x2c
 80055aa:	6304      	str	r4, [r0, #48]	; 0x30
 80055ac:	6344      	str	r4, [r0, #52]	; 0x34
 80055ae:	6384      	str	r4, [r0, #56]	; 0x38
 80055b0:	63c4      	str	r4, [r0, #60]	; 0x3c
 80055b2:	6404      	str	r4, [r0, #64]	; 0x40
 80055b4:	6444      	str	r4, [r0, #68]	; 0x44
 80055b6:	6484      	str	r4, [r0, #72]	; 0x48
 80055b8:	64c4      	str	r4, [r0, #76]	; 0x4c
 80055ba:	7704      	strb	r4, [r0, #28]
 80055bc:	6244      	str	r4, [r0, #36]	; 0x24
 80055be:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80055c0:	4639      	mov	r1, r7
 80055c2:	4630      	mov	r0, r6
 80055c4:	2301      	movs	r3, #1
 80055c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055ca:	f000 b803 	b.w	80055d4 <__strtok_r>
 80055ce:	bf00      	nop
 80055d0:	20000078 	.word	0x20000078

080055d4 <__strtok_r>:
 80055d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055d6:	b918      	cbnz	r0, 80055e0 <__strtok_r+0xc>
 80055d8:	6810      	ldr	r0, [r2, #0]
 80055da:	b908      	cbnz	r0, 80055e0 <__strtok_r+0xc>
 80055dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055de:	4620      	mov	r0, r4
 80055e0:	4604      	mov	r4, r0
 80055e2:	460f      	mov	r7, r1
 80055e4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80055e8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80055ec:	b91e      	cbnz	r6, 80055f6 <__strtok_r+0x22>
 80055ee:	b965      	cbnz	r5, 800560a <__strtok_r+0x36>
 80055f0:	6015      	str	r5, [r2, #0]
 80055f2:	4628      	mov	r0, r5
 80055f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055f6:	42b5      	cmp	r5, r6
 80055f8:	d1f6      	bne.n	80055e8 <__strtok_r+0x14>
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1ef      	bne.n	80055de <__strtok_r+0xa>
 80055fe:	6014      	str	r4, [r2, #0]
 8005600:	7003      	strb	r3, [r0, #0]
 8005602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005604:	461c      	mov	r4, r3
 8005606:	e00c      	b.n	8005622 <__strtok_r+0x4e>
 8005608:	b915      	cbnz	r5, 8005610 <__strtok_r+0x3c>
 800560a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800560e:	460e      	mov	r6, r1
 8005610:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005614:	42ab      	cmp	r3, r5
 8005616:	d1f7      	bne.n	8005608 <__strtok_r+0x34>
 8005618:	2b00      	cmp	r3, #0
 800561a:	d0f3      	beq.n	8005604 <__strtok_r+0x30>
 800561c:	2300      	movs	r3, #0
 800561e:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005622:	6014      	str	r4, [r2, #0]
 8005624:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005626 <_strtol_l.isra.0>:
 8005626:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562a:	4680      	mov	r8, r0
 800562c:	4689      	mov	r9, r1
 800562e:	4692      	mov	sl, r2
 8005630:	461f      	mov	r7, r3
 8005632:	468b      	mov	fp, r1
 8005634:	465d      	mov	r5, fp
 8005636:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005638:	f815 4b01 	ldrb.w	r4, [r5], #1
 800563c:	f000 fba7 	bl	8005d8e <__locale_ctype_ptr_l>
 8005640:	4420      	add	r0, r4
 8005642:	7846      	ldrb	r6, [r0, #1]
 8005644:	f016 0608 	ands.w	r6, r6, #8
 8005648:	d10b      	bne.n	8005662 <_strtol_l.isra.0+0x3c>
 800564a:	2c2d      	cmp	r4, #45	; 0x2d
 800564c:	d10b      	bne.n	8005666 <_strtol_l.isra.0+0x40>
 800564e:	782c      	ldrb	r4, [r5, #0]
 8005650:	2601      	movs	r6, #1
 8005652:	f10b 0502 	add.w	r5, fp, #2
 8005656:	b167      	cbz	r7, 8005672 <_strtol_l.isra.0+0x4c>
 8005658:	2f10      	cmp	r7, #16
 800565a:	d114      	bne.n	8005686 <_strtol_l.isra.0+0x60>
 800565c:	2c30      	cmp	r4, #48	; 0x30
 800565e:	d00a      	beq.n	8005676 <_strtol_l.isra.0+0x50>
 8005660:	e011      	b.n	8005686 <_strtol_l.isra.0+0x60>
 8005662:	46ab      	mov	fp, r5
 8005664:	e7e6      	b.n	8005634 <_strtol_l.isra.0+0xe>
 8005666:	2c2b      	cmp	r4, #43	; 0x2b
 8005668:	bf04      	itt	eq
 800566a:	782c      	ldrbeq	r4, [r5, #0]
 800566c:	f10b 0502 	addeq.w	r5, fp, #2
 8005670:	e7f1      	b.n	8005656 <_strtol_l.isra.0+0x30>
 8005672:	2c30      	cmp	r4, #48	; 0x30
 8005674:	d127      	bne.n	80056c6 <_strtol_l.isra.0+0xa0>
 8005676:	782b      	ldrb	r3, [r5, #0]
 8005678:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800567c:	2b58      	cmp	r3, #88	; 0x58
 800567e:	d14b      	bne.n	8005718 <_strtol_l.isra.0+0xf2>
 8005680:	786c      	ldrb	r4, [r5, #1]
 8005682:	2710      	movs	r7, #16
 8005684:	3502      	adds	r5, #2
 8005686:	2e00      	cmp	r6, #0
 8005688:	bf0c      	ite	eq
 800568a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800568e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005692:	2200      	movs	r2, #0
 8005694:	fbb1 fef7 	udiv	lr, r1, r7
 8005698:	4610      	mov	r0, r2
 800569a:	fb07 1c1e 	mls	ip, r7, lr, r1
 800569e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80056a2:	2b09      	cmp	r3, #9
 80056a4:	d811      	bhi.n	80056ca <_strtol_l.isra.0+0xa4>
 80056a6:	461c      	mov	r4, r3
 80056a8:	42a7      	cmp	r7, r4
 80056aa:	dd1d      	ble.n	80056e8 <_strtol_l.isra.0+0xc2>
 80056ac:	1c53      	adds	r3, r2, #1
 80056ae:	d007      	beq.n	80056c0 <_strtol_l.isra.0+0x9a>
 80056b0:	4586      	cmp	lr, r0
 80056b2:	d316      	bcc.n	80056e2 <_strtol_l.isra.0+0xbc>
 80056b4:	d101      	bne.n	80056ba <_strtol_l.isra.0+0x94>
 80056b6:	45a4      	cmp	ip, r4
 80056b8:	db13      	blt.n	80056e2 <_strtol_l.isra.0+0xbc>
 80056ba:	fb00 4007 	mla	r0, r0, r7, r4
 80056be:	2201      	movs	r2, #1
 80056c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80056c4:	e7eb      	b.n	800569e <_strtol_l.isra.0+0x78>
 80056c6:	270a      	movs	r7, #10
 80056c8:	e7dd      	b.n	8005686 <_strtol_l.isra.0+0x60>
 80056ca:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80056ce:	2b19      	cmp	r3, #25
 80056d0:	d801      	bhi.n	80056d6 <_strtol_l.isra.0+0xb0>
 80056d2:	3c37      	subs	r4, #55	; 0x37
 80056d4:	e7e8      	b.n	80056a8 <_strtol_l.isra.0+0x82>
 80056d6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80056da:	2b19      	cmp	r3, #25
 80056dc:	d804      	bhi.n	80056e8 <_strtol_l.isra.0+0xc2>
 80056de:	3c57      	subs	r4, #87	; 0x57
 80056e0:	e7e2      	b.n	80056a8 <_strtol_l.isra.0+0x82>
 80056e2:	f04f 32ff 	mov.w	r2, #4294967295
 80056e6:	e7eb      	b.n	80056c0 <_strtol_l.isra.0+0x9a>
 80056e8:	1c53      	adds	r3, r2, #1
 80056ea:	d108      	bne.n	80056fe <_strtol_l.isra.0+0xd8>
 80056ec:	2322      	movs	r3, #34	; 0x22
 80056ee:	f8c8 3000 	str.w	r3, [r8]
 80056f2:	4608      	mov	r0, r1
 80056f4:	f1ba 0f00 	cmp.w	sl, #0
 80056f8:	d107      	bne.n	800570a <_strtol_l.isra.0+0xe4>
 80056fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056fe:	b106      	cbz	r6, 8005702 <_strtol_l.isra.0+0xdc>
 8005700:	4240      	negs	r0, r0
 8005702:	f1ba 0f00 	cmp.w	sl, #0
 8005706:	d00c      	beq.n	8005722 <_strtol_l.isra.0+0xfc>
 8005708:	b122      	cbz	r2, 8005714 <_strtol_l.isra.0+0xee>
 800570a:	3d01      	subs	r5, #1
 800570c:	f8ca 5000 	str.w	r5, [sl]
 8005710:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005714:	464d      	mov	r5, r9
 8005716:	e7f9      	b.n	800570c <_strtol_l.isra.0+0xe6>
 8005718:	2430      	movs	r4, #48	; 0x30
 800571a:	2f00      	cmp	r7, #0
 800571c:	d1b3      	bne.n	8005686 <_strtol_l.isra.0+0x60>
 800571e:	2708      	movs	r7, #8
 8005720:	e7b1      	b.n	8005686 <_strtol_l.isra.0+0x60>
 8005722:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005728 <strtol>:
 8005728:	4b08      	ldr	r3, [pc, #32]	; (800574c <strtol+0x24>)
 800572a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800572c:	681c      	ldr	r4, [r3, #0]
 800572e:	4d08      	ldr	r5, [pc, #32]	; (8005750 <strtol+0x28>)
 8005730:	6a23      	ldr	r3, [r4, #32]
 8005732:	2b00      	cmp	r3, #0
 8005734:	bf08      	it	eq
 8005736:	462b      	moveq	r3, r5
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	4613      	mov	r3, r2
 800573c:	460a      	mov	r2, r1
 800573e:	4601      	mov	r1, r0
 8005740:	4620      	mov	r0, r4
 8005742:	f7ff ff70 	bl	8005626 <_strtol_l.isra.0>
 8005746:	b003      	add	sp, #12
 8005748:	bd30      	pop	{r4, r5, pc}
 800574a:	bf00      	nop
 800574c:	20000078 	.word	0x20000078
 8005750:	200000dc 	.word	0x200000dc

08005754 <rshift>:
 8005754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005756:	6906      	ldr	r6, [r0, #16]
 8005758:	114b      	asrs	r3, r1, #5
 800575a:	42b3      	cmp	r3, r6
 800575c:	f100 0514 	add.w	r5, r0, #20
 8005760:	da2b      	bge.n	80057ba <rshift+0x66>
 8005762:	f011 011f 	ands.w	r1, r1, #31
 8005766:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800576a:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800576e:	d108      	bne.n	8005782 <rshift+0x2e>
 8005770:	4629      	mov	r1, r5
 8005772:	42b2      	cmp	r2, r6
 8005774:	460b      	mov	r3, r1
 8005776:	d210      	bcs.n	800579a <rshift+0x46>
 8005778:	f852 3b04 	ldr.w	r3, [r2], #4
 800577c:	f841 3b04 	str.w	r3, [r1], #4
 8005780:	e7f7      	b.n	8005772 <rshift+0x1e>
 8005782:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8005786:	f1c1 0e20 	rsb	lr, r1, #32
 800578a:	3204      	adds	r2, #4
 800578c:	40cc      	lsrs	r4, r1
 800578e:	462b      	mov	r3, r5
 8005790:	42b2      	cmp	r2, r6
 8005792:	d308      	bcc.n	80057a6 <rshift+0x52>
 8005794:	601c      	str	r4, [r3, #0]
 8005796:	b104      	cbz	r4, 800579a <rshift+0x46>
 8005798:	3304      	adds	r3, #4
 800579a:	1b5b      	subs	r3, r3, r5
 800579c:	109b      	asrs	r3, r3, #2
 800579e:	6103      	str	r3, [r0, #16]
 80057a0:	b903      	cbnz	r3, 80057a4 <rshift+0x50>
 80057a2:	6143      	str	r3, [r0, #20]
 80057a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057a6:	6817      	ldr	r7, [r2, #0]
 80057a8:	fa07 f70e 	lsl.w	r7, r7, lr
 80057ac:	433c      	orrs	r4, r7
 80057ae:	f843 4b04 	str.w	r4, [r3], #4
 80057b2:	f852 4b04 	ldr.w	r4, [r2], #4
 80057b6:	40cc      	lsrs	r4, r1
 80057b8:	e7ea      	b.n	8005790 <rshift+0x3c>
 80057ba:	462b      	mov	r3, r5
 80057bc:	e7ed      	b.n	800579a <rshift+0x46>

080057be <__hexdig_fun>:
 80057be:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80057c2:	2b09      	cmp	r3, #9
 80057c4:	d802      	bhi.n	80057cc <__hexdig_fun+0xe>
 80057c6:	3820      	subs	r0, #32
 80057c8:	b2c0      	uxtb	r0, r0
 80057ca:	4770      	bx	lr
 80057cc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80057d0:	2b05      	cmp	r3, #5
 80057d2:	d801      	bhi.n	80057d8 <__hexdig_fun+0x1a>
 80057d4:	3847      	subs	r0, #71	; 0x47
 80057d6:	e7f7      	b.n	80057c8 <__hexdig_fun+0xa>
 80057d8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80057dc:	2b05      	cmp	r3, #5
 80057de:	d801      	bhi.n	80057e4 <__hexdig_fun+0x26>
 80057e0:	3827      	subs	r0, #39	; 0x27
 80057e2:	e7f1      	b.n	80057c8 <__hexdig_fun+0xa>
 80057e4:	2000      	movs	r0, #0
 80057e6:	4770      	bx	lr

080057e8 <__gethex>:
 80057e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ec:	b08b      	sub	sp, #44	; 0x2c
 80057ee:	468a      	mov	sl, r1
 80057f0:	9002      	str	r0, [sp, #8]
 80057f2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80057f4:	9306      	str	r3, [sp, #24]
 80057f6:	4690      	mov	r8, r2
 80057f8:	f000 facc 	bl	8005d94 <__localeconv_l>
 80057fc:	6803      	ldr	r3, [r0, #0]
 80057fe:	9303      	str	r3, [sp, #12]
 8005800:	4618      	mov	r0, r3
 8005802:	f7fa fcf3 	bl	80001ec <strlen>
 8005806:	9b03      	ldr	r3, [sp, #12]
 8005808:	9001      	str	r0, [sp, #4]
 800580a:	4403      	add	r3, r0
 800580c:	f04f 0b00 	mov.w	fp, #0
 8005810:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005814:	9307      	str	r3, [sp, #28]
 8005816:	f8da 3000 	ldr.w	r3, [sl]
 800581a:	3302      	adds	r3, #2
 800581c:	461f      	mov	r7, r3
 800581e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005822:	2830      	cmp	r0, #48	; 0x30
 8005824:	d06c      	beq.n	8005900 <__gethex+0x118>
 8005826:	f7ff ffca 	bl	80057be <__hexdig_fun>
 800582a:	4604      	mov	r4, r0
 800582c:	2800      	cmp	r0, #0
 800582e:	d16a      	bne.n	8005906 <__gethex+0x11e>
 8005830:	9a01      	ldr	r2, [sp, #4]
 8005832:	9903      	ldr	r1, [sp, #12]
 8005834:	4638      	mov	r0, r7
 8005836:	f7ff f857 	bl	80048e8 <strncmp>
 800583a:	2800      	cmp	r0, #0
 800583c:	d166      	bne.n	800590c <__gethex+0x124>
 800583e:	9b01      	ldr	r3, [sp, #4]
 8005840:	5cf8      	ldrb	r0, [r7, r3]
 8005842:	18fe      	adds	r6, r7, r3
 8005844:	f7ff ffbb 	bl	80057be <__hexdig_fun>
 8005848:	2800      	cmp	r0, #0
 800584a:	d062      	beq.n	8005912 <__gethex+0x12a>
 800584c:	4633      	mov	r3, r6
 800584e:	7818      	ldrb	r0, [r3, #0]
 8005850:	2830      	cmp	r0, #48	; 0x30
 8005852:	461f      	mov	r7, r3
 8005854:	f103 0301 	add.w	r3, r3, #1
 8005858:	d0f9      	beq.n	800584e <__gethex+0x66>
 800585a:	f7ff ffb0 	bl	80057be <__hexdig_fun>
 800585e:	fab0 f580 	clz	r5, r0
 8005862:	096d      	lsrs	r5, r5, #5
 8005864:	4634      	mov	r4, r6
 8005866:	f04f 0b01 	mov.w	fp, #1
 800586a:	463a      	mov	r2, r7
 800586c:	4616      	mov	r6, r2
 800586e:	3201      	adds	r2, #1
 8005870:	7830      	ldrb	r0, [r6, #0]
 8005872:	f7ff ffa4 	bl	80057be <__hexdig_fun>
 8005876:	2800      	cmp	r0, #0
 8005878:	d1f8      	bne.n	800586c <__gethex+0x84>
 800587a:	9a01      	ldr	r2, [sp, #4]
 800587c:	9903      	ldr	r1, [sp, #12]
 800587e:	4630      	mov	r0, r6
 8005880:	f7ff f832 	bl	80048e8 <strncmp>
 8005884:	b950      	cbnz	r0, 800589c <__gethex+0xb4>
 8005886:	b954      	cbnz	r4, 800589e <__gethex+0xb6>
 8005888:	9b01      	ldr	r3, [sp, #4]
 800588a:	18f4      	adds	r4, r6, r3
 800588c:	4622      	mov	r2, r4
 800588e:	4616      	mov	r6, r2
 8005890:	3201      	adds	r2, #1
 8005892:	7830      	ldrb	r0, [r6, #0]
 8005894:	f7ff ff93 	bl	80057be <__hexdig_fun>
 8005898:	2800      	cmp	r0, #0
 800589a:	d1f8      	bne.n	800588e <__gethex+0xa6>
 800589c:	b10c      	cbz	r4, 80058a2 <__gethex+0xba>
 800589e:	1ba4      	subs	r4, r4, r6
 80058a0:	00a4      	lsls	r4, r4, #2
 80058a2:	7833      	ldrb	r3, [r6, #0]
 80058a4:	2b50      	cmp	r3, #80	; 0x50
 80058a6:	d001      	beq.n	80058ac <__gethex+0xc4>
 80058a8:	2b70      	cmp	r3, #112	; 0x70
 80058aa:	d140      	bne.n	800592e <__gethex+0x146>
 80058ac:	7873      	ldrb	r3, [r6, #1]
 80058ae:	2b2b      	cmp	r3, #43	; 0x2b
 80058b0:	d035      	beq.n	800591e <__gethex+0x136>
 80058b2:	2b2d      	cmp	r3, #45	; 0x2d
 80058b4:	d02f      	beq.n	8005916 <__gethex+0x12e>
 80058b6:	1c71      	adds	r1, r6, #1
 80058b8:	f04f 0900 	mov.w	r9, #0
 80058bc:	7808      	ldrb	r0, [r1, #0]
 80058be:	f7ff ff7e 	bl	80057be <__hexdig_fun>
 80058c2:	1e43      	subs	r3, r0, #1
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b18      	cmp	r3, #24
 80058c8:	d831      	bhi.n	800592e <__gethex+0x146>
 80058ca:	f1a0 0210 	sub.w	r2, r0, #16
 80058ce:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80058d2:	f7ff ff74 	bl	80057be <__hexdig_fun>
 80058d6:	1e43      	subs	r3, r0, #1
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b18      	cmp	r3, #24
 80058dc:	d922      	bls.n	8005924 <__gethex+0x13c>
 80058de:	f1b9 0f00 	cmp.w	r9, #0
 80058e2:	d000      	beq.n	80058e6 <__gethex+0xfe>
 80058e4:	4252      	negs	r2, r2
 80058e6:	4414      	add	r4, r2
 80058e8:	f8ca 1000 	str.w	r1, [sl]
 80058ec:	b30d      	cbz	r5, 8005932 <__gethex+0x14a>
 80058ee:	f1bb 0f00 	cmp.w	fp, #0
 80058f2:	bf14      	ite	ne
 80058f4:	2700      	movne	r7, #0
 80058f6:	2706      	moveq	r7, #6
 80058f8:	4638      	mov	r0, r7
 80058fa:	b00b      	add	sp, #44	; 0x2c
 80058fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005900:	f10b 0b01 	add.w	fp, fp, #1
 8005904:	e78a      	b.n	800581c <__gethex+0x34>
 8005906:	2500      	movs	r5, #0
 8005908:	462c      	mov	r4, r5
 800590a:	e7ae      	b.n	800586a <__gethex+0x82>
 800590c:	463e      	mov	r6, r7
 800590e:	2501      	movs	r5, #1
 8005910:	e7c7      	b.n	80058a2 <__gethex+0xba>
 8005912:	4604      	mov	r4, r0
 8005914:	e7fb      	b.n	800590e <__gethex+0x126>
 8005916:	f04f 0901 	mov.w	r9, #1
 800591a:	1cb1      	adds	r1, r6, #2
 800591c:	e7ce      	b.n	80058bc <__gethex+0xd4>
 800591e:	f04f 0900 	mov.w	r9, #0
 8005922:	e7fa      	b.n	800591a <__gethex+0x132>
 8005924:	230a      	movs	r3, #10
 8005926:	fb03 0202 	mla	r2, r3, r2, r0
 800592a:	3a10      	subs	r2, #16
 800592c:	e7cf      	b.n	80058ce <__gethex+0xe6>
 800592e:	4631      	mov	r1, r6
 8005930:	e7da      	b.n	80058e8 <__gethex+0x100>
 8005932:	1bf3      	subs	r3, r6, r7
 8005934:	3b01      	subs	r3, #1
 8005936:	4629      	mov	r1, r5
 8005938:	2b07      	cmp	r3, #7
 800593a:	dc49      	bgt.n	80059d0 <__gethex+0x1e8>
 800593c:	9802      	ldr	r0, [sp, #8]
 800593e:	f000 fa50 	bl	8005de2 <_Balloc>
 8005942:	9b01      	ldr	r3, [sp, #4]
 8005944:	f100 0914 	add.w	r9, r0, #20
 8005948:	f04f 0b00 	mov.w	fp, #0
 800594c:	f1c3 0301 	rsb	r3, r3, #1
 8005950:	4605      	mov	r5, r0
 8005952:	f8cd 9010 	str.w	r9, [sp, #16]
 8005956:	46da      	mov	sl, fp
 8005958:	9308      	str	r3, [sp, #32]
 800595a:	42b7      	cmp	r7, r6
 800595c:	d33b      	bcc.n	80059d6 <__gethex+0x1ee>
 800595e:	9804      	ldr	r0, [sp, #16]
 8005960:	f840 ab04 	str.w	sl, [r0], #4
 8005964:	eba0 0009 	sub.w	r0, r0, r9
 8005968:	1080      	asrs	r0, r0, #2
 800596a:	6128      	str	r0, [r5, #16]
 800596c:	0147      	lsls	r7, r0, #5
 800596e:	4650      	mov	r0, sl
 8005970:	f000 fafb 	bl	8005f6a <__hi0bits>
 8005974:	f8d8 6000 	ldr.w	r6, [r8]
 8005978:	1a3f      	subs	r7, r7, r0
 800597a:	42b7      	cmp	r7, r6
 800597c:	dd64      	ble.n	8005a48 <__gethex+0x260>
 800597e:	1bbf      	subs	r7, r7, r6
 8005980:	4639      	mov	r1, r7
 8005982:	4628      	mov	r0, r5
 8005984:	f000 fdf9 	bl	800657a <__any_on>
 8005988:	4682      	mov	sl, r0
 800598a:	b178      	cbz	r0, 80059ac <__gethex+0x1c4>
 800598c:	1e7b      	subs	r3, r7, #1
 800598e:	1159      	asrs	r1, r3, #5
 8005990:	f003 021f 	and.w	r2, r3, #31
 8005994:	f04f 0a01 	mov.w	sl, #1
 8005998:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800599c:	fa0a f202 	lsl.w	r2, sl, r2
 80059a0:	420a      	tst	r2, r1
 80059a2:	d003      	beq.n	80059ac <__gethex+0x1c4>
 80059a4:	4553      	cmp	r3, sl
 80059a6:	dc46      	bgt.n	8005a36 <__gethex+0x24e>
 80059a8:	f04f 0a02 	mov.w	sl, #2
 80059ac:	4639      	mov	r1, r7
 80059ae:	4628      	mov	r0, r5
 80059b0:	f7ff fed0 	bl	8005754 <rshift>
 80059b4:	443c      	add	r4, r7
 80059b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80059ba:	429c      	cmp	r4, r3
 80059bc:	dd52      	ble.n	8005a64 <__gethex+0x27c>
 80059be:	4629      	mov	r1, r5
 80059c0:	9802      	ldr	r0, [sp, #8]
 80059c2:	f000 fa42 	bl	8005e4a <_Bfree>
 80059c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80059c8:	2300      	movs	r3, #0
 80059ca:	6013      	str	r3, [r2, #0]
 80059cc:	27a3      	movs	r7, #163	; 0xa3
 80059ce:	e793      	b.n	80058f8 <__gethex+0x110>
 80059d0:	3101      	adds	r1, #1
 80059d2:	105b      	asrs	r3, r3, #1
 80059d4:	e7b0      	b.n	8005938 <__gethex+0x150>
 80059d6:	1e73      	subs	r3, r6, #1
 80059d8:	9305      	str	r3, [sp, #20]
 80059da:	9a07      	ldr	r2, [sp, #28]
 80059dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d018      	beq.n	8005a16 <__gethex+0x22e>
 80059e4:	f1bb 0f20 	cmp.w	fp, #32
 80059e8:	d107      	bne.n	80059fa <__gethex+0x212>
 80059ea:	9b04      	ldr	r3, [sp, #16]
 80059ec:	f8c3 a000 	str.w	sl, [r3]
 80059f0:	3304      	adds	r3, #4
 80059f2:	f04f 0a00 	mov.w	sl, #0
 80059f6:	9304      	str	r3, [sp, #16]
 80059f8:	46d3      	mov	fp, sl
 80059fa:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80059fe:	f7ff fede 	bl	80057be <__hexdig_fun>
 8005a02:	f000 000f 	and.w	r0, r0, #15
 8005a06:	fa00 f00b 	lsl.w	r0, r0, fp
 8005a0a:	ea4a 0a00 	orr.w	sl, sl, r0
 8005a0e:	f10b 0b04 	add.w	fp, fp, #4
 8005a12:	9b05      	ldr	r3, [sp, #20]
 8005a14:	e00d      	b.n	8005a32 <__gethex+0x24a>
 8005a16:	9b05      	ldr	r3, [sp, #20]
 8005a18:	9a08      	ldr	r2, [sp, #32]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	429f      	cmp	r7, r3
 8005a1e:	d8e1      	bhi.n	80059e4 <__gethex+0x1fc>
 8005a20:	4618      	mov	r0, r3
 8005a22:	9a01      	ldr	r2, [sp, #4]
 8005a24:	9903      	ldr	r1, [sp, #12]
 8005a26:	9309      	str	r3, [sp, #36]	; 0x24
 8005a28:	f7fe ff5e 	bl	80048e8 <strncmp>
 8005a2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	d1d8      	bne.n	80059e4 <__gethex+0x1fc>
 8005a32:	461e      	mov	r6, r3
 8005a34:	e791      	b.n	800595a <__gethex+0x172>
 8005a36:	1eb9      	subs	r1, r7, #2
 8005a38:	4628      	mov	r0, r5
 8005a3a:	f000 fd9e 	bl	800657a <__any_on>
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	d0b2      	beq.n	80059a8 <__gethex+0x1c0>
 8005a42:	f04f 0a03 	mov.w	sl, #3
 8005a46:	e7b1      	b.n	80059ac <__gethex+0x1c4>
 8005a48:	da09      	bge.n	8005a5e <__gethex+0x276>
 8005a4a:	1bf7      	subs	r7, r6, r7
 8005a4c:	4629      	mov	r1, r5
 8005a4e:	463a      	mov	r2, r7
 8005a50:	9802      	ldr	r0, [sp, #8]
 8005a52:	f000 fbbd 	bl	80061d0 <__lshift>
 8005a56:	1be4      	subs	r4, r4, r7
 8005a58:	4605      	mov	r5, r0
 8005a5a:	f100 0914 	add.w	r9, r0, #20
 8005a5e:	f04f 0a00 	mov.w	sl, #0
 8005a62:	e7a8      	b.n	80059b6 <__gethex+0x1ce>
 8005a64:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005a68:	4284      	cmp	r4, r0
 8005a6a:	da6a      	bge.n	8005b42 <__gethex+0x35a>
 8005a6c:	1b04      	subs	r4, r0, r4
 8005a6e:	42a6      	cmp	r6, r4
 8005a70:	dc2e      	bgt.n	8005ad0 <__gethex+0x2e8>
 8005a72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d022      	beq.n	8005ac0 <__gethex+0x2d8>
 8005a7a:	2b03      	cmp	r3, #3
 8005a7c:	d024      	beq.n	8005ac8 <__gethex+0x2e0>
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d115      	bne.n	8005aae <__gethex+0x2c6>
 8005a82:	42a6      	cmp	r6, r4
 8005a84:	d113      	bne.n	8005aae <__gethex+0x2c6>
 8005a86:	2e01      	cmp	r6, #1
 8005a88:	dc0b      	bgt.n	8005aa2 <__gethex+0x2ba>
 8005a8a:	9a06      	ldr	r2, [sp, #24]
 8005a8c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005a90:	6013      	str	r3, [r2, #0]
 8005a92:	2301      	movs	r3, #1
 8005a94:	612b      	str	r3, [r5, #16]
 8005a96:	f8c9 3000 	str.w	r3, [r9]
 8005a9a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a9c:	2762      	movs	r7, #98	; 0x62
 8005a9e:	601d      	str	r5, [r3, #0]
 8005aa0:	e72a      	b.n	80058f8 <__gethex+0x110>
 8005aa2:	1e71      	subs	r1, r6, #1
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	f000 fd68 	bl	800657a <__any_on>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	d1ed      	bne.n	8005a8a <__gethex+0x2a2>
 8005aae:	4629      	mov	r1, r5
 8005ab0:	9802      	ldr	r0, [sp, #8]
 8005ab2:	f000 f9ca 	bl	8005e4a <_Bfree>
 8005ab6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005ab8:	2300      	movs	r3, #0
 8005aba:	6013      	str	r3, [r2, #0]
 8005abc:	2750      	movs	r7, #80	; 0x50
 8005abe:	e71b      	b.n	80058f8 <__gethex+0x110>
 8005ac0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d0e1      	beq.n	8005a8a <__gethex+0x2a2>
 8005ac6:	e7f2      	b.n	8005aae <__gethex+0x2c6>
 8005ac8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1dd      	bne.n	8005a8a <__gethex+0x2a2>
 8005ace:	e7ee      	b.n	8005aae <__gethex+0x2c6>
 8005ad0:	1e67      	subs	r7, r4, #1
 8005ad2:	f1ba 0f00 	cmp.w	sl, #0
 8005ad6:	d131      	bne.n	8005b3c <__gethex+0x354>
 8005ad8:	b127      	cbz	r7, 8005ae4 <__gethex+0x2fc>
 8005ada:	4639      	mov	r1, r7
 8005adc:	4628      	mov	r0, r5
 8005ade:	f000 fd4c 	bl	800657a <__any_on>
 8005ae2:	4682      	mov	sl, r0
 8005ae4:	117a      	asrs	r2, r7, #5
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	f007 071f 	and.w	r7, r7, #31
 8005aec:	fa03 f707 	lsl.w	r7, r3, r7
 8005af0:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8005af4:	4621      	mov	r1, r4
 8005af6:	421f      	tst	r7, r3
 8005af8:	4628      	mov	r0, r5
 8005afa:	bf18      	it	ne
 8005afc:	f04a 0a02 	orrne.w	sl, sl, #2
 8005b00:	1b36      	subs	r6, r6, r4
 8005b02:	f7ff fe27 	bl	8005754 <rshift>
 8005b06:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8005b0a:	2702      	movs	r7, #2
 8005b0c:	f1ba 0f00 	cmp.w	sl, #0
 8005b10:	d045      	beq.n	8005b9e <__gethex+0x3b6>
 8005b12:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d015      	beq.n	8005b46 <__gethex+0x35e>
 8005b1a:	2b03      	cmp	r3, #3
 8005b1c:	d017      	beq.n	8005b4e <__gethex+0x366>
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d109      	bne.n	8005b36 <__gethex+0x34e>
 8005b22:	f01a 0f02 	tst.w	sl, #2
 8005b26:	d006      	beq.n	8005b36 <__gethex+0x34e>
 8005b28:	f8d9 3000 	ldr.w	r3, [r9]
 8005b2c:	ea4a 0a03 	orr.w	sl, sl, r3
 8005b30:	f01a 0f01 	tst.w	sl, #1
 8005b34:	d10e      	bne.n	8005b54 <__gethex+0x36c>
 8005b36:	f047 0710 	orr.w	r7, r7, #16
 8005b3a:	e030      	b.n	8005b9e <__gethex+0x3b6>
 8005b3c:	f04f 0a01 	mov.w	sl, #1
 8005b40:	e7d0      	b.n	8005ae4 <__gethex+0x2fc>
 8005b42:	2701      	movs	r7, #1
 8005b44:	e7e2      	b.n	8005b0c <__gethex+0x324>
 8005b46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b48:	f1c3 0301 	rsb	r3, r3, #1
 8005b4c:	9315      	str	r3, [sp, #84]	; 0x54
 8005b4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d0f0      	beq.n	8005b36 <__gethex+0x34e>
 8005b54:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8005b58:	f105 0314 	add.w	r3, r5, #20
 8005b5c:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8005b60:	eb03 010a 	add.w	r1, r3, sl
 8005b64:	2000      	movs	r0, #0
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005b6c:	d01c      	beq.n	8005ba8 <__gethex+0x3c0>
 8005b6e:	3201      	adds	r2, #1
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	2f02      	cmp	r7, #2
 8005b74:	f105 0314 	add.w	r3, r5, #20
 8005b78:	d138      	bne.n	8005bec <__gethex+0x404>
 8005b7a:	f8d8 2000 	ldr.w	r2, [r8]
 8005b7e:	3a01      	subs	r2, #1
 8005b80:	4296      	cmp	r6, r2
 8005b82:	d10a      	bne.n	8005b9a <__gethex+0x3b2>
 8005b84:	1171      	asrs	r1, r6, #5
 8005b86:	2201      	movs	r2, #1
 8005b88:	f006 061f 	and.w	r6, r6, #31
 8005b8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005b90:	fa02 f606 	lsl.w	r6, r2, r6
 8005b94:	421e      	tst	r6, r3
 8005b96:	bf18      	it	ne
 8005b98:	4617      	movne	r7, r2
 8005b9a:	f047 0720 	orr.w	r7, r7, #32
 8005b9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ba0:	601d      	str	r5, [r3, #0]
 8005ba2:	9b06      	ldr	r3, [sp, #24]
 8005ba4:	601c      	str	r4, [r3, #0]
 8005ba6:	e6a7      	b.n	80058f8 <__gethex+0x110>
 8005ba8:	f843 0b04 	str.w	r0, [r3], #4
 8005bac:	4299      	cmp	r1, r3
 8005bae:	d8da      	bhi.n	8005b66 <__gethex+0x37e>
 8005bb0:	68ab      	ldr	r3, [r5, #8]
 8005bb2:	4599      	cmp	r9, r3
 8005bb4:	db12      	blt.n	8005bdc <__gethex+0x3f4>
 8005bb6:	6869      	ldr	r1, [r5, #4]
 8005bb8:	9802      	ldr	r0, [sp, #8]
 8005bba:	3101      	adds	r1, #1
 8005bbc:	f000 f911 	bl	8005de2 <_Balloc>
 8005bc0:	692a      	ldr	r2, [r5, #16]
 8005bc2:	3202      	adds	r2, #2
 8005bc4:	f105 010c 	add.w	r1, r5, #12
 8005bc8:	4683      	mov	fp, r0
 8005bca:	0092      	lsls	r2, r2, #2
 8005bcc:	300c      	adds	r0, #12
 8005bce:	f000 f8fd 	bl	8005dcc <memcpy>
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	9802      	ldr	r0, [sp, #8]
 8005bd6:	f000 f938 	bl	8005e4a <_Bfree>
 8005bda:	465d      	mov	r5, fp
 8005bdc:	692b      	ldr	r3, [r5, #16]
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005be4:	612a      	str	r2, [r5, #16]
 8005be6:	2201      	movs	r2, #1
 8005be8:	615a      	str	r2, [r3, #20]
 8005bea:	e7c2      	b.n	8005b72 <__gethex+0x38a>
 8005bec:	692a      	ldr	r2, [r5, #16]
 8005bee:	4591      	cmp	r9, r2
 8005bf0:	da0b      	bge.n	8005c0a <__gethex+0x422>
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	4628      	mov	r0, r5
 8005bf6:	f7ff fdad 	bl	8005754 <rshift>
 8005bfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005bfe:	3401      	adds	r4, #1
 8005c00:	429c      	cmp	r4, r3
 8005c02:	f73f aedc 	bgt.w	80059be <__gethex+0x1d6>
 8005c06:	2701      	movs	r7, #1
 8005c08:	e7c7      	b.n	8005b9a <__gethex+0x3b2>
 8005c0a:	f016 061f 	ands.w	r6, r6, #31
 8005c0e:	d0fa      	beq.n	8005c06 <__gethex+0x41e>
 8005c10:	449a      	add	sl, r3
 8005c12:	f1c6 0620 	rsb	r6, r6, #32
 8005c16:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005c1a:	f000 f9a6 	bl	8005f6a <__hi0bits>
 8005c1e:	42b0      	cmp	r0, r6
 8005c20:	dbe7      	blt.n	8005bf2 <__gethex+0x40a>
 8005c22:	e7f0      	b.n	8005c06 <__gethex+0x41e>

08005c24 <L_shift>:
 8005c24:	f1c2 0208 	rsb	r2, r2, #8
 8005c28:	0092      	lsls	r2, r2, #2
 8005c2a:	b570      	push	{r4, r5, r6, lr}
 8005c2c:	f1c2 0620 	rsb	r6, r2, #32
 8005c30:	6843      	ldr	r3, [r0, #4]
 8005c32:	6804      	ldr	r4, [r0, #0]
 8005c34:	fa03 f506 	lsl.w	r5, r3, r6
 8005c38:	432c      	orrs	r4, r5
 8005c3a:	40d3      	lsrs	r3, r2
 8005c3c:	6004      	str	r4, [r0, #0]
 8005c3e:	f840 3f04 	str.w	r3, [r0, #4]!
 8005c42:	4288      	cmp	r0, r1
 8005c44:	d3f4      	bcc.n	8005c30 <L_shift+0xc>
 8005c46:	bd70      	pop	{r4, r5, r6, pc}

08005c48 <__match>:
 8005c48:	b530      	push	{r4, r5, lr}
 8005c4a:	6803      	ldr	r3, [r0, #0]
 8005c4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c50:	3301      	adds	r3, #1
 8005c52:	b914      	cbnz	r4, 8005c5a <__match+0x12>
 8005c54:	6003      	str	r3, [r0, #0]
 8005c56:	2001      	movs	r0, #1
 8005c58:	bd30      	pop	{r4, r5, pc}
 8005c5a:	781a      	ldrb	r2, [r3, #0]
 8005c5c:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8005c60:	2d19      	cmp	r5, #25
 8005c62:	bf98      	it	ls
 8005c64:	3220      	addls	r2, #32
 8005c66:	42a2      	cmp	r2, r4
 8005c68:	d0f0      	beq.n	8005c4c <__match+0x4>
 8005c6a:	2000      	movs	r0, #0
 8005c6c:	bd30      	pop	{r4, r5, pc}

08005c6e <__hexnan>:
 8005c6e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c72:	680b      	ldr	r3, [r1, #0]
 8005c74:	6801      	ldr	r1, [r0, #0]
 8005c76:	115f      	asrs	r7, r3, #5
 8005c78:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8005c7c:	f013 031f 	ands.w	r3, r3, #31
 8005c80:	b087      	sub	sp, #28
 8005c82:	bf18      	it	ne
 8005c84:	3704      	addne	r7, #4
 8005c86:	2500      	movs	r5, #0
 8005c88:	1f3e      	subs	r6, r7, #4
 8005c8a:	4682      	mov	sl, r0
 8005c8c:	4690      	mov	r8, r2
 8005c8e:	9302      	str	r3, [sp, #8]
 8005c90:	f847 5c04 	str.w	r5, [r7, #-4]
 8005c94:	46b1      	mov	r9, r6
 8005c96:	4634      	mov	r4, r6
 8005c98:	9501      	str	r5, [sp, #4]
 8005c9a:	46ab      	mov	fp, r5
 8005c9c:	784a      	ldrb	r2, [r1, #1]
 8005c9e:	1c4b      	adds	r3, r1, #1
 8005ca0:	9303      	str	r3, [sp, #12]
 8005ca2:	b342      	cbz	r2, 8005cf6 <__hexnan+0x88>
 8005ca4:	4610      	mov	r0, r2
 8005ca6:	9105      	str	r1, [sp, #20]
 8005ca8:	9204      	str	r2, [sp, #16]
 8005caa:	f7ff fd88 	bl	80057be <__hexdig_fun>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d143      	bne.n	8005d3a <__hexnan+0xcc>
 8005cb2:	9a04      	ldr	r2, [sp, #16]
 8005cb4:	9905      	ldr	r1, [sp, #20]
 8005cb6:	2a20      	cmp	r2, #32
 8005cb8:	d818      	bhi.n	8005cec <__hexnan+0x7e>
 8005cba:	9b01      	ldr	r3, [sp, #4]
 8005cbc:	459b      	cmp	fp, r3
 8005cbe:	dd13      	ble.n	8005ce8 <__hexnan+0x7a>
 8005cc0:	454c      	cmp	r4, r9
 8005cc2:	d206      	bcs.n	8005cd2 <__hexnan+0x64>
 8005cc4:	2d07      	cmp	r5, #7
 8005cc6:	dc04      	bgt.n	8005cd2 <__hexnan+0x64>
 8005cc8:	462a      	mov	r2, r5
 8005cca:	4649      	mov	r1, r9
 8005ccc:	4620      	mov	r0, r4
 8005cce:	f7ff ffa9 	bl	8005c24 <L_shift>
 8005cd2:	4544      	cmp	r4, r8
 8005cd4:	d944      	bls.n	8005d60 <__hexnan+0xf2>
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	f1a4 0904 	sub.w	r9, r4, #4
 8005cdc:	f844 3c04 	str.w	r3, [r4, #-4]
 8005ce0:	f8cd b004 	str.w	fp, [sp, #4]
 8005ce4:	464c      	mov	r4, r9
 8005ce6:	461d      	mov	r5, r3
 8005ce8:	9903      	ldr	r1, [sp, #12]
 8005cea:	e7d7      	b.n	8005c9c <__hexnan+0x2e>
 8005cec:	2a29      	cmp	r2, #41	; 0x29
 8005cee:	d14a      	bne.n	8005d86 <__hexnan+0x118>
 8005cf0:	3102      	adds	r1, #2
 8005cf2:	f8ca 1000 	str.w	r1, [sl]
 8005cf6:	f1bb 0f00 	cmp.w	fp, #0
 8005cfa:	d044      	beq.n	8005d86 <__hexnan+0x118>
 8005cfc:	454c      	cmp	r4, r9
 8005cfe:	d206      	bcs.n	8005d0e <__hexnan+0xa0>
 8005d00:	2d07      	cmp	r5, #7
 8005d02:	dc04      	bgt.n	8005d0e <__hexnan+0xa0>
 8005d04:	462a      	mov	r2, r5
 8005d06:	4649      	mov	r1, r9
 8005d08:	4620      	mov	r0, r4
 8005d0a:	f7ff ff8b 	bl	8005c24 <L_shift>
 8005d0e:	4544      	cmp	r4, r8
 8005d10:	d928      	bls.n	8005d64 <__hexnan+0xf6>
 8005d12:	4643      	mov	r3, r8
 8005d14:	f854 2b04 	ldr.w	r2, [r4], #4
 8005d18:	f843 2b04 	str.w	r2, [r3], #4
 8005d1c:	42a6      	cmp	r6, r4
 8005d1e:	d2f9      	bcs.n	8005d14 <__hexnan+0xa6>
 8005d20:	2200      	movs	r2, #0
 8005d22:	f843 2b04 	str.w	r2, [r3], #4
 8005d26:	429e      	cmp	r6, r3
 8005d28:	d2fb      	bcs.n	8005d22 <__hexnan+0xb4>
 8005d2a:	6833      	ldr	r3, [r6, #0]
 8005d2c:	b91b      	cbnz	r3, 8005d36 <__hexnan+0xc8>
 8005d2e:	4546      	cmp	r6, r8
 8005d30:	d127      	bne.n	8005d82 <__hexnan+0x114>
 8005d32:	2301      	movs	r3, #1
 8005d34:	6033      	str	r3, [r6, #0]
 8005d36:	2005      	movs	r0, #5
 8005d38:	e026      	b.n	8005d88 <__hexnan+0x11a>
 8005d3a:	3501      	adds	r5, #1
 8005d3c:	2d08      	cmp	r5, #8
 8005d3e:	f10b 0b01 	add.w	fp, fp, #1
 8005d42:	dd06      	ble.n	8005d52 <__hexnan+0xe4>
 8005d44:	4544      	cmp	r4, r8
 8005d46:	d9cf      	bls.n	8005ce8 <__hexnan+0x7a>
 8005d48:	2300      	movs	r3, #0
 8005d4a:	f844 3c04 	str.w	r3, [r4, #-4]
 8005d4e:	2501      	movs	r5, #1
 8005d50:	3c04      	subs	r4, #4
 8005d52:	6822      	ldr	r2, [r4, #0]
 8005d54:	f000 000f 	and.w	r0, r0, #15
 8005d58:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8005d5c:	6020      	str	r0, [r4, #0]
 8005d5e:	e7c3      	b.n	8005ce8 <__hexnan+0x7a>
 8005d60:	2508      	movs	r5, #8
 8005d62:	e7c1      	b.n	8005ce8 <__hexnan+0x7a>
 8005d64:	9b02      	ldr	r3, [sp, #8]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d0df      	beq.n	8005d2a <__hexnan+0xbc>
 8005d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6e:	f1c3 0320 	rsb	r3, r3, #32
 8005d72:	fa22 f303 	lsr.w	r3, r2, r3
 8005d76:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8005d7a:	401a      	ands	r2, r3
 8005d7c:	f847 2c04 	str.w	r2, [r7, #-4]
 8005d80:	e7d3      	b.n	8005d2a <__hexnan+0xbc>
 8005d82:	3e04      	subs	r6, #4
 8005d84:	e7d1      	b.n	8005d2a <__hexnan+0xbc>
 8005d86:	2004      	movs	r0, #4
 8005d88:	b007      	add	sp, #28
 8005d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005d8e <__locale_ctype_ptr_l>:
 8005d8e:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005d92:	4770      	bx	lr

08005d94 <__localeconv_l>:
 8005d94:	30f0      	adds	r0, #240	; 0xf0
 8005d96:	4770      	bx	lr

08005d98 <malloc>:
 8005d98:	4b02      	ldr	r3, [pc, #8]	; (8005da4 <malloc+0xc>)
 8005d9a:	4601      	mov	r1, r0
 8005d9c:	6818      	ldr	r0, [r3, #0]
 8005d9e:	f000 bc1b 	b.w	80065d8 <_malloc_r>
 8005da2:	bf00      	nop
 8005da4:	20000078 	.word	0x20000078

08005da8 <__ascii_mbtowc>:
 8005da8:	b082      	sub	sp, #8
 8005daa:	b901      	cbnz	r1, 8005dae <__ascii_mbtowc+0x6>
 8005dac:	a901      	add	r1, sp, #4
 8005dae:	b142      	cbz	r2, 8005dc2 <__ascii_mbtowc+0x1a>
 8005db0:	b14b      	cbz	r3, 8005dc6 <__ascii_mbtowc+0x1e>
 8005db2:	7813      	ldrb	r3, [r2, #0]
 8005db4:	600b      	str	r3, [r1, #0]
 8005db6:	7812      	ldrb	r2, [r2, #0]
 8005db8:	1c10      	adds	r0, r2, #0
 8005dba:	bf18      	it	ne
 8005dbc:	2001      	movne	r0, #1
 8005dbe:	b002      	add	sp, #8
 8005dc0:	4770      	bx	lr
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	e7fb      	b.n	8005dbe <__ascii_mbtowc+0x16>
 8005dc6:	f06f 0001 	mvn.w	r0, #1
 8005dca:	e7f8      	b.n	8005dbe <__ascii_mbtowc+0x16>

08005dcc <memcpy>:
 8005dcc:	b510      	push	{r4, lr}
 8005dce:	1e43      	subs	r3, r0, #1
 8005dd0:	440a      	add	r2, r1
 8005dd2:	4291      	cmp	r1, r2
 8005dd4:	d100      	bne.n	8005dd8 <memcpy+0xc>
 8005dd6:	bd10      	pop	{r4, pc}
 8005dd8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ddc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005de0:	e7f7      	b.n	8005dd2 <memcpy+0x6>

08005de2 <_Balloc>:
 8005de2:	b570      	push	{r4, r5, r6, lr}
 8005de4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005de6:	4604      	mov	r4, r0
 8005de8:	460e      	mov	r6, r1
 8005dea:	b93d      	cbnz	r5, 8005dfc <_Balloc+0x1a>
 8005dec:	2010      	movs	r0, #16
 8005dee:	f7ff ffd3 	bl	8005d98 <malloc>
 8005df2:	6260      	str	r0, [r4, #36]	; 0x24
 8005df4:	6045      	str	r5, [r0, #4]
 8005df6:	6085      	str	r5, [r0, #8]
 8005df8:	6005      	str	r5, [r0, #0]
 8005dfa:	60c5      	str	r5, [r0, #12]
 8005dfc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005dfe:	68eb      	ldr	r3, [r5, #12]
 8005e00:	b183      	cbz	r3, 8005e24 <_Balloc+0x42>
 8005e02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005e0a:	b9b8      	cbnz	r0, 8005e3c <_Balloc+0x5a>
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	fa01 f506 	lsl.w	r5, r1, r6
 8005e12:	1d6a      	adds	r2, r5, #5
 8005e14:	0092      	lsls	r2, r2, #2
 8005e16:	4620      	mov	r0, r4
 8005e18:	f000 fbd0 	bl	80065bc <_calloc_r>
 8005e1c:	b160      	cbz	r0, 8005e38 <_Balloc+0x56>
 8005e1e:	6046      	str	r6, [r0, #4]
 8005e20:	6085      	str	r5, [r0, #8]
 8005e22:	e00e      	b.n	8005e42 <_Balloc+0x60>
 8005e24:	2221      	movs	r2, #33	; 0x21
 8005e26:	2104      	movs	r1, #4
 8005e28:	4620      	mov	r0, r4
 8005e2a:	f000 fbc7 	bl	80065bc <_calloc_r>
 8005e2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e30:	60e8      	str	r0, [r5, #12]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1e4      	bne.n	8005e02 <_Balloc+0x20>
 8005e38:	2000      	movs	r0, #0
 8005e3a:	bd70      	pop	{r4, r5, r6, pc}
 8005e3c:	6802      	ldr	r2, [r0, #0]
 8005e3e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005e42:	2300      	movs	r3, #0
 8005e44:	6103      	str	r3, [r0, #16]
 8005e46:	60c3      	str	r3, [r0, #12]
 8005e48:	bd70      	pop	{r4, r5, r6, pc}

08005e4a <_Bfree>:
 8005e4a:	b570      	push	{r4, r5, r6, lr}
 8005e4c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005e4e:	4606      	mov	r6, r0
 8005e50:	460d      	mov	r5, r1
 8005e52:	b93c      	cbnz	r4, 8005e64 <_Bfree+0x1a>
 8005e54:	2010      	movs	r0, #16
 8005e56:	f7ff ff9f 	bl	8005d98 <malloc>
 8005e5a:	6270      	str	r0, [r6, #36]	; 0x24
 8005e5c:	6044      	str	r4, [r0, #4]
 8005e5e:	6084      	str	r4, [r0, #8]
 8005e60:	6004      	str	r4, [r0, #0]
 8005e62:	60c4      	str	r4, [r0, #12]
 8005e64:	b13d      	cbz	r5, 8005e76 <_Bfree+0x2c>
 8005e66:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005e68:	686a      	ldr	r2, [r5, #4]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e70:	6029      	str	r1, [r5, #0]
 8005e72:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005e76:	bd70      	pop	{r4, r5, r6, pc}

08005e78 <__multadd>:
 8005e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e7c:	690d      	ldr	r5, [r1, #16]
 8005e7e:	461f      	mov	r7, r3
 8005e80:	4606      	mov	r6, r0
 8005e82:	460c      	mov	r4, r1
 8005e84:	f101 0e14 	add.w	lr, r1, #20
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f8de 0000 	ldr.w	r0, [lr]
 8005e8e:	b281      	uxth	r1, r0
 8005e90:	fb02 7101 	mla	r1, r2, r1, r7
 8005e94:	0c0f      	lsrs	r7, r1, #16
 8005e96:	0c00      	lsrs	r0, r0, #16
 8005e98:	fb02 7000 	mla	r0, r2, r0, r7
 8005e9c:	b289      	uxth	r1, r1
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005ea4:	429d      	cmp	r5, r3
 8005ea6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005eaa:	f84e 1b04 	str.w	r1, [lr], #4
 8005eae:	dcec      	bgt.n	8005e8a <__multadd+0x12>
 8005eb0:	b1d7      	cbz	r7, 8005ee8 <__multadd+0x70>
 8005eb2:	68a3      	ldr	r3, [r4, #8]
 8005eb4:	429d      	cmp	r5, r3
 8005eb6:	db12      	blt.n	8005ede <__multadd+0x66>
 8005eb8:	6861      	ldr	r1, [r4, #4]
 8005eba:	4630      	mov	r0, r6
 8005ebc:	3101      	adds	r1, #1
 8005ebe:	f7ff ff90 	bl	8005de2 <_Balloc>
 8005ec2:	6922      	ldr	r2, [r4, #16]
 8005ec4:	3202      	adds	r2, #2
 8005ec6:	f104 010c 	add.w	r1, r4, #12
 8005eca:	4680      	mov	r8, r0
 8005ecc:	0092      	lsls	r2, r2, #2
 8005ece:	300c      	adds	r0, #12
 8005ed0:	f7ff ff7c 	bl	8005dcc <memcpy>
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	f7ff ffb7 	bl	8005e4a <_Bfree>
 8005edc:	4644      	mov	r4, r8
 8005ede:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ee2:	3501      	adds	r5, #1
 8005ee4:	615f      	str	r7, [r3, #20]
 8005ee6:	6125      	str	r5, [r4, #16]
 8005ee8:	4620      	mov	r0, r4
 8005eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005eee <__s2b>:
 8005eee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ef2:	460c      	mov	r4, r1
 8005ef4:	4615      	mov	r5, r2
 8005ef6:	461f      	mov	r7, r3
 8005ef8:	2209      	movs	r2, #9
 8005efa:	3308      	adds	r3, #8
 8005efc:	4606      	mov	r6, r0
 8005efe:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f02:	2100      	movs	r1, #0
 8005f04:	2201      	movs	r2, #1
 8005f06:	429a      	cmp	r2, r3
 8005f08:	db20      	blt.n	8005f4c <__s2b+0x5e>
 8005f0a:	4630      	mov	r0, r6
 8005f0c:	f7ff ff69 	bl	8005de2 <_Balloc>
 8005f10:	9b08      	ldr	r3, [sp, #32]
 8005f12:	6143      	str	r3, [r0, #20]
 8005f14:	2d09      	cmp	r5, #9
 8005f16:	f04f 0301 	mov.w	r3, #1
 8005f1a:	6103      	str	r3, [r0, #16]
 8005f1c:	dd19      	ble.n	8005f52 <__s2b+0x64>
 8005f1e:	f104 0909 	add.w	r9, r4, #9
 8005f22:	46c8      	mov	r8, r9
 8005f24:	442c      	add	r4, r5
 8005f26:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005f2a:	4601      	mov	r1, r0
 8005f2c:	3b30      	subs	r3, #48	; 0x30
 8005f2e:	220a      	movs	r2, #10
 8005f30:	4630      	mov	r0, r6
 8005f32:	f7ff ffa1 	bl	8005e78 <__multadd>
 8005f36:	45a0      	cmp	r8, r4
 8005f38:	d1f5      	bne.n	8005f26 <__s2b+0x38>
 8005f3a:	f1a5 0408 	sub.w	r4, r5, #8
 8005f3e:	444c      	add	r4, r9
 8005f40:	1b2d      	subs	r5, r5, r4
 8005f42:	1963      	adds	r3, r4, r5
 8005f44:	42bb      	cmp	r3, r7
 8005f46:	db07      	blt.n	8005f58 <__s2b+0x6a>
 8005f48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f4c:	0052      	lsls	r2, r2, #1
 8005f4e:	3101      	adds	r1, #1
 8005f50:	e7d9      	b.n	8005f06 <__s2b+0x18>
 8005f52:	340a      	adds	r4, #10
 8005f54:	2509      	movs	r5, #9
 8005f56:	e7f3      	b.n	8005f40 <__s2b+0x52>
 8005f58:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005f5c:	4601      	mov	r1, r0
 8005f5e:	3b30      	subs	r3, #48	; 0x30
 8005f60:	220a      	movs	r2, #10
 8005f62:	4630      	mov	r0, r6
 8005f64:	f7ff ff88 	bl	8005e78 <__multadd>
 8005f68:	e7eb      	b.n	8005f42 <__s2b+0x54>

08005f6a <__hi0bits>:
 8005f6a:	0c02      	lsrs	r2, r0, #16
 8005f6c:	0412      	lsls	r2, r2, #16
 8005f6e:	4603      	mov	r3, r0
 8005f70:	b9b2      	cbnz	r2, 8005fa0 <__hi0bits+0x36>
 8005f72:	0403      	lsls	r3, r0, #16
 8005f74:	2010      	movs	r0, #16
 8005f76:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005f7a:	bf04      	itt	eq
 8005f7c:	021b      	lsleq	r3, r3, #8
 8005f7e:	3008      	addeq	r0, #8
 8005f80:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005f84:	bf04      	itt	eq
 8005f86:	011b      	lsleq	r3, r3, #4
 8005f88:	3004      	addeq	r0, #4
 8005f8a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005f8e:	bf04      	itt	eq
 8005f90:	009b      	lsleq	r3, r3, #2
 8005f92:	3002      	addeq	r0, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	db06      	blt.n	8005fa6 <__hi0bits+0x3c>
 8005f98:	005b      	lsls	r3, r3, #1
 8005f9a:	d503      	bpl.n	8005fa4 <__hi0bits+0x3a>
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	4770      	bx	lr
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	e7e8      	b.n	8005f76 <__hi0bits+0xc>
 8005fa4:	2020      	movs	r0, #32
 8005fa6:	4770      	bx	lr

08005fa8 <__lo0bits>:
 8005fa8:	6803      	ldr	r3, [r0, #0]
 8005faa:	f013 0207 	ands.w	r2, r3, #7
 8005fae:	4601      	mov	r1, r0
 8005fb0:	d00b      	beq.n	8005fca <__lo0bits+0x22>
 8005fb2:	07da      	lsls	r2, r3, #31
 8005fb4:	d423      	bmi.n	8005ffe <__lo0bits+0x56>
 8005fb6:	0798      	lsls	r0, r3, #30
 8005fb8:	bf49      	itett	mi
 8005fba:	085b      	lsrmi	r3, r3, #1
 8005fbc:	089b      	lsrpl	r3, r3, #2
 8005fbe:	2001      	movmi	r0, #1
 8005fc0:	600b      	strmi	r3, [r1, #0]
 8005fc2:	bf5c      	itt	pl
 8005fc4:	600b      	strpl	r3, [r1, #0]
 8005fc6:	2002      	movpl	r0, #2
 8005fc8:	4770      	bx	lr
 8005fca:	b298      	uxth	r0, r3
 8005fcc:	b9a8      	cbnz	r0, 8005ffa <__lo0bits+0x52>
 8005fce:	0c1b      	lsrs	r3, r3, #16
 8005fd0:	2010      	movs	r0, #16
 8005fd2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005fd6:	bf04      	itt	eq
 8005fd8:	0a1b      	lsreq	r3, r3, #8
 8005fda:	3008      	addeq	r0, #8
 8005fdc:	071a      	lsls	r2, r3, #28
 8005fde:	bf04      	itt	eq
 8005fe0:	091b      	lsreq	r3, r3, #4
 8005fe2:	3004      	addeq	r0, #4
 8005fe4:	079a      	lsls	r2, r3, #30
 8005fe6:	bf04      	itt	eq
 8005fe8:	089b      	lsreq	r3, r3, #2
 8005fea:	3002      	addeq	r0, #2
 8005fec:	07da      	lsls	r2, r3, #31
 8005fee:	d402      	bmi.n	8005ff6 <__lo0bits+0x4e>
 8005ff0:	085b      	lsrs	r3, r3, #1
 8005ff2:	d006      	beq.n	8006002 <__lo0bits+0x5a>
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	600b      	str	r3, [r1, #0]
 8005ff8:	4770      	bx	lr
 8005ffa:	4610      	mov	r0, r2
 8005ffc:	e7e9      	b.n	8005fd2 <__lo0bits+0x2a>
 8005ffe:	2000      	movs	r0, #0
 8006000:	4770      	bx	lr
 8006002:	2020      	movs	r0, #32
 8006004:	4770      	bx	lr

08006006 <__i2b>:
 8006006:	b510      	push	{r4, lr}
 8006008:	460c      	mov	r4, r1
 800600a:	2101      	movs	r1, #1
 800600c:	f7ff fee9 	bl	8005de2 <_Balloc>
 8006010:	2201      	movs	r2, #1
 8006012:	6144      	str	r4, [r0, #20]
 8006014:	6102      	str	r2, [r0, #16]
 8006016:	bd10      	pop	{r4, pc}

08006018 <__multiply>:
 8006018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	4614      	mov	r4, r2
 800601e:	690a      	ldr	r2, [r1, #16]
 8006020:	6923      	ldr	r3, [r4, #16]
 8006022:	429a      	cmp	r2, r3
 8006024:	bfb8      	it	lt
 8006026:	460b      	movlt	r3, r1
 8006028:	4689      	mov	r9, r1
 800602a:	bfbc      	itt	lt
 800602c:	46a1      	movlt	r9, r4
 800602e:	461c      	movlt	r4, r3
 8006030:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006034:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006038:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800603c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006040:	eb07 060a 	add.w	r6, r7, sl
 8006044:	429e      	cmp	r6, r3
 8006046:	bfc8      	it	gt
 8006048:	3101      	addgt	r1, #1
 800604a:	f7ff feca 	bl	8005de2 <_Balloc>
 800604e:	f100 0514 	add.w	r5, r0, #20
 8006052:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006056:	462b      	mov	r3, r5
 8006058:	2200      	movs	r2, #0
 800605a:	4543      	cmp	r3, r8
 800605c:	d316      	bcc.n	800608c <__multiply+0x74>
 800605e:	f104 0214 	add.w	r2, r4, #20
 8006062:	f109 0114 	add.w	r1, r9, #20
 8006066:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800606a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800606e:	9301      	str	r3, [sp, #4]
 8006070:	9c01      	ldr	r4, [sp, #4]
 8006072:	4294      	cmp	r4, r2
 8006074:	4613      	mov	r3, r2
 8006076:	d80c      	bhi.n	8006092 <__multiply+0x7a>
 8006078:	2e00      	cmp	r6, #0
 800607a:	dd03      	ble.n	8006084 <__multiply+0x6c>
 800607c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006080:	2b00      	cmp	r3, #0
 8006082:	d054      	beq.n	800612e <__multiply+0x116>
 8006084:	6106      	str	r6, [r0, #16]
 8006086:	b003      	add	sp, #12
 8006088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800608c:	f843 2b04 	str.w	r2, [r3], #4
 8006090:	e7e3      	b.n	800605a <__multiply+0x42>
 8006092:	f8b3 a000 	ldrh.w	sl, [r3]
 8006096:	3204      	adds	r2, #4
 8006098:	f1ba 0f00 	cmp.w	sl, #0
 800609c:	d020      	beq.n	80060e0 <__multiply+0xc8>
 800609e:	46ae      	mov	lr, r5
 80060a0:	4689      	mov	r9, r1
 80060a2:	f04f 0c00 	mov.w	ip, #0
 80060a6:	f859 4b04 	ldr.w	r4, [r9], #4
 80060aa:	f8be b000 	ldrh.w	fp, [lr]
 80060ae:	b2a3      	uxth	r3, r4
 80060b0:	fb0a b303 	mla	r3, sl, r3, fp
 80060b4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80060b8:	f8de 4000 	ldr.w	r4, [lr]
 80060bc:	4463      	add	r3, ip
 80060be:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80060c2:	fb0a c40b 	mla	r4, sl, fp, ip
 80060c6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80060d0:	454f      	cmp	r7, r9
 80060d2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80060d6:	f84e 3b04 	str.w	r3, [lr], #4
 80060da:	d8e4      	bhi.n	80060a6 <__multiply+0x8e>
 80060dc:	f8ce c000 	str.w	ip, [lr]
 80060e0:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80060e4:	f1b9 0f00 	cmp.w	r9, #0
 80060e8:	d01f      	beq.n	800612a <__multiply+0x112>
 80060ea:	682b      	ldr	r3, [r5, #0]
 80060ec:	46ae      	mov	lr, r5
 80060ee:	468c      	mov	ip, r1
 80060f0:	f04f 0a00 	mov.w	sl, #0
 80060f4:	f8bc 4000 	ldrh.w	r4, [ip]
 80060f8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80060fc:	fb09 b404 	mla	r4, r9, r4, fp
 8006100:	44a2      	add	sl, r4
 8006102:	b29b      	uxth	r3, r3
 8006104:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8006108:	f84e 3b04 	str.w	r3, [lr], #4
 800610c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006110:	f8be 4000 	ldrh.w	r4, [lr]
 8006114:	0c1b      	lsrs	r3, r3, #16
 8006116:	fb09 4303 	mla	r3, r9, r3, r4
 800611a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800611e:	4567      	cmp	r7, ip
 8006120:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006124:	d8e6      	bhi.n	80060f4 <__multiply+0xdc>
 8006126:	f8ce 3000 	str.w	r3, [lr]
 800612a:	3504      	adds	r5, #4
 800612c:	e7a0      	b.n	8006070 <__multiply+0x58>
 800612e:	3e01      	subs	r6, #1
 8006130:	e7a2      	b.n	8006078 <__multiply+0x60>
	...

08006134 <__pow5mult>:
 8006134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006138:	4615      	mov	r5, r2
 800613a:	f012 0203 	ands.w	r2, r2, #3
 800613e:	4606      	mov	r6, r0
 8006140:	460f      	mov	r7, r1
 8006142:	d007      	beq.n	8006154 <__pow5mult+0x20>
 8006144:	3a01      	subs	r2, #1
 8006146:	4c21      	ldr	r4, [pc, #132]	; (80061cc <__pow5mult+0x98>)
 8006148:	2300      	movs	r3, #0
 800614a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800614e:	f7ff fe93 	bl	8005e78 <__multadd>
 8006152:	4607      	mov	r7, r0
 8006154:	10ad      	asrs	r5, r5, #2
 8006156:	d035      	beq.n	80061c4 <__pow5mult+0x90>
 8006158:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800615a:	b93c      	cbnz	r4, 800616c <__pow5mult+0x38>
 800615c:	2010      	movs	r0, #16
 800615e:	f7ff fe1b 	bl	8005d98 <malloc>
 8006162:	6270      	str	r0, [r6, #36]	; 0x24
 8006164:	6044      	str	r4, [r0, #4]
 8006166:	6084      	str	r4, [r0, #8]
 8006168:	6004      	str	r4, [r0, #0]
 800616a:	60c4      	str	r4, [r0, #12]
 800616c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006170:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006174:	b94c      	cbnz	r4, 800618a <__pow5mult+0x56>
 8006176:	f240 2171 	movw	r1, #625	; 0x271
 800617a:	4630      	mov	r0, r6
 800617c:	f7ff ff43 	bl	8006006 <__i2b>
 8006180:	2300      	movs	r3, #0
 8006182:	f8c8 0008 	str.w	r0, [r8, #8]
 8006186:	4604      	mov	r4, r0
 8006188:	6003      	str	r3, [r0, #0]
 800618a:	f04f 0800 	mov.w	r8, #0
 800618e:	07eb      	lsls	r3, r5, #31
 8006190:	d50a      	bpl.n	80061a8 <__pow5mult+0x74>
 8006192:	4639      	mov	r1, r7
 8006194:	4622      	mov	r2, r4
 8006196:	4630      	mov	r0, r6
 8006198:	f7ff ff3e 	bl	8006018 <__multiply>
 800619c:	4639      	mov	r1, r7
 800619e:	4681      	mov	r9, r0
 80061a0:	4630      	mov	r0, r6
 80061a2:	f7ff fe52 	bl	8005e4a <_Bfree>
 80061a6:	464f      	mov	r7, r9
 80061a8:	106d      	asrs	r5, r5, #1
 80061aa:	d00b      	beq.n	80061c4 <__pow5mult+0x90>
 80061ac:	6820      	ldr	r0, [r4, #0]
 80061ae:	b938      	cbnz	r0, 80061c0 <__pow5mult+0x8c>
 80061b0:	4622      	mov	r2, r4
 80061b2:	4621      	mov	r1, r4
 80061b4:	4630      	mov	r0, r6
 80061b6:	f7ff ff2f 	bl	8006018 <__multiply>
 80061ba:	6020      	str	r0, [r4, #0]
 80061bc:	f8c0 8000 	str.w	r8, [r0]
 80061c0:	4604      	mov	r4, r0
 80061c2:	e7e4      	b.n	800618e <__pow5mult+0x5a>
 80061c4:	4638      	mov	r0, r7
 80061c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061ca:	bf00      	nop
 80061cc:	08006a00 	.word	0x08006a00

080061d0 <__lshift>:
 80061d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061d4:	460c      	mov	r4, r1
 80061d6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80061da:	6923      	ldr	r3, [r4, #16]
 80061dc:	6849      	ldr	r1, [r1, #4]
 80061de:	eb0a 0903 	add.w	r9, sl, r3
 80061e2:	68a3      	ldr	r3, [r4, #8]
 80061e4:	4607      	mov	r7, r0
 80061e6:	4616      	mov	r6, r2
 80061e8:	f109 0501 	add.w	r5, r9, #1
 80061ec:	42ab      	cmp	r3, r5
 80061ee:	db31      	blt.n	8006254 <__lshift+0x84>
 80061f0:	4638      	mov	r0, r7
 80061f2:	f7ff fdf6 	bl	8005de2 <_Balloc>
 80061f6:	2200      	movs	r2, #0
 80061f8:	4680      	mov	r8, r0
 80061fa:	f100 0314 	add.w	r3, r0, #20
 80061fe:	4611      	mov	r1, r2
 8006200:	4552      	cmp	r2, sl
 8006202:	db2a      	blt.n	800625a <__lshift+0x8a>
 8006204:	6920      	ldr	r0, [r4, #16]
 8006206:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800620a:	f104 0114 	add.w	r1, r4, #20
 800620e:	f016 021f 	ands.w	r2, r6, #31
 8006212:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006216:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800621a:	d022      	beq.n	8006262 <__lshift+0x92>
 800621c:	f1c2 0c20 	rsb	ip, r2, #32
 8006220:	2000      	movs	r0, #0
 8006222:	680e      	ldr	r6, [r1, #0]
 8006224:	4096      	lsls	r6, r2
 8006226:	4330      	orrs	r0, r6
 8006228:	f843 0b04 	str.w	r0, [r3], #4
 800622c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006230:	458e      	cmp	lr, r1
 8006232:	fa20 f00c 	lsr.w	r0, r0, ip
 8006236:	d8f4      	bhi.n	8006222 <__lshift+0x52>
 8006238:	6018      	str	r0, [r3, #0]
 800623a:	b108      	cbz	r0, 8006240 <__lshift+0x70>
 800623c:	f109 0502 	add.w	r5, r9, #2
 8006240:	3d01      	subs	r5, #1
 8006242:	4638      	mov	r0, r7
 8006244:	f8c8 5010 	str.w	r5, [r8, #16]
 8006248:	4621      	mov	r1, r4
 800624a:	f7ff fdfe 	bl	8005e4a <_Bfree>
 800624e:	4640      	mov	r0, r8
 8006250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006254:	3101      	adds	r1, #1
 8006256:	005b      	lsls	r3, r3, #1
 8006258:	e7c8      	b.n	80061ec <__lshift+0x1c>
 800625a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800625e:	3201      	adds	r2, #1
 8006260:	e7ce      	b.n	8006200 <__lshift+0x30>
 8006262:	3b04      	subs	r3, #4
 8006264:	f851 2b04 	ldr.w	r2, [r1], #4
 8006268:	f843 2f04 	str.w	r2, [r3, #4]!
 800626c:	458e      	cmp	lr, r1
 800626e:	d8f9      	bhi.n	8006264 <__lshift+0x94>
 8006270:	e7e6      	b.n	8006240 <__lshift+0x70>

08006272 <__mcmp>:
 8006272:	6903      	ldr	r3, [r0, #16]
 8006274:	690a      	ldr	r2, [r1, #16]
 8006276:	1a9b      	subs	r3, r3, r2
 8006278:	b530      	push	{r4, r5, lr}
 800627a:	d10c      	bne.n	8006296 <__mcmp+0x24>
 800627c:	0092      	lsls	r2, r2, #2
 800627e:	3014      	adds	r0, #20
 8006280:	3114      	adds	r1, #20
 8006282:	1884      	adds	r4, r0, r2
 8006284:	4411      	add	r1, r2
 8006286:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800628a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800628e:	4295      	cmp	r5, r2
 8006290:	d003      	beq.n	800629a <__mcmp+0x28>
 8006292:	d305      	bcc.n	80062a0 <__mcmp+0x2e>
 8006294:	2301      	movs	r3, #1
 8006296:	4618      	mov	r0, r3
 8006298:	bd30      	pop	{r4, r5, pc}
 800629a:	42a0      	cmp	r0, r4
 800629c:	d3f3      	bcc.n	8006286 <__mcmp+0x14>
 800629e:	e7fa      	b.n	8006296 <__mcmp+0x24>
 80062a0:	f04f 33ff 	mov.w	r3, #4294967295
 80062a4:	e7f7      	b.n	8006296 <__mcmp+0x24>

080062a6 <__mdiff>:
 80062a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062aa:	460d      	mov	r5, r1
 80062ac:	4607      	mov	r7, r0
 80062ae:	4611      	mov	r1, r2
 80062b0:	4628      	mov	r0, r5
 80062b2:	4614      	mov	r4, r2
 80062b4:	f7ff ffdd 	bl	8006272 <__mcmp>
 80062b8:	1e06      	subs	r6, r0, #0
 80062ba:	d108      	bne.n	80062ce <__mdiff+0x28>
 80062bc:	4631      	mov	r1, r6
 80062be:	4638      	mov	r0, r7
 80062c0:	f7ff fd8f 	bl	8005de2 <_Balloc>
 80062c4:	2301      	movs	r3, #1
 80062c6:	6103      	str	r3, [r0, #16]
 80062c8:	6146      	str	r6, [r0, #20]
 80062ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ce:	bfa4      	itt	ge
 80062d0:	4623      	movge	r3, r4
 80062d2:	462c      	movge	r4, r5
 80062d4:	4638      	mov	r0, r7
 80062d6:	6861      	ldr	r1, [r4, #4]
 80062d8:	bfa6      	itte	ge
 80062da:	461d      	movge	r5, r3
 80062dc:	2600      	movge	r6, #0
 80062de:	2601      	movlt	r6, #1
 80062e0:	f7ff fd7f 	bl	8005de2 <_Balloc>
 80062e4:	692b      	ldr	r3, [r5, #16]
 80062e6:	60c6      	str	r6, [r0, #12]
 80062e8:	6926      	ldr	r6, [r4, #16]
 80062ea:	f105 0914 	add.w	r9, r5, #20
 80062ee:	f104 0214 	add.w	r2, r4, #20
 80062f2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80062f6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80062fa:	f100 0514 	add.w	r5, r0, #20
 80062fe:	f04f 0c00 	mov.w	ip, #0
 8006302:	f852 ab04 	ldr.w	sl, [r2], #4
 8006306:	f859 4b04 	ldr.w	r4, [r9], #4
 800630a:	fa1c f18a 	uxtah	r1, ip, sl
 800630e:	b2a3      	uxth	r3, r4
 8006310:	1ac9      	subs	r1, r1, r3
 8006312:	0c23      	lsrs	r3, r4, #16
 8006314:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006318:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800631c:	b289      	uxth	r1, r1
 800631e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006322:	45c8      	cmp	r8, r9
 8006324:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006328:	4696      	mov	lr, r2
 800632a:	f845 3b04 	str.w	r3, [r5], #4
 800632e:	d8e8      	bhi.n	8006302 <__mdiff+0x5c>
 8006330:	45be      	cmp	lr, r7
 8006332:	d305      	bcc.n	8006340 <__mdiff+0x9a>
 8006334:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006338:	b18b      	cbz	r3, 800635e <__mdiff+0xb8>
 800633a:	6106      	str	r6, [r0, #16]
 800633c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006340:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006344:	fa1c f381 	uxtah	r3, ip, r1
 8006348:	141a      	asrs	r2, r3, #16
 800634a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800634e:	b29b      	uxth	r3, r3
 8006350:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006354:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006358:	f845 3b04 	str.w	r3, [r5], #4
 800635c:	e7e8      	b.n	8006330 <__mdiff+0x8a>
 800635e:	3e01      	subs	r6, #1
 8006360:	e7e8      	b.n	8006334 <__mdiff+0x8e>
	...

08006364 <__ulp>:
 8006364:	4b12      	ldr	r3, [pc, #72]	; (80063b0 <__ulp+0x4c>)
 8006366:	ee10 2a90 	vmov	r2, s1
 800636a:	401a      	ands	r2, r3
 800636c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8006370:	2b00      	cmp	r3, #0
 8006372:	dd04      	ble.n	800637e <__ulp+0x1a>
 8006374:	2000      	movs	r0, #0
 8006376:	4619      	mov	r1, r3
 8006378:	ec41 0b10 	vmov	d0, r0, r1
 800637c:	4770      	bx	lr
 800637e:	425b      	negs	r3, r3
 8006380:	151b      	asrs	r3, r3, #20
 8006382:	2b13      	cmp	r3, #19
 8006384:	f04f 0000 	mov.w	r0, #0
 8006388:	f04f 0100 	mov.w	r1, #0
 800638c:	dc04      	bgt.n	8006398 <__ulp+0x34>
 800638e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006392:	fa42 f103 	asr.w	r1, r2, r3
 8006396:	e7ef      	b.n	8006378 <__ulp+0x14>
 8006398:	3b14      	subs	r3, #20
 800639a:	2b1e      	cmp	r3, #30
 800639c:	f04f 0201 	mov.w	r2, #1
 80063a0:	bfda      	itte	le
 80063a2:	f1c3 031f 	rsble	r3, r3, #31
 80063a6:	fa02 f303 	lslle.w	r3, r2, r3
 80063aa:	4613      	movgt	r3, r2
 80063ac:	4618      	mov	r0, r3
 80063ae:	e7e3      	b.n	8006378 <__ulp+0x14>
 80063b0:	7ff00000 	.word	0x7ff00000

080063b4 <__b2d>:
 80063b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b6:	6905      	ldr	r5, [r0, #16]
 80063b8:	f100 0714 	add.w	r7, r0, #20
 80063bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80063c0:	1f2e      	subs	r6, r5, #4
 80063c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80063c6:	4620      	mov	r0, r4
 80063c8:	f7ff fdcf 	bl	8005f6a <__hi0bits>
 80063cc:	f1c0 0320 	rsb	r3, r0, #32
 80063d0:	280a      	cmp	r0, #10
 80063d2:	600b      	str	r3, [r1, #0]
 80063d4:	f8df e074 	ldr.w	lr, [pc, #116]	; 800644c <__b2d+0x98>
 80063d8:	dc14      	bgt.n	8006404 <__b2d+0x50>
 80063da:	f1c0 0c0b 	rsb	ip, r0, #11
 80063de:	fa24 f10c 	lsr.w	r1, r4, ip
 80063e2:	42b7      	cmp	r7, r6
 80063e4:	ea41 030e 	orr.w	r3, r1, lr
 80063e8:	bf34      	ite	cc
 80063ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80063ee:	2100      	movcs	r1, #0
 80063f0:	3015      	adds	r0, #21
 80063f2:	fa04 f000 	lsl.w	r0, r4, r0
 80063f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80063fa:	ea40 0201 	orr.w	r2, r0, r1
 80063fe:	ec43 2b10 	vmov	d0, r2, r3
 8006402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006404:	42b7      	cmp	r7, r6
 8006406:	bf3a      	itte	cc
 8006408:	f1a5 0608 	subcc.w	r6, r5, #8
 800640c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006410:	2100      	movcs	r1, #0
 8006412:	380b      	subs	r0, #11
 8006414:	d015      	beq.n	8006442 <__b2d+0x8e>
 8006416:	4084      	lsls	r4, r0
 8006418:	f1c0 0520 	rsb	r5, r0, #32
 800641c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8006420:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8006424:	42be      	cmp	r6, r7
 8006426:	fa21 fe05 	lsr.w	lr, r1, r5
 800642a:	ea44 030e 	orr.w	r3, r4, lr
 800642e:	bf8c      	ite	hi
 8006430:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006434:	2400      	movls	r4, #0
 8006436:	fa01 f000 	lsl.w	r0, r1, r0
 800643a:	40ec      	lsrs	r4, r5
 800643c:	ea40 0204 	orr.w	r2, r0, r4
 8006440:	e7dd      	b.n	80063fe <__b2d+0x4a>
 8006442:	ea44 030e 	orr.w	r3, r4, lr
 8006446:	460a      	mov	r2, r1
 8006448:	e7d9      	b.n	80063fe <__b2d+0x4a>
 800644a:	bf00      	nop
 800644c:	3ff00000 	.word	0x3ff00000

08006450 <__d2b>:
 8006450:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006454:	460e      	mov	r6, r1
 8006456:	2101      	movs	r1, #1
 8006458:	ec59 8b10 	vmov	r8, r9, d0
 800645c:	4615      	mov	r5, r2
 800645e:	f7ff fcc0 	bl	8005de2 <_Balloc>
 8006462:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006466:	4607      	mov	r7, r0
 8006468:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800646c:	bb34      	cbnz	r4, 80064bc <__d2b+0x6c>
 800646e:	9301      	str	r3, [sp, #4]
 8006470:	f1b8 0f00 	cmp.w	r8, #0
 8006474:	d027      	beq.n	80064c6 <__d2b+0x76>
 8006476:	a802      	add	r0, sp, #8
 8006478:	f840 8d08 	str.w	r8, [r0, #-8]!
 800647c:	f7ff fd94 	bl	8005fa8 <__lo0bits>
 8006480:	9900      	ldr	r1, [sp, #0]
 8006482:	b1f0      	cbz	r0, 80064c2 <__d2b+0x72>
 8006484:	9a01      	ldr	r2, [sp, #4]
 8006486:	f1c0 0320 	rsb	r3, r0, #32
 800648a:	fa02 f303 	lsl.w	r3, r2, r3
 800648e:	430b      	orrs	r3, r1
 8006490:	40c2      	lsrs	r2, r0
 8006492:	617b      	str	r3, [r7, #20]
 8006494:	9201      	str	r2, [sp, #4]
 8006496:	9b01      	ldr	r3, [sp, #4]
 8006498:	61bb      	str	r3, [r7, #24]
 800649a:	2b00      	cmp	r3, #0
 800649c:	bf14      	ite	ne
 800649e:	2102      	movne	r1, #2
 80064a0:	2101      	moveq	r1, #1
 80064a2:	6139      	str	r1, [r7, #16]
 80064a4:	b1c4      	cbz	r4, 80064d8 <__d2b+0x88>
 80064a6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80064aa:	4404      	add	r4, r0
 80064ac:	6034      	str	r4, [r6, #0]
 80064ae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80064b2:	6028      	str	r0, [r5, #0]
 80064b4:	4638      	mov	r0, r7
 80064b6:	b003      	add	sp, #12
 80064b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064c0:	e7d5      	b.n	800646e <__d2b+0x1e>
 80064c2:	6179      	str	r1, [r7, #20]
 80064c4:	e7e7      	b.n	8006496 <__d2b+0x46>
 80064c6:	a801      	add	r0, sp, #4
 80064c8:	f7ff fd6e 	bl	8005fa8 <__lo0bits>
 80064cc:	9b01      	ldr	r3, [sp, #4]
 80064ce:	617b      	str	r3, [r7, #20]
 80064d0:	2101      	movs	r1, #1
 80064d2:	6139      	str	r1, [r7, #16]
 80064d4:	3020      	adds	r0, #32
 80064d6:	e7e5      	b.n	80064a4 <__d2b+0x54>
 80064d8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80064dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80064e0:	6030      	str	r0, [r6, #0]
 80064e2:	6918      	ldr	r0, [r3, #16]
 80064e4:	f7ff fd41 	bl	8005f6a <__hi0bits>
 80064e8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80064ec:	e7e1      	b.n	80064b2 <__d2b+0x62>

080064ee <__ratio>:
 80064ee:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80064f2:	4688      	mov	r8, r1
 80064f4:	4669      	mov	r1, sp
 80064f6:	4681      	mov	r9, r0
 80064f8:	f7ff ff5c 	bl	80063b4 <__b2d>
 80064fc:	a901      	add	r1, sp, #4
 80064fe:	4640      	mov	r0, r8
 8006500:	ec55 4b10 	vmov	r4, r5, d0
 8006504:	f7ff ff56 	bl	80063b4 <__b2d>
 8006508:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800650c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006510:	1a9a      	subs	r2, r3, r2
 8006512:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8006516:	1acb      	subs	r3, r1, r3
 8006518:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800651c:	ec57 6b10 	vmov	r6, r7, d0
 8006520:	2b00      	cmp	r3, #0
 8006522:	bfd6      	itet	le
 8006524:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006528:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 800652c:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8006530:	4632      	mov	r2, r6
 8006532:	463b      	mov	r3, r7
 8006534:	4620      	mov	r0, r4
 8006536:	4629      	mov	r1, r5
 8006538:	f7fa f942 	bl	80007c0 <__aeabi_ddiv>
 800653c:	ec41 0b10 	vmov	d0, r0, r1
 8006540:	b003      	add	sp, #12
 8006542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006546 <__copybits>:
 8006546:	3901      	subs	r1, #1
 8006548:	b510      	push	{r4, lr}
 800654a:	1149      	asrs	r1, r1, #5
 800654c:	6914      	ldr	r4, [r2, #16]
 800654e:	3101      	adds	r1, #1
 8006550:	f102 0314 	add.w	r3, r2, #20
 8006554:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006558:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800655c:	42a3      	cmp	r3, r4
 800655e:	4602      	mov	r2, r0
 8006560:	d303      	bcc.n	800656a <__copybits+0x24>
 8006562:	2300      	movs	r3, #0
 8006564:	428a      	cmp	r2, r1
 8006566:	d305      	bcc.n	8006574 <__copybits+0x2e>
 8006568:	bd10      	pop	{r4, pc}
 800656a:	f853 2b04 	ldr.w	r2, [r3], #4
 800656e:	f840 2b04 	str.w	r2, [r0], #4
 8006572:	e7f3      	b.n	800655c <__copybits+0x16>
 8006574:	f842 3b04 	str.w	r3, [r2], #4
 8006578:	e7f4      	b.n	8006564 <__copybits+0x1e>

0800657a <__any_on>:
 800657a:	f100 0214 	add.w	r2, r0, #20
 800657e:	6900      	ldr	r0, [r0, #16]
 8006580:	114b      	asrs	r3, r1, #5
 8006582:	4298      	cmp	r0, r3
 8006584:	b510      	push	{r4, lr}
 8006586:	db11      	blt.n	80065ac <__any_on+0x32>
 8006588:	dd0a      	ble.n	80065a0 <__any_on+0x26>
 800658a:	f011 011f 	ands.w	r1, r1, #31
 800658e:	d007      	beq.n	80065a0 <__any_on+0x26>
 8006590:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006594:	fa24 f001 	lsr.w	r0, r4, r1
 8006598:	fa00 f101 	lsl.w	r1, r0, r1
 800659c:	428c      	cmp	r4, r1
 800659e:	d10b      	bne.n	80065b8 <__any_on+0x3e>
 80065a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d803      	bhi.n	80065b0 <__any_on+0x36>
 80065a8:	2000      	movs	r0, #0
 80065aa:	bd10      	pop	{r4, pc}
 80065ac:	4603      	mov	r3, r0
 80065ae:	e7f7      	b.n	80065a0 <__any_on+0x26>
 80065b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80065b4:	2900      	cmp	r1, #0
 80065b6:	d0f5      	beq.n	80065a4 <__any_on+0x2a>
 80065b8:	2001      	movs	r0, #1
 80065ba:	bd10      	pop	{r4, pc}

080065bc <_calloc_r>:
 80065bc:	b538      	push	{r3, r4, r5, lr}
 80065be:	fb02 f401 	mul.w	r4, r2, r1
 80065c2:	4621      	mov	r1, r4
 80065c4:	f000 f808 	bl	80065d8 <_malloc_r>
 80065c8:	4605      	mov	r5, r0
 80065ca:	b118      	cbz	r0, 80065d4 <_calloc_r+0x18>
 80065cc:	4622      	mov	r2, r4
 80065ce:	2100      	movs	r1, #0
 80065d0:	f7fe f96c 	bl	80048ac <memset>
 80065d4:	4628      	mov	r0, r5
 80065d6:	bd38      	pop	{r3, r4, r5, pc}

080065d8 <_malloc_r>:
 80065d8:	b570      	push	{r4, r5, r6, lr}
 80065da:	1ccd      	adds	r5, r1, #3
 80065dc:	f025 0503 	bic.w	r5, r5, #3
 80065e0:	3508      	adds	r5, #8
 80065e2:	2d0c      	cmp	r5, #12
 80065e4:	bf38      	it	cc
 80065e6:	250c      	movcc	r5, #12
 80065e8:	2d00      	cmp	r5, #0
 80065ea:	4606      	mov	r6, r0
 80065ec:	db01      	blt.n	80065f2 <_malloc_r+0x1a>
 80065ee:	42a9      	cmp	r1, r5
 80065f0:	d903      	bls.n	80065fa <_malloc_r+0x22>
 80065f2:	230c      	movs	r3, #12
 80065f4:	6033      	str	r3, [r6, #0]
 80065f6:	2000      	movs	r0, #0
 80065f8:	bd70      	pop	{r4, r5, r6, pc}
 80065fa:	f000 f868 	bl	80066ce <__malloc_lock>
 80065fe:	4a23      	ldr	r2, [pc, #140]	; (800668c <_malloc_r+0xb4>)
 8006600:	6814      	ldr	r4, [r2, #0]
 8006602:	4621      	mov	r1, r4
 8006604:	b991      	cbnz	r1, 800662c <_malloc_r+0x54>
 8006606:	4c22      	ldr	r4, [pc, #136]	; (8006690 <_malloc_r+0xb8>)
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	b91b      	cbnz	r3, 8006614 <_malloc_r+0x3c>
 800660c:	4630      	mov	r0, r6
 800660e:	f000 f841 	bl	8006694 <_sbrk_r>
 8006612:	6020      	str	r0, [r4, #0]
 8006614:	4629      	mov	r1, r5
 8006616:	4630      	mov	r0, r6
 8006618:	f000 f83c 	bl	8006694 <_sbrk_r>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	d126      	bne.n	800666e <_malloc_r+0x96>
 8006620:	230c      	movs	r3, #12
 8006622:	6033      	str	r3, [r6, #0]
 8006624:	4630      	mov	r0, r6
 8006626:	f000 f853 	bl	80066d0 <__malloc_unlock>
 800662a:	e7e4      	b.n	80065f6 <_malloc_r+0x1e>
 800662c:	680b      	ldr	r3, [r1, #0]
 800662e:	1b5b      	subs	r3, r3, r5
 8006630:	d41a      	bmi.n	8006668 <_malloc_r+0x90>
 8006632:	2b0b      	cmp	r3, #11
 8006634:	d90f      	bls.n	8006656 <_malloc_r+0x7e>
 8006636:	600b      	str	r3, [r1, #0]
 8006638:	50cd      	str	r5, [r1, r3]
 800663a:	18cc      	adds	r4, r1, r3
 800663c:	4630      	mov	r0, r6
 800663e:	f000 f847 	bl	80066d0 <__malloc_unlock>
 8006642:	f104 000b 	add.w	r0, r4, #11
 8006646:	1d23      	adds	r3, r4, #4
 8006648:	f020 0007 	bic.w	r0, r0, #7
 800664c:	1ac3      	subs	r3, r0, r3
 800664e:	d01b      	beq.n	8006688 <_malloc_r+0xb0>
 8006650:	425a      	negs	r2, r3
 8006652:	50e2      	str	r2, [r4, r3]
 8006654:	bd70      	pop	{r4, r5, r6, pc}
 8006656:	428c      	cmp	r4, r1
 8006658:	bf0d      	iteet	eq
 800665a:	6863      	ldreq	r3, [r4, #4]
 800665c:	684b      	ldrne	r3, [r1, #4]
 800665e:	6063      	strne	r3, [r4, #4]
 8006660:	6013      	streq	r3, [r2, #0]
 8006662:	bf18      	it	ne
 8006664:	460c      	movne	r4, r1
 8006666:	e7e9      	b.n	800663c <_malloc_r+0x64>
 8006668:	460c      	mov	r4, r1
 800666a:	6849      	ldr	r1, [r1, #4]
 800666c:	e7ca      	b.n	8006604 <_malloc_r+0x2c>
 800666e:	1cc4      	adds	r4, r0, #3
 8006670:	f024 0403 	bic.w	r4, r4, #3
 8006674:	42a0      	cmp	r0, r4
 8006676:	d005      	beq.n	8006684 <_malloc_r+0xac>
 8006678:	1a21      	subs	r1, r4, r0
 800667a:	4630      	mov	r0, r6
 800667c:	f000 f80a 	bl	8006694 <_sbrk_r>
 8006680:	3001      	adds	r0, #1
 8006682:	d0cd      	beq.n	8006620 <_malloc_r+0x48>
 8006684:	6025      	str	r5, [r4, #0]
 8006686:	e7d9      	b.n	800663c <_malloc_r+0x64>
 8006688:	bd70      	pop	{r4, r5, r6, pc}
 800668a:	bf00      	nop
 800668c:	200002a8 	.word	0x200002a8
 8006690:	200002ac 	.word	0x200002ac

08006694 <_sbrk_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4c06      	ldr	r4, [pc, #24]	; (80066b0 <_sbrk_r+0x1c>)
 8006698:	2300      	movs	r3, #0
 800669a:	4605      	mov	r5, r0
 800669c:	4608      	mov	r0, r1
 800669e:	6023      	str	r3, [r4, #0]
 80066a0:	f000 f818 	bl	80066d4 <_sbrk>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	d102      	bne.n	80066ae <_sbrk_r+0x1a>
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	b103      	cbz	r3, 80066ae <_sbrk_r+0x1a>
 80066ac:	602b      	str	r3, [r5, #0]
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	200139d8 	.word	0x200139d8

080066b4 <__ascii_wctomb>:
 80066b4:	b149      	cbz	r1, 80066ca <__ascii_wctomb+0x16>
 80066b6:	2aff      	cmp	r2, #255	; 0xff
 80066b8:	bf85      	ittet	hi
 80066ba:	238a      	movhi	r3, #138	; 0x8a
 80066bc:	6003      	strhi	r3, [r0, #0]
 80066be:	700a      	strbls	r2, [r1, #0]
 80066c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80066c4:	bf98      	it	ls
 80066c6:	2001      	movls	r0, #1
 80066c8:	4770      	bx	lr
 80066ca:	4608      	mov	r0, r1
 80066cc:	4770      	bx	lr

080066ce <__malloc_lock>:
 80066ce:	4770      	bx	lr

080066d0 <__malloc_unlock>:
 80066d0:	4770      	bx	lr
	...

080066d4 <_sbrk>:
 80066d4:	4b04      	ldr	r3, [pc, #16]	; (80066e8 <_sbrk+0x14>)
 80066d6:	6819      	ldr	r1, [r3, #0]
 80066d8:	4602      	mov	r2, r0
 80066da:	b909      	cbnz	r1, 80066e0 <_sbrk+0xc>
 80066dc:	4903      	ldr	r1, [pc, #12]	; (80066ec <_sbrk+0x18>)
 80066de:	6019      	str	r1, [r3, #0]
 80066e0:	6818      	ldr	r0, [r3, #0]
 80066e2:	4402      	add	r2, r0
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	4770      	bx	lr
 80066e8:	200002b0 	.word	0x200002b0
 80066ec:	200139dc 	.word	0x200139dc

080066f0 <_init>:
 80066f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f2:	bf00      	nop
 80066f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066f6:	bc08      	pop	{r3}
 80066f8:	469e      	mov	lr, r3
 80066fa:	4770      	bx	lr

080066fc <_fini>:
 80066fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066fe:	bf00      	nop
 8006700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006702:	bc08      	pop	{r3}
 8006704:	469e      	mov	lr, r3
 8006706:	4770      	bx	lr
