<?xml version="1.0" ?>
<rvx>
	<dec_ip>
		<name>slow_dram</name>
		<hdl_name>ERVP_SLOW_DRAM</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value>32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value>32</value>
		</def_parameter>
		<def_parameter>
			<name>BW_AXI_TID</name>
			<value>16</value>
		</def_parameter>
	
		<imp_dependent/>

		<signal>
			<name>clk_ref</name>
			<width>1</width>
			<port>input</port>
			<comm_type>clk_dram_ref</comm_type>
		</signal>
			
		<signal>
			<name>clk_sys</name>
			<width>1</width>
			<port>input</port>
			<comm_type>clk_dram_sys</comm_type>
		</signal>

		<signal>
			<name>rstnn_sys</name>
			<width>1</width>
			<port>input</port>
			<comm_type>global_rstnn</comm_type>
		</signal>

		<signal>
			<name>clk_dram_if</name>
			<width>1</width>
			<port>output</port>
			<comm_type>clk_dram_if</comm_type>
		</signal>

		<signal>
			<name>rstnn_dram_if</name>
			<width>1</width>
			<port>input</port>
		</signal>

		<signal>
			<name>initialized</name>
			<width>1</width>
			<port>output</port>
			<comm_type>init</comm_type>
		</signal>
		
		<reset_property>
			<id>rstnn_dram_if</id>
			<type>asynch</type>
			<type>negative</type>
			<group>1</group>
		</reset_property>

		<core>
			<sync>clk_sys</sync>
			<init>rstnn_sys</init>
		</core>

		<interface>
			<name>no_name</name>
			<library_name>axi</library_name>
			<hdl_prefix></hdl_prefix>
			<role>receiver</role>
			<comm_type>memory:data_c</comm_type>
			<memorymap>
				<size>0x40000000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>BW_DATA</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value>BW_AXI_TID</value>
			</parameter>
			<sync>clk_dram_if</sync>
			<init>rstnn_dram_if</init>
		</interface>

		<included_port>slow_dram_cell</included_port>
	</dec_ip>
</rvx>
