# RISC-V CPU Implementation

A simple single-cycle RISC-V CPU implementation in Verilog.

## Project Structure

*   `rtl/`: **Register Transfer Level**. Contains the Verilog source code for the CPU core and its submodules.
*   `tb/`: **Testbench**. Contains verification files to simulate and test the RTL modules.
*   `software/`: **Software**. C/Assembly source code and linker scripts for the CPU.
*   `doc/`: **Documentation**. Design notes and references.
*   `build/`: **Build Artifacts**. Generated by CMake (executables, waveforms, hex files).

## Prerequisites

*   **Icarus Verilog**: Simulator (`brew install icarus-verilog`).
*   **LLVM**: Cross-compiler toolchain (`brew install llvm`).
*   **CMake**: Build system (`brew install cmake`).
*   **Python 3**: For hex generation script.
*   **Surfer** / **GTKWave**: (Optional) Waveform viewer.

## Build & Run

We use **CMake** for out-of-source builds.

### 1. Configure
```bash
mkdir -p build && cd build
cmake ..
```

### 2. Build & Simulate
```bash
# Run Core Simulation (Compiles C software -> Verilog Simulation)
cmake --build . --target core_sim
```

### 3. View Waveforms
Waveform files are generated in `build/sim/wave.vcd`.
