Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="D:/KTMT thuc hanh/Lab6_ktmt/" --output-directory="D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys/" --report-file="bsf:D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys.bsf" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys.qsys"
Progress: Loading Lab6_ktmt/Lab6_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding new_number [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module new_number
Progress: Adding green_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module green_led
Progress: Adding red_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module red_led
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Flag [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Flag
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab6_qsys.new_number: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab6_qsys.Flag: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="D:/KTMT thuc hanh/Lab6_ktmt/" --output-directory="D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys.sopcinfo" --report-file="html:D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys.html" --report-file="qip:D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys/synthesis/Lab6_qsys.qip" --report-file="cmp:D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys.qsys" --language=VERILOG
Progress: Loading Lab6_ktmt/Lab6_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding new_number [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module new_number
Progress: Adding green_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module green_led
Progress: Adding red_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module red_led
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Flag [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Flag
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab6_qsys.new_number: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab6_qsys.Flag: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab6_qsys: Generating Lab6_qsys "Lab6_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 30 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 63 connections
Info: merlin_domain_transform: After transform: 34 modules, 170 connections
Info: merlin_router_transform: After transform: 43 modules, 203 connections
Info: reset_adaptation_transform: After transform: 45 modules, 172 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 208 connections
Info: merlin_mm_transform: After transform: 62 modules, 208 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 211 connections
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: Lab6_qsys: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'Lab6_qsys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Lab6_qsys_nios2_qsys_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0023_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0023_nios2_qsys_0_gen//Lab6_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.12.16 15:38:28 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.12.16 15:38:29 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.12.16 15:38:29 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.12.16 15:38:31 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Lab6_qsys_nios2_qsys_0'
Info: nios2_qsys_0: "Lab6_qsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Lab6_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab6_qsys_onchip_memory2_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0024_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0024_onchip_memory2_0_gen//Lab6_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Lab6_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "Lab6_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: new_number: Starting RTL generation for module 'Lab6_qsys_new_number'
Info: new_number:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab6_qsys_new_number --dir=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0025_new_number_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0025_new_number_gen//Lab6_qsys_new_number_component_configuration.pl  --do_build_sim=0  ]
Info: new_number: Done RTL generation for module 'Lab6_qsys_new_number'
Info: new_number: "Lab6_qsys" instantiated altera_avalon_pio "new_number"
Info: green_led: Starting RTL generation for module 'Lab6_qsys_green_led'
Info: green_led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab6_qsys_green_led --dir=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0026_green_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0026_green_led_gen//Lab6_qsys_green_led_component_configuration.pl  --do_build_sim=0  ]
Info: green_led: Done RTL generation for module 'Lab6_qsys_green_led'
Info: green_led: "Lab6_qsys" instantiated altera_avalon_pio "green_led"
Info: jtag_uart_0: Starting RTL generation for module 'Lab6_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab6_qsys_jtag_uart_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0027_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0027_jtag_uart_0_gen//Lab6_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Lab6_qsys_jtag_uart_0'
Info: jtag_uart_0: "Lab6_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Flag: Starting RTL generation for module 'Lab6_qsys_Flag'
Info: Flag:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab6_qsys_Flag --dir=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0028_Flag_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8246_4699211055621013687.dir/0028_Flag_gen//Lab6_qsys_Flag_component_configuration.pl  --do_build_sim=0  ]
Info: Flag: Done RTL generation for module 'Lab6_qsys_Flag'
Info: Flag: "Lab6_qsys" instantiated altera_avalon_pio "Flag"
Info: nios2_qsys_0_instruction_master_translator: "Lab6_qsys" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "Lab6_qsys" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Lab6_qsys" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Lab6_qsys" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Lab6_qsys" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Lab6_qsys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "Lab6_qsys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "Lab6_qsys" instantiated altera_merlin_router "id_router"
Info: id_router_002: "Lab6_qsys" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "Lab6_qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Lab6_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "Lab6_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "Lab6_qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "Lab6_qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "Lab6_qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "Lab6_qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/KTMT thuc hanh/Lab6_ktmt/Lab6_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Lab6_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: Lab6_qsys: Done Lab6_qsys" with 24 modules, 81 files, 1667256 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
