/** @file

  @copyright
  INTEL CONFIDENTIAL
  Copyright 2015 - 2018 Intel Corporation. <BR>

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
**/

#include <PiPei.h>
#include <Uefi.h>

#include <Library/DebugLib.h>
#include <Library/TimerLib.h>
#include <Library/IoLib.h>
#include <Library/PciSegmentLib.h>

#include <Protocol/MeHeci3Smm.h>

#include "MeHeci3Core.h"


/*****************************************************************************
 * Local definitions.
 *****************************************************************************/
#ifndef VOLATILE
#define VOLATILE volatile
#endif

extern UINT64  HeciMBar;
extern BOOLEAN GotSmmReadyToLockEvent;

/*
 * HECI MBAR registers definition
 *
 * This structure defines registers mapped at HECI MBAR.
 */
typedef struct {
  VOLATILE UINT32 CB_WW;   // Circular Buffer Write Window
  VOLATILE UINT32 H_CSR;   // Host Control and Status Register
  VOLATILE UINT32 CB_RW;   // Circular Buffer Read Window
  VOLATILE UINT32 ME_CSR;  // ME Control and Status Register (read only)
} HECI_MBAR_REGS;


/*
 * HECI_MBAR_REGS::H_CSR - Host Control and Status Register
 */
typedef union {
  UINT32    DWord;
  struct {
    UINT32  H_IE    : 1,  // 0 - Host Interrupt Enable ME
            H_IS    : 1,  // 1 - Host Interrupt Status ME
            H_IG    : 1,  // 2 - Host Interrupt Generate
            H_RDY   : 1,  // 3 - Host Ready
            H_RST   : 1,  // 4 - Host Reset
            Reserved: 3,  // 7:5
            H_CBRP  : 8,  // 15:8 - Host CB Read Pointer
            H_CBWP  : 8,  // 23:16 - Host CB Write Pointer
            H_CBD   : 8;  // 31:24 - Host Circular Buffer Depth
  } Bits;
} HECI_HOST_CSR;

/*
 * HECI_MBAR_REGS::ME_CSR - ME Control and Status Register
 */
typedef union {
  UINT32   DWord;
  struct {
    UINT32 ME_IE   : 1,  // 0 - ME Interrupt Enable (Host Read Access)
           ME_IS   : 1,  // 1 - ME Interrupt Status (Host Read Access)
           ME_IG   : 1,  // 2 - ME Interrupt Generate (Host Read Access)
           ME_RDY  : 1,  // 3 - ME Ready (Host Read Access)
           ME_RST  : 1,  // 4 - ME Reset (Host Read Access)
           Reserved: 3,  // 7:5
           ME_CBRP : 8,  // 15:8 - ME CB Read Pointer (Host Read Access)
           ME_CBWP : 8,  // 23:16 - ME CB Write Pointer (Host Read Access)
           ME_CBD  : 8;  // 31:24 - ME Circular Buffer Depth (Host Read Access)
  } Bits;
} HECI_ME_CSR;

#define HeciFn2No(fn) (mHeciFn2No[(fn)])


/*****************************************************************************
 * Local funcion prototypes.
 *****************************************************************************/
UINT64 HeciMbarRead (IN ME_HECI_DEVICE *pThis);
UINT64 HeciMbarReadFull (IN ME_HECI_DEVICE *pThis, BOOLEAN CleanBarTypeBits);
VOID   HeciTrace (IN ME_HECI_DEVICE*, IN CHAR8*, IN HECI_MSG_HEADER*, IN INT32);


/*****************************************************************************
 * Local funcion prototypes.
 *****************************************************************************/
CONST UINT8 mHeciFn2No[] = {1,2,0,0,3,4};


/*****************************************************************************
 * Public funcions.
 *****************************************************************************/

/**
 * Initialize HECI interface.
 *
 * This function initializes Host side of HECI interface. If timeout is
 * greater than zero it also waits until ME is ready to receive messages.
 *
 * @param[in,out] pThis     Pointer to HECI device structure
 * @param[in,out] pTimeout  On input timeout in ms, on exit time left
 */
EFI_STATUS EFIAPI
HeciInit(
  IN OUT ME_HECI_DEVICE   *pThis,
  IN OUT UINT32           *pTimeout)
{
  EFI_STATUS      Status = EFI_SUCCESS;
  UINT32          Timeout = 0;
  HECI_HOST_CSR   HCsr;
  HECI_ME_CSR     MeCsr;
  HECI_MBAR_REGS *pMbarRegs;

  if (pThis == NULL || (pThis->Mbar & 0xF) != 0 || pThis->Hidm > HECI_HIDM_LAST)
  {
    ASSERT_EFI_ERROR(EFI_INVALID_PARAMETER);
    return EFI_INVALID_PARAMETER;
  }
  if (pTimeout != NULL)
  {
    Timeout = *pTimeout;
  }
  //
  // Store HECI vendor and device information away
  //
  pThis->PciCfg = PCI_SEGMENT_LIB_ADDRESS (pThis->Seg, pThis->Bus, pThis->Dev, pThis->Fun, 0);
  pThis->Vid = PciSegmentRead16(pThis->PciCfg + HECI_R_VID);
  pThis->Did = PciSegmentRead16(pThis->PciCfg + HECI_R_DID);
  DEBUG((DEBUG_INFO, "[HECI-%d] VID-DID: %2X-%2X\n", HeciFn2No(pThis->Fun), pThis->Vid, pThis->Did));
  if (pThis->Vid != 0x8086)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Init failed, PCI device %d/%d/%d/%d is not valid HECI (%2X-%2X)\n",
           HeciFn2No(pThis->Fun), pThis->Seg, pThis->Bus, pThis->Dev, pThis->Fun, pThis->Vid, pThis->Did));
    return EFI_NOT_FOUND;
  }
  //
  // Check MBAR, whether it is configured. If not then check if user provided
  // some address to configure in such a case.
  //
  pMbarRegs = (HECI_MBAR_REGS*)HeciMbarRead(pThis);
  if (pMbarRegs == NULL)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Init failed (device disabled)\n", HeciFn2No(pThis->Fun)));
    Status = EFI_DEVICE_ERROR;
    goto GetOut;
  }
  //
  // Make sure HECI interrupts are disabled before configuring delivery mode.
  //
  HCsr.DWord = pMbarRegs->H_CSR;
  HCsr.Bits.H_IE = 0;
  pMbarRegs->H_CSR = HCsr.DWord;
  //
  // Set HECI interrupt delivery mode.
  //
  PciSegmentWrite8 (pThis->PciCfg + HECI_R_HIDM, pThis->Hidm);

  //
  // Set HECI interrupt delivery mode lock
  //
  PciSegmentWrite8 (pThis->PciCfg + HECI_R_HIDM, PciSegmentRead8 (pThis->PciCfg + HECI_R_HIDM) | HECI_HIDM_LOCK);

  //
  // If HECI was in use reset it to clear queues.
  //
  MeCsr.DWord = pMbarRegs->ME_CSR;
  if (!MeCsr.Bits.ME_RDY)
  {
    if(Timeout != 0)
    {
      Status = HeciQueReset(pThis, &Timeout);
    }
  }
  else
  {
    if (!HCsr.Bits.H_RDY)
    {
      HCsr.Bits.H_IG = 1;
      HCsr.Bits.H_RDY = 1;
      HCsr.Bits.H_RST = 0;
      pMbarRegs->H_CSR = HCsr.DWord;
    }
    pThis->HMtu = HCsr.Bits.H_CBD * sizeof(UINT32) - sizeof(HECI_MSG_HEADER);
    pThis->MeMtu = MeCsr.Bits.ME_CBD * sizeof(UINT32) - sizeof(HECI_MSG_HEADER);
  }

 GetOut:
  if (pTimeout != NULL)
  {
    *pTimeout = Timeout;
  }
  pThis->Mefs1.DWord = MeHeciPciReadMefs1();
  return Status;
} // HeciInit()


/**
 * Set HECI interrupt enable bit in HECI CSR.
 *
 * This function sets HECI interrupt enable bit. It may enable or disable HECI
 * interrupt.
 *
 * NOTE: It is dedicated for SMM. DXE and PEI drivers must not use interrupt.
 *
 * @param[in,out] pThis      Pointer to HECI device structure
 * @param[in]     IntEnabled TRUE enables HECI interrupt, FALSE disables
 */
EFI_STATUS EFIAPI
HeciIntEnable(
  IN OUT ME_HECI_DEVICE   *pThis,
     OUT BOOLEAN           IntEnabled)
{
  HECI_HOST_CSR   HCsr;
  HECI_MBAR_REGS *pMbarRegs;

  if (pThis == NULL)
  {
    ASSERT_EFI_ERROR(EFI_INVALID_PARAMETER);
    return EFI_INVALID_PARAMETER;
  }
  //
  // Check for HECI availability on PCI
  //
  pMbarRegs = (HECI_MBAR_REGS*)HeciMbarRead(pThis);
  if (pMbarRegs == NULL)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Interrupt state read failed (device disabled)\n", HeciFn2No(pThis->Fun)));
    ASSERT_EFI_ERROR(EFI_DEVICE_ERROR);
    return EFI_DEVICE_ERROR;
  }
  HCsr.DWord = pMbarRegs->H_CSR;
  HCsr.Bits.H_IE = (UINT32)IntEnabled;
  HCsr.Bits.H_IS = 0; // do not clear status
  pMbarRegs->H_CSR = HCsr.DWord;

  pThis->Mefs1.DWord = MeHeciPciReadMefs1();
  return EFI_SUCCESS;
} // HeciIntEnable()


/**
 * Get HECI interrupt state.
 *
 * This function reads HECI interrupt state. Whether it is enabled and whether
 * it is currently signalled.
 *
 * @param[in,out] pThis       Pointer to HECI device structure
 * @param[out]    pIntEnabled Is HECI interrupt enabled
 * @param[out]    pIntStatus  Is HECI interrupt signalled
 */
EFI_STATUS EFIAPI
HeciIntState(
  IN OUT ME_HECI_DEVICE   *pThis,
     OUT BOOLEAN          *pIntEnabled,
     OUT BOOLEAN          *pIntStatus)
{
  HECI_HOST_CSR   HCsr;
  HECI_MBAR_REGS *pMbarRegs;

  if (pThis == NULL)
  {
    ASSERT(FALSE);
    return EFI_INVALID_PARAMETER;
  }
  //
  // Check for HECI availability on PCI
  //
  pMbarRegs = (HECI_MBAR_REGS*)HeciMbarRead(pThis);
  if (pMbarRegs == NULL)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Interrupt state read failed (device disabled)\n", HeciFn2No(pThis->Fun)));
    ASSERT_EFI_ERROR(EFI_DEVICE_ERROR);
    return EFI_DEVICE_ERROR;
  }
  HCsr.DWord = pMbarRegs->H_CSR;
  if (pIntEnabled != NULL)
  {
    *pIntEnabled = (BOOLEAN)HCsr.Bits.H_IE;
  }
  if (pIntStatus != NULL)
  {
    *pIntStatus = (BOOLEAN)HCsr.Bits.H_IS;
  }
  pThis->Mefs1.DWord = MeHeciPciReadMefs1();
  return EFI_SUCCESS;
} // HeciIntState()


/**
 * Reset HECI interface.
 *
 * This function resets HECI queue. If timeout is greater than zero it also
 * waits until ME is ready to receive messages.
 *
 * @param[in,out] pThis      Pointer to HECI device structure
 * @param[in,out] pTimeout   On input timeout in ms, on exit time left
 */
EFI_STATUS EFIAPI
HeciQueReset(
  IN OUT ME_HECI_DEVICE   *pThis,
  IN OUT UINT32           *pTimeout)
{
  EFI_STATUS      Status;
  UINT32          Timeout = 0;
  HECI_HOST_CSR   HCsr;
  HECI_ME_CSR     MeCsr;
  HECI_MBAR_REGS *pMbarRegs;

  if (pThis == NULL)
  {
    ASSERT_EFI_ERROR(EFI_INVALID_PARAMETER);
    return EFI_INVALID_PARAMETER;
  }
  //
  // Check for HECI availability on PCI
  //
  pMbarRegs = (HECI_MBAR_REGS*)HeciMbarRead(pThis);
  if (pMbarRegs == NULL)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Reset failed (device disabled)\n", HeciFn2No(pThis->Fun)));
    ASSERT_EFI_ERROR(EFI_DEVICE_ERROR);
    return EFI_DEVICE_ERROR;
  }
  if (pTimeout != NULL)
  {
    Timeout = *pTimeout;
  }
  DEBUG((DEBUG_WARN, "[HECI-%d] WARNING: Resetting HECI interface (CSR %08X/%08X)\n",
         HeciFn2No(pThis->Fun), pMbarRegs->H_CSR, pMbarRegs->ME_CSR));

  HCsr.DWord = pMbarRegs->H_CSR;
  if (!HCsr.Bits.H_RST)
  {
    HCsr.Bits.H_RST = 1;
    HCsr.Bits.H_IG = 1;
    pMbarRegs->H_CSR = HCsr.DWord;
  }
  //
  // Wait for H_RDY cleared to make sure that the reset started.
  //
  while (1)
  {
    HCsr.DWord = pMbarRegs->H_CSR;
    if (!HCsr.Bits.H_RDY)
    {
      break;
    }
    if (Timeout == 0)
    {
      DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Reset failed (timeout)(CSR %08X/%08X)\n",
             HeciFn2No(pThis->Fun), pMbarRegs->H_CSR, pMbarRegs->ME_CSR));
      Status = EFI_TIMEOUT;
      goto GetOut;
    }
    MicroSecondDelay(HECI_TIMEOUT_UNIT);
    Timeout--;
  }
  //
  // Wait for ME to perform reset and signal it is ready.
  //
  while (1)
  {
    MeCsr.DWord = pMbarRegs->ME_CSR;
    if (MeCsr.Bits.ME_RDY)
    {
      break;
    }
    if (Timeout == 0)
    {
      DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Reset failed (timeout)(CSR %08X/%08X)\n",
             HeciFn2No(pThis->Fun), pMbarRegs->H_CSR, pMbarRegs->ME_CSR));
      Status = EFI_TIMEOUT;
      goto GetOut;
    }
    MicroSecondDelay(HECI_TIMEOUT_UNIT);
    Timeout--;
  }
  //
  // ME side is ready, signal Host side is ready too.
  //
  HCsr.DWord = pMbarRegs->H_CSR;
  HCsr.Bits.H_RST = 0;
  HCsr.Bits.H_RDY = 1;
  HCsr.Bits.H_IG = 1;
  pMbarRegs->H_CSR = HCsr.DWord;
  //
  // Update MTU, ME could change it during reset.
  //
  pThis->HMtu = HCsr.Bits.H_CBD * sizeof(UINT32) - sizeof(HECI_MSG_HEADER);
  pThis->MeMtu = MeCsr.Bits.ME_CBD * sizeof(UINT32) - sizeof(HECI_MSG_HEADER);
  Status = EFI_SUCCESS;

 GetOut:
  if (pTimeout != NULL)
  {
    *pTimeout = Timeout;
  }
  pThis->Mefs1.DWord = MeHeciPciReadMefs1();
  return Status;
} // HeciQueReset()


/**
 * Get HECI queue state.
 *
 * This function reads HECI queue state. Whether it is ready for communication
 * and whether there are any messages in the queue.
 *
 * @param[in,out] pThis     Pointer to HECI device structure
 * @param[out]    pIsReady  Is HECI ready for communication
 * @param[out]    pSendQue  Number of DWords in send queue
 * @param[out]    pRecvQue  Number of DWords in receive queue
 */
EFI_STATUS EFIAPI
HeciQueState(
  IN OUT ME_HECI_DEVICE   *pThis,
     OUT BOOLEAN          *pIsReady,
     OUT UINT32           *pSendQue,
     OUT UINT32           *pRecvQue)
{
  HECI_HOST_CSR   HCsr;
  HECI_ME_CSR     MeCsr;
  HECI_MBAR_REGS *pMbarRegs;

  if (pThis == NULL)
  {
    ASSERT_EFI_ERROR(EFI_INVALID_PARAMETER);
    return EFI_INVALID_PARAMETER;
  }
  //
  // Check for HECI availability on PCI
  //
  pMbarRegs = (HECI_MBAR_REGS*)HeciMbarRead(pThis);
  if (pMbarRegs == NULL)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Queue state read failed (device disabled)\n", HeciFn2No(pThis->Fun)));
    ASSERT_EFI_ERROR(EFI_DEVICE_ERROR);
    return EFI_DEVICE_ERROR;
  }
  HCsr.DWord = pMbarRegs->H_CSR;
  MeCsr.DWord = pMbarRegs->ME_CSR;
  if (pIsReady != NULL)
  {
    *pIsReady = (BOOLEAN)(HCsr.Bits.H_RDY && MeCsr.Bits.ME_RDY);
  }
  if (pSendQue != NULL)
  {
    *pSendQue = (UINT8)((INT8)HCsr.Bits.H_CBWP - (INT8)HCsr.Bits.H_CBRP);
  }
  if (pRecvQue != NULL)
  {
    *pRecvQue = (UINT8)((INT8)MeCsr.Bits.ME_CBWP - (INT8)MeCsr.Bits.ME_CBRP);
  }
  pThis->Mefs1.DWord = MeHeciPciReadMefs1();
  return EFI_SUCCESS;
} // HeciQueState()


/**
 * Write one message to HECI queue.
 *
 * This function puts one message to HECI queue. If timeout is greater than
 * zero the function may wait for space in the queue. This function handles
 * only messages shorter than HECI queue length. Fragmentation of large
 * messages must be done by upper layer protocol.
 *
 * @param[in,out] pThis      Pointer to HECI device structure
 * @param[in,out] pTimeout   On input timeout in ms, on exit time left
 * @param[in]     pMessage   The header of the message to send
 */
EFI_STATUS EFIAPI
HeciMsgSend(
  IN OUT ME_HECI_DEVICE     *pThis,
  IN OUT UINT32             *pTimeout,
  IN     HECI_MSG_HEADER    *pMessage)
{
  EFI_STATUS      Status;
  UINT32          Timeout = 0;
  UINT8           EmptySlots;
  UINT8           i, MsgDWordLen;
  HECI_HOST_CSR   HCsr;
  HECI_ME_CSR     MeCsr;
  HECI_MBAR_REGS *pMbarRegs;

  if (pThis == NULL || pMessage == NULL)
  {
    ASSERT_EFI_ERROR(EFI_INVALID_PARAMETER);
    return EFI_INVALID_PARAMETER;
  }
  HeciTrace(pThis, "Send msg: ", pMessage, sizeof(HECI_MSG_HEADER) + pMessage->Bits.Length);
  //
  // Check for HECI availability on PCI
  //
  pMbarRegs = (HECI_MBAR_REGS*)HeciMbarRead(pThis);
  if (pMbarRegs == NULL)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Send failed (device disabled)\n", HeciFn2No(pThis->Fun)));
    return EFI_DEVICE_ERROR;
  }
  if (pTimeout != NULL)
  {
    Timeout = *pTimeout;
  }
  //
  // Compute message length in double words (write window register size)
  //
  MsgDWordLen = (UINT8)((pMessage->Bits.Length + sizeof(UINT32) - 1) / sizeof(UINT32));
  MsgDWordLen++; // One more double word for message header
  while (1)
  {
    HCsr.DWord = pMbarRegs->H_CSR;
    MeCsr.DWord = pMbarRegs->ME_CSR;
    EmptySlots = (UINT8)HCsr.Bits.H_CBD -
                 (UINT8)((INT8)HCsr.Bits.H_CBWP - (INT8)HCsr.Bits.H_CBRP);
    //
    // If ME or Host side is not ready for communication,
    // or buffer overflow occured reset the interface.
    //
    if (!MeCsr.Bits.ME_RDY || !HCsr.Bits.H_RDY || EmptySlots > HCsr.Bits.H_CBD)
    {
      Status = HeciQueReset(pThis, &Timeout);
      if (EFI_ERROR(Status))
      {
        goto GetOut;
      }
      continue;
    }
    //
    // If message is bigger than queue length refuse it.
    //
    if (MsgDWordLen > HCsr.Bits.H_CBD)
    {
      DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Send failed (msg %d B, queue %d B only)\n",
            HeciFn2No(pThis->Fun), pMessage->Bits.Length, HCsr.Bits.H_CBD * sizeof(UINT32)));
      Status = EFI_BAD_BUFFER_SIZE;
      goto GetOut;
    }
    //
    // If we got space in the queue for the whole message write it.
    //
    if (MsgDWordLen <= EmptySlots)
    {
      for (i = 0; i < MsgDWordLen; i++)
      {
        pMbarRegs->CB_WW = ((UINT32*)pMessage)[i];
      }
      //
      // Check if ME is still ready after writing message.
      // If not reset HECI and retry the message.
      //
      MeCsr.DWord = pMbarRegs->ME_CSR;
      if (!MeCsr.Bits.ME_RDY)
      {
        DEBUG((DEBUG_WARN, "[HECI-%d] WARNING: Queue has been reset while sending\n", HeciFn2No(pThis->Fun)));
        continue;
      }
      //
      // If ME is still ready set interrupt generate bit and we are done.
      //
      HCsr.DWord = pMbarRegs->H_CSR;
      HCsr.Bits.H_IS = 0; // don't clear interrupt status if set
      HCsr.Bits.H_IG = 1;
      pMbarRegs->H_CSR = HCsr.DWord;
      Status = EFI_SUCCESS;
      goto GetOut;
    }
    //
    // Will wait until there is sufficient room in the circular buffer,
    // or timeout occures.
    //
    if (Timeout == 0)
    {
      DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Send failed (timeout)\n", HeciFn2No(pThis->Fun)));
      Status = EFI_TIMEOUT;
      goto GetOut;
    }
    MicroSecondDelay(HECI_TIMEOUT_UNIT);
    Timeout--;
  }
 GetOut:
  if (pTimeout != NULL)
  {
    *pTimeout = Timeout;
  }
  pThis->Mefs1.DWord = MeHeciPciReadMefs1();
  return Status;
} // HeciMsgSend()


/**
 * Read one message from HECI queue.
 *
 * This function reads one message from HECI queue. If timeout is greater than
 * zero the function may wait for the message. Size of message buffer is given
 * in bytes in (*pBufLen) on input. On exit (*pBufLen) provides the number of
 * bytes written to the message buffer. If buffer is too INT16 the message
 * is truncated.
 *
 * @param[in,out] pThis      Pointer to HECI device structure
 * @param[in,out] pTimeout   On input timeout in ms, on exit time left
 * @param[out]    pMsgBuf    Buffer for the received message
 * @param[in,out] pBufLen    On input buffer size, on exit message, in bytes
 */
EFI_STATUS EFIAPI
HeciMsgRecv(
  IN OUT ME_HECI_DEVICE     *pThis,
  IN OUT UINT32             *pTimeout,
     OUT HECI_MSG_HEADER    *pMsgBuf,
  IN     UINT32             *pBufLen)
{
  EFI_STATUS      Status = EFI_SUCCESS;
  UINT32          Timeout = 0;
  UINT32          DWord, DWordReads, BufLen;
  UINT8           FilledSlots, MsgDWordLen = 0;
  HECI_HOST_CSR   HCsr;
  HECI_ME_CSR     MeCsr;
  HECI_MBAR_REGS  *pMbarRegs;

  if (pThis == NULL || pMsgBuf == NULL ||
      pBufLen == NULL || *pBufLen < sizeof(HECI_MSG_HEADER))
  {
    ASSERT_EFI_ERROR(EFI_INVALID_PARAMETER);
    return EFI_INVALID_PARAMETER;
  }
  //
  // Check for HECI availability on PCI
  //
  pMbarRegs = (HECI_MBAR_REGS*)HeciMbarRead(pThis);
  if (pMbarRegs == NULL)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Receive failed (device disabled)\n", HeciFn2No(pThis->Fun)));
    ASSERT_EFI_ERROR(EFI_DEVICE_ERROR);
    return EFI_DEVICE_ERROR;
  }
  if (pTimeout != NULL)
  {
    Timeout = *pTimeout;
  }
  //
  // BufLen is buffer size in bytes - value provided in *pBufLen on input
  // In the loop *pBufLen has number of bytes written to pMsgBuf.
  // DWordReads has number of double words read from HECI queue.
  //
  BufLen = *pBufLen;
  *pBufLen = DWordReads = 0;
  while (1)
  {
    HCsr.DWord = pMbarRegs->H_CSR;
    MeCsr.DWord = pMbarRegs->ME_CSR;

    FilledSlots = (UINT8)((INT8)MeCsr.Bits.ME_CBWP - (INT8)MeCsr.Bits.ME_CBRP);
    //
    // If ME or Host side is not ready for communication, or buffer overflow occured
    // reset the HECI queue.
    //
    if (!MeCsr.Bits.ME_RDY || !HCsr.Bits.H_RDY || FilledSlots > MeCsr.Bits.ME_CBD)
    {
      Status = HeciQueReset(pThis, &Timeout);
      if (EFI_ERROR(Status))
      {
        goto GetOut;
      }
      continue;
    }
    //
    // Read HECI queue until we got full message or queue is empty.
    //
    while (FilledSlots-- > 0)
    {
      //
      // Read one double word from HECI queue. If we are within message buffer
      // store it in the buffer, otherwise drop it. But must read all
      // the message from HECI queue.
      //
      DWord = pMbarRegs->CB_RW;
      if (*pBufLen <= BufLen)
      {
        //
        // Must handle the case when buffer size is not multiply of double word
        //
        if (DWordReads < BufLen / sizeof(UINT32))
        {
          ((UINT32*)pMsgBuf)[DWordReads] = DWord;
          *pBufLen += sizeof(UINT32);
        }
        else
        {
          switch (BufLen % sizeof(UINT32))
          {
            case 3: ((UINT8*)pMsgBuf)[*pBufLen + 2] = (UINT8)(DWord >> 16);
            case 2: ((UINT8*)pMsgBuf)[*pBufLen + 1] = (UINT8)(DWord >> 8);
            case 1: ((UINT8*)pMsgBuf)[*pBufLen + 0] = (UINT8)DWord;
            default:
              break;
          } // switch ()
          *pBufLen += BufLen % sizeof(UINT32);
        }
      }
      else
      {
        DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Message 0x%08X exceeds buffer size (%dB)\n",
               HeciFn2No(pThis->Fun), pMsgBuf[0].DWord, BufLen));
      }
      DWordReads++;
      //
      // If it is first double word it is message header and we can compute the message length.
      //
      if (MsgDWordLen == 0)
      {
        MsgDWordLen = (UINT8)((pMsgBuf[0].Bits.Length + sizeof(UINT32) - 1) / sizeof(UINT32));
        MsgDWordLen++; // One more double word for message header
        //
        // Sanity check. If message length exceeds queue length this is
        // not valid header. We are out of synch, let's reset the queue.
        //
        if (MsgDWordLen > MeCsr.Bits.ME_CBD)
        {
          DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: 0x%08X does not seem to be msg header, reseting...\n",
                 HeciFn2No(pThis->Fun), pMsgBuf[0].DWord));
          Status = HeciQueReset(pThis, &Timeout);
          if (EFI_ERROR(Status))
          {
            goto GetOut;
          }
          *pBufLen = DWordReads = MsgDWordLen = 0;
          break; // while (FilledSlots)
        }
      }
      //
      // If message is complete set interrupt to ME to let it know that next
      // message can be sent and exit.
      //
      if (DWordReads >= MsgDWordLen)
      {
        //
        // Check queue status before accepting the received message. If reset
        // occured while reading the message it may be corrupted. Reset queue
        // and return error in such case.
        //
        MeCsr.DWord = pMbarRegs->ME_CSR;
        HCsr.DWord = pMbarRegs->H_CSR;
        if (!MeCsr.Bits.ME_RDY)
        {
          HeciQueReset(pThis, &Timeout);
          Status = EFI_ABORTED;
        }
        else
        {
          HeciTrace(pThis, " Got msg: ", pMsgBuf, *pBufLen);
          HCsr.Bits.H_IG = 1;
          pMbarRegs->H_CSR = HCsr.DWord;
        }
        goto GetOut;
      }
    } // while (FilledSlots)
    if (Timeout == 0)
    {
      DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Receive failed (timeout)\n", HeciFn2No(pThis->Fun)));
      Status = EFI_TIMEOUT;
      goto GetOut;
    }
    MicroSecondDelay(HECI_TIMEOUT_UNIT);
    Timeout--;
  }
 GetOut:
  if (pTimeout != NULL)
  {
    *pTimeout = Timeout;
  }
  pThis->Mefs1.DWord = MeHeciPciReadMefs1();
  return Status;
} // HeciMsgRecv()


/*****************************************************************************
 * Local funcions.
 *****************************************************************************/
/*
 * Read HECI MBAR, enable it if needed. MBAR can be disabled by PCI Enumerator.
 *
 * param[in,out] pThis           Pointer to HECI device structure
 * param[in]     CleanBarDscBits Clean or not HECI BAR address type bits
 *
 * return 64-bit MBAR is returned, or NULL if MBAR is not configured or not enabled.
 */
UINT64
HeciMbarReadFull (
  IN OUT ME_HECI_DEVICE *pThis,
  IN BOOLEAN            CleanBarTypeBits)
{
  UINT16 Cmd;
  union
  {
    UINT64   QWord;
    struct
    {
      UINT32 DWordL;
      UINT32 DWordH;
    } Bits;
  } Mbar;

  //
  // Read MBAR. Handle 64-bit case if bit 4 is set.
  // If MBAR register is not set use the value provided in pThis->Mbar.
  // Otherwise update pThis->Mbar to the value currently set in MBAR.
  // The later switches HECI driver to value assigned by PCI Enumerator.
  //
  Mbar.QWord = 0;
  Mbar.Bits.DWordL = PciSegmentRead32(pThis->PciCfg + HECI_R_MBAR);
  if (Mbar.Bits.DWordL == 0xFFFFFFFF)
  {
    DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: Device disabled\n", HeciFn2No(pThis->Fun)));
    Mbar.Bits.DWordL = 0;
    goto GetOut;
  }
  if (Mbar.Bits.DWordL & 0x4) // if 64-bit address add the upper half
  {
    Mbar.Bits.DWordH = PciSegmentRead32(pThis->PciCfg + HECI_R_MBAR + 4);
  }
  if (CleanBarTypeBits) {
    Mbar.Bits.DWordL &= 0xFFFFFFF0; // clear address type bits
  }
  if ((Mbar.QWord & 0xFFFFFFFFFFFFFFF0) == 0) {
    if (pThis->Mbar == 0)
    {
      DEBUG((DEBUG_ERROR, "[HECI-%d] ERROR: MBAR not programmed\n", HeciFn2No(pThis->Fun)));
      goto GetOut;
    }
    else
    {
      Mbar.QWord = pThis->Mbar;
      DEBUG((DEBUG_WARN, "[HECI-%d] WARNING: MBAR not programmed, using default 0x%08X%08X\n",
             HeciFn2No(pThis->Fun), Mbar.Bits.DWordH, Mbar.Bits.DWordL));
      //
      // Programm the MBAR, set the 64-bit support bit regardless of the size
      // of the address currently used.
      //
      PciSegmentWrite32(pThis->PciCfg + HECI_R_MBAR + 4, Mbar.Bits.DWordH);
      PciSegmentWrite32(pThis->PciCfg + HECI_R_MBAR, Mbar.Bits.DWordL | 4);
    }
  }
  else
  {
    pThis->Mbar = Mbar.QWord;
  }
  //
  // Enable the MBAR if not enabled
  //
  Cmd = PciSegmentRead16(pThis->PciCfg + HECI_R_CMD);
  if (!(Cmd & HECI_CMD_MSE))
  {
    PciSegmentWrite16(pThis->PciCfg + HECI_R_CMD, Cmd | HECI_CMD_BME | HECI_CMD_MSE);
  }

 GetOut:
  return Mbar.QWord;
} // HeciMbarReadFull ()

/*
 * Read HECI MBAR, enable it if needed. MBAR can be disabled by PCI Enumerator.
 *
 * param[in,out] pThis       Pointer to HECI device structure
 *
 * return 64-bit MBAR is returned, or NULL if MBAR is not configured or not enabled.
 */
UINT64
HeciMbarRead (
  IN OUT ME_HECI_DEVICE *pThis)
{
  return HeciMbarReadFull (pThis, TRUE);
} // HeciMbarRead ()

/**
 * Function sets HECI MBAR to input value.
 *
 * @param[in]     HeciMBarIn HECI MBAR to set
 * @param[in]     pThis      Pointer to protocol data
 *
 * @retval        NONE
 **/
VOID
SetHeciMbar (
  IN UINT64         HeciMBarIn,
  IN ME_HECI_DEVICE *pThis
  )
{
  union {
    UINT64   QWord;
    struct {
      UINT32 DWordL;
      UINT32 DWordH;
    } Bits;
  } Mbar;

  if (MmioRead32 (pThis->PciCfg + HECI_R_MBAR) == 0xFFFFFFFF) {
    DEBUG ((DEBUG_WARN, "[HECI-%d] Warning: SetHeciMbar (): Can't set (HECI-3 device disabled)\n",
      HeciFn2No (pThis->Fun)));
    return;
  }
  Mbar.QWord = HeciMBarIn;

  // Store HECI MBAR
  DEBUG((DEBUG_INFO, "[HECI-%d] SetHeciMbar (): 0x%08X%08X\n",
    HeciFn2No (pThis->Fun),
    Mbar.Bits.DWordH, Mbar.Bits.DWordL));
  MmioWrite32 (pThis->PciCfg + HECI_R_MBAR + 4, Mbar.Bits.DWordH);
  MmioWrite32 (pThis->PciCfg + HECI_R_MBAR, Mbar.Bits.DWordL);
} // SetHeciMbar

/**
 * Function prepares HECI MBAR to use in SMM
 * 1. Before ReadyToLock event stores current MBAR in local variable
 * 2. Reads current MBAR to return to caller.
 *    Caller is responsible to restore original MBAR value before SMM exit
 * 3. Set HECI MBAR to safe value known before ReadyToLock event
 *
 * @param[in]     pThis      Pointer to protocol data
 *
 * @retval        HeciMBar   Original HECI MBAR, before preparation for SMM
 *
 **/
UINT64
PrepareHeciMbar (
  IN ME_HECI_DEVICE *pThis
  )
{
  UINT64 CurrentHeciMBar;

  if (GotSmmReadyToLockEvent == FALSE) {
    HeciMBar = HeciMbarRead (pThis);
  }
  CurrentHeciMBar = HeciMbarRead (pThis);
  SetHeciMbar (HeciMBar, pThis);

  return CurrentHeciMBar;
} // PrepareHeciMbar ()

/*
 *  Print HECI message to the terminal.
 *
 *  Normally just trace the header, if needed dump whole message to terminal.
 *
 * param[in] pPrefix Text prefix, whether it is receive or send
 * param[in] pMsg    Pointer to the message body
 * param[in] MsgLen  The length of message body
 */
VOID HeciTrace(
  IN     ME_HECI_DEVICE     *pThis,
  IN     CHAR8              *pPrefix,
  IN     HECI_MSG_HEADER    *pMsg,
  IN     INT32               MsgLen)
{
  if (MsgLen > 2 * sizeof(UINT32))
  {
    DEBUG((DEBUG_INFO, "[HECI-%d] %a%08X %08X ...\n", HeciFn2No(pThis->Fun), pPrefix, pMsg[0].DWord, pMsg[1].DWord));
  }
  else if (MsgLen > sizeof(UINT32))
  {
    DEBUG((DEBUG_INFO, "[HECI-%d] %a%08X %08X\n", HeciFn2No(pThis->Fun), pPrefix, pMsg[0].DWord, pMsg[1].DWord));
  }
  else
  {
    DEBUG((DEBUG_INFO, "[HECI-%d] %a%08X\n", HeciFn2No(pThis->Fun), pPrefix, pMsg[0].DWord));
  }
#if HECI_DUMP_ENABLE
  if (MsgLen > 4)
  {
    UINT32  LineBreak = 0;
    UINT32  Index = 0;
    UINT8   *pMsgBody = (UINT8*)&pMsg[1];

    MsgLen -= 4;
    while (MsgLen-- > 0)
    {
      if (LineBreak == 0)
      {
        DEBUG((DEBUG_ERROR, "%02X: ", (Index & 0xF0)));
      }
      DEBUG ((DEBUG_ERROR, "%02X ", pMsgBody[Index++]));
      LineBreak++;
      if (LineBreak == 16)
      {
        DEBUG((DEBUG_ERROR, "\n"));
        LineBreak = 0;
      }
      if (LineBreak == 8)
      {
        DEBUG((DEBUG_ERROR, "- "));
      }
    }
    DEBUG((DEBUG_ERROR, "\n"));
  }
#endif
} // HeciTrace()


