{
  "module_name": "sdm670.c",
  "hash_id": "c677e8f58ae496f41de82cc5c2c57aedbc66622452944550fa8913dc5a39d43e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sdm670.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect.h>\n#include <linux/interconnect-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/interconnect/qcom,sdm670-rpmh.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-rpmh.h\"\n#include \"sdm670.h\"\n\nstatic struct qcom_icc_node qhm_a1noc_cfg = {\n\t.name = \"qhm_a1noc_cfg\",\n\t.id = SDM670_MASTER_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_SERVICE_A1NOC },\n};\n\nstatic struct qcom_icc_node qhm_qup1 = {\n\t.name = \"qhm_qup1\",\n\t.id = SDM670_MASTER_BLSP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_tsif = {\n\t.name = \"qhm_tsif\",\n\t.id = SDM670_MASTER_TSIF,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_emmc = {\n\t.name = \"xm_emmc\",\n\t.id = SDM670_MASTER_EMMC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_sdc2 = {\n\t.name = \"xm_sdc2\",\n\t.id = SDM670_MASTER_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_sdc4 = {\n\t.name = \"xm_sdc4\",\n\t.id = SDM670_MASTER_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_ufs_mem = {\n\t.name = \"xm_ufs_mem\",\n\t.id = SDM670_MASTER_UFS_MEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_a2noc_cfg = {\n\t.name = \"qhm_a2noc_cfg\",\n\t.id = SDM670_MASTER_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_SERVICE_A2NOC },\n};\n\nstatic struct qcom_icc_node qhm_qdss_bam = {\n\t.name = \"qhm_qdss_bam\",\n\t.id = SDM670_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup2 = {\n\t.name = \"qhm_qup2\",\n\t.id = SDM670_MASTER_BLSP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_cnoc = {\n\t.name = \"qnm_cnoc\",\n\t.id = SDM670_MASTER_CNOC_A2NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_crypto = {\n\t.name = \"qxm_crypto\",\n\t.id = SDM670_MASTER_CRYPTO_CORE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_ipa = {\n\t.name = \"qxm_ipa\",\n\t.id = SDM670_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr = {\n\t.name = \"xm_qdss_etr\",\n\t.id = SDM670_MASTER_QDSS_ETR,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb3_0 = {\n\t.name = \"xm_usb3_0\",\n\t.id = SDM670_MASTER_USB3,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_hf0_uncomp = {\n\t.name = \"qxm_camnoc_hf0_uncomp\",\n\t.id = SDM670_MASTER_CAMNOC_HF0_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_CAMNOC_UNCOMP },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_hf1_uncomp = {\n\t.name = \"qxm_camnoc_hf1_uncomp\",\n\t.id = SDM670_MASTER_CAMNOC_HF1_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_CAMNOC_UNCOMP },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_sf_uncomp = {\n\t.name = \"qxm_camnoc_sf_uncomp\",\n\t.id = SDM670_MASTER_CAMNOC_SF_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_CAMNOC_UNCOMP },\n};\n\nstatic struct qcom_icc_node qhm_spdm = {\n\t.name = \"qhm_spdm\",\n\t.id = SDM670_MASTER_SPDM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_CNOC_A2NOC },\n};\n\nstatic struct qcom_icc_node qnm_snoc = {\n\t.name = \"qnm_snoc\",\n\t.id = SDM670_MASTER_SNOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 38,\n\t.links = { SDM670_SLAVE_TLMM_SOUTH,\n\t\t   SDM670_SLAVE_CAMERA_CFG,\n\t\t   SDM670_SLAVE_SDCC_4,\n\t\t   SDM670_SLAVE_SDCC_2,\n\t\t   SDM670_SLAVE_CNOC_MNOC_CFG,\n\t\t   SDM670_SLAVE_UFS_MEM_CFG,\n\t\t   SDM670_SLAVE_GLM,\n\t\t   SDM670_SLAVE_PDM,\n\t\t   SDM670_SLAVE_A2NOC_CFG,\n\t\t   SDM670_SLAVE_QDSS_CFG,\n\t\t   SDM670_SLAVE_DISPLAY_CFG,\n\t\t   SDM670_SLAVE_TCSR,\n\t\t   SDM670_SLAVE_DCC_CFG,\n\t\t   SDM670_SLAVE_CNOC_DDRSS,\n\t\t   SDM670_SLAVE_SNOC_CFG,\n\t\t   SDM670_SLAVE_SOUTH_PHY_CFG,\n\t\t   SDM670_SLAVE_GRAPHICS_3D_CFG,\n\t\t   SDM670_SLAVE_VENUS_CFG,\n\t\t   SDM670_SLAVE_TSIF,\n\t\t   SDM670_SLAVE_CDSP_CFG,\n\t\t   SDM670_SLAVE_AOP,\n\t\t   SDM670_SLAVE_BLSP_2,\n\t\t   SDM670_SLAVE_SERVICE_CNOC,\n\t\t   SDM670_SLAVE_USB3,\n\t\t   SDM670_SLAVE_IPA_CFG,\n\t\t   SDM670_SLAVE_RBCPR_CX_CFG,\n\t\t   SDM670_SLAVE_A1NOC_CFG,\n\t\t   SDM670_SLAVE_AOSS,\n\t\t   SDM670_SLAVE_PRNG,\n\t\t   SDM670_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SDM670_SLAVE_EMMC_CFG,\n\t\t   SDM670_SLAVE_BLSP_1,\n\t\t   SDM670_SLAVE_SPDM_WRAPPER,\n\t\t   SDM670_SLAVE_CRYPTO_0_CFG,\n\t\t   SDM670_SLAVE_PIMEM_CFG,\n\t\t   SDM670_SLAVE_TLMM_NORTH,\n\t\t   SDM670_SLAVE_CLK_CTL,\n\t\t   SDM670_SLAVE_IMEM_CFG\n\t},\n};\n\nstatic struct qcom_icc_node qhm_cnoc = {\n\t.name = \"qhm_cnoc\",\n\t.id = SDM670_MASTER_CNOC_DC_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 2,\n\t.links = { SDM670_SLAVE_MEM_NOC_CFG,\n\t\t   SDM670_SLAVE_LLCC_CFG\n\t},\n};\n\nstatic struct qcom_icc_node acm_l3 = {\n\t.name = \"acm_l3\",\n\t.id = SDM670_MASTER_AMPSS_M0,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 3,\n\t.links = { SDM670_SLAVE_SERVICE_GNOC,\n\t\t   SDM670_SLAVE_GNOC_SNOC,\n\t\t   SDM670_SLAVE_GNOC_MEM_NOC\n\t},\n};\n\nstatic struct qcom_icc_node pm_gnoc_cfg = {\n\t.name = \"pm_gnoc_cfg\",\n\t.id = SDM670_MASTER_GNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_SERVICE_GNOC },\n};\n\nstatic struct qcom_icc_node llcc_mc = {\n\t.name = \"llcc_mc\",\n\t.id = SDM670_MASTER_LLCC,\n\t.channels = 2,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_EBI_CH0 },\n};\n\nstatic struct qcom_icc_node acm_tcu = {\n\t.name = \"acm_tcu\",\n\t.id = SDM670_MASTER_TCU_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 3,\n\t.links = { SDM670_SLAVE_MEM_NOC_GNOC,\n\t\t   SDM670_SLAVE_LLCC,\n\t\t   SDM670_SLAVE_MEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qhm_memnoc_cfg = {\n\t.name = \"qhm_memnoc_cfg\",\n\t.id = SDM670_MASTER_MEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 2,\n\t.links = { SDM670_SLAVE_SERVICE_MEM_NOC,\n\t\t   SDM670_SLAVE_MSS_PROC_MS_MPU_CFG\n\t},\n};\n\nstatic struct qcom_icc_node qnm_apps = {\n\t.name = \"qnm_apps\",\n\t.id = SDM670_MASTER_GNOC_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf = {\n\t.name = \"qnm_mnoc_hf\",\n\t.id = SDM670_MASTER_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf = {\n\t.name = \"qnm_mnoc_sf\",\n\t.id = SDM670_MASTER_MNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SDM670_SLAVE_MEM_NOC_GNOC,\n\t\t   SDM670_SLAVE_LLCC,\n\t\t   SDM670_SLAVE_MEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_snoc_gc = {\n\t.name = \"qnm_snoc_gc\",\n\t.id = SDM670_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_snoc_sf = {\n\t.name = \"qnm_snoc_sf\",\n\t.id = SDM670_MASTER_SNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 2,\n\t.links = { SDM670_SLAVE_MEM_NOC_GNOC,\n\t\t   SDM670_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qxm_gpu = {\n\t.name = \"qxm_gpu\",\n\t.id = SDM670_MASTER_GRAPHICS_3D,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SDM670_SLAVE_MEM_NOC_GNOC,\n\t\t   SDM670_SLAVE_LLCC,\n\t\t   SDM670_SLAVE_MEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qhm_mnoc_cfg = {\n\t.name = \"qhm_mnoc_cfg\",\n\t.id = SDM670_MASTER_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_SERVICE_MNOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_hf0 = {\n\t.name = \"qxm_camnoc_hf0\",\n\t.id = SDM670_MASTER_CAMNOC_HF0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_hf1 = {\n\t.name = \"qxm_camnoc_hf1\",\n\t.id = SDM670_MASTER_CAMNOC_HF1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_sf = {\n\t.name = \"qxm_camnoc_sf\",\n\t.id = SDM670_MASTER_CAMNOC_SF,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_mdp0 = {\n\t.name = \"qxm_mdp0\",\n\t.id = SDM670_MASTER_MDP_PORT0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_mdp1 = {\n\t.name = \"qxm_mdp1\",\n\t.id = SDM670_MASTER_MDP_PORT1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_rot = {\n\t.name = \"qxm_rot\",\n\t.id = SDM670_MASTER_ROTATOR,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_venus0 = {\n\t.name = \"qxm_venus0\",\n\t.id = SDM670_MASTER_VIDEO_P0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_venus1 = {\n\t.name = \"qxm_venus1\",\n\t.id = SDM670_MASTER_VIDEO_P1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_venus_arm9 = {\n\t.name = \"qxm_venus_arm9\",\n\t.id = SDM670_MASTER_VIDEO_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qhm_snoc_cfg = {\n\t.name = \"qhm_snoc_cfg\",\n\t.id = SDM670_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_SLAVE_SERVICE_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_aggre1_noc = {\n\t.name = \"qnm_aggre1_noc\",\n\t.id = SDM670_MASTER_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 6,\n\t.links = { SDM670_SLAVE_PIMEM,\n\t\t   SDM670_SLAVE_SNOC_MEM_NOC_SF,\n\t\t   SDM670_SLAVE_OCIMEM,\n\t\t   SDM670_SLAVE_APPSS,\n\t\t   SDM670_SLAVE_SNOC_CNOC,\n\t\t   SDM670_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qnm_aggre2_noc = {\n\t.name = \"qnm_aggre2_noc\",\n\t.id = SDM670_MASTER_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 7,\n\t.links = { SDM670_SLAVE_PIMEM,\n\t\t   SDM670_SLAVE_SNOC_MEM_NOC_SF,\n\t\t   SDM670_SLAVE_OCIMEM,\n\t\t   SDM670_SLAVE_APPSS,\n\t\t   SDM670_SLAVE_SNOC_CNOC,\n\t\t   SDM670_SLAVE_TCU,\n\t\t   SDM670_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gladiator_sodv = {\n\t.name = \"qnm_gladiator_sodv\",\n\t.id = SDM670_MASTER_GNOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 6,\n\t.links = { SDM670_SLAVE_PIMEM,\n\t\t   SDM670_SLAVE_OCIMEM,\n\t\t   SDM670_SLAVE_APPSS,\n\t\t   SDM670_SLAVE_SNOC_CNOC,\n\t\t   SDM670_SLAVE_TCU,\n\t\t   SDM670_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qnm_memnoc = {\n\t.name = \"qnm_memnoc\",\n\t.id = SDM670_MASTER_MEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 5,\n\t.links = { SDM670_SLAVE_OCIMEM,\n\t\t   SDM670_SLAVE_APPSS,\n\t\t   SDM670_SLAVE_PIMEM,\n\t\t   SDM670_SLAVE_SNOC_CNOC,\n\t\t   SDM670_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qxm_pimem = {\n\t.name = \"qxm_pimem\",\n\t.id = SDM670_MASTER_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SDM670_SLAVE_OCIMEM,\n\t\t   SDM670_SLAVE_SNOC_MEM_NOC_GC\n\t},\n};\n\nstatic struct qcom_icc_node xm_gic = {\n\t.name = \"xm_gic\",\n\t.id = SDM670_MASTER_GIC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SDM670_SLAVE_OCIMEM,\n\t\t   SDM670_SLAVE_SNOC_MEM_NOC_GC\n\t},\n};\n\nstatic struct qcom_icc_node qns_a1noc_snoc = {\n\t.name = \"qns_a1noc_snoc\",\n\t.id = SDM670_SLAVE_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre1_noc = {\n\t.name = \"srvc_aggre1_noc\",\n\t.id = SDM670_SLAVE_SERVICE_A1NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_a2noc_snoc = {\n\t.name = \"qns_a2noc_snoc\",\n\t.id = SDM670_SLAVE_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre2_noc = {\n\t.name = \"srvc_aggre2_noc\",\n\t.id = SDM670_SLAVE_SERVICE_A2NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_camnoc_uncomp = {\n\t.name = \"qns_camnoc_uncomp\",\n\t.id = SDM670_SLAVE_CAMNOC_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node qhs_a1_noc_cfg = {\n\t.name = \"qhs_a1_noc_cfg\",\n\t.id = SDM670_SLAVE_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_A1NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_a2_noc_cfg = {\n\t.name = \"qhs_a2_noc_cfg\",\n\t.id = SDM670_SLAVE_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_A2NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_aop = {\n\t.name = \"qhs_aop\",\n\t.id = SDM670_SLAVE_AOP,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_aoss = {\n\t.name = \"qhs_aoss\",\n\t.id = SDM670_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_cfg = {\n\t.name = \"qhs_camera_cfg\",\n\t.id = SDM670_SLAVE_CAMERA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_clk_ctl = {\n\t.name = \"qhs_clk_ctl\",\n\t.id = SDM670_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_compute_dsp_cfg = {\n\t.name = \"qhs_compute_dsp_cfg\",\n\t.id = SDM670_SLAVE_CDSP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_cx = {\n\t.name = \"qhs_cpr_cx\",\n\t.id = SDM670_SLAVE_RBCPR_CX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_crypto0_cfg = {\n\t.name = \"qhs_crypto0_cfg\",\n\t.id = SDM670_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dcc_cfg = {\n\t.name = \"qhs_dcc_cfg\",\n\t.id = SDM670_SLAVE_DCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_CNOC_DC_NOC },\n};\n\nstatic struct qcom_icc_node qhs_ddrss_cfg = {\n\t.name = \"qhs_ddrss_cfg\",\n\t.id = SDM670_SLAVE_CNOC_DDRSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display_cfg = {\n\t.name = \"qhs_display_cfg\",\n\t.id = SDM670_SLAVE_DISPLAY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_emmc_cfg = {\n\t.name = \"qhs_emmc_cfg\",\n\t.id = SDM670_SLAVE_EMMC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_glm = {\n\t.name = \"qhs_glm\",\n\t.id = SDM670_SLAVE_GLM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpuss_cfg = {\n\t.name = \"qhs_gpuss_cfg\",\n\t.id = SDM670_SLAVE_GRAPHICS_3D_CFG,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_imem_cfg = {\n\t.name = \"qhs_imem_cfg\",\n\t.id = SDM670_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipa = {\n\t.name = \"qhs_ipa\",\n\t.id = SDM670_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mnoc_cfg = {\n\t.name = \"qhs_mnoc_cfg\",\n\t.id = SDM670_SLAVE_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_CNOC_MNOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_pdm = {\n\t.name = \"qhs_pdm\",\n\t.id = SDM670_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_phy_refgen_south = {\n\t.name = \"qhs_phy_refgen_south\",\n\t.id = SDM670_SLAVE_SOUTH_PHY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pimem_cfg = {\n\t.name = \"qhs_pimem_cfg\",\n\t.id = SDM670_SLAVE_PIMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_prng = {\n\t.name = \"qhs_prng\",\n\t.id = SDM670_SLAVE_PRNG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qdss_cfg = {\n\t.name = \"qhs_qdss_cfg\",\n\t.id = SDM670_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qupv3_north = {\n\t.name = \"qhs_qupv3_north\",\n\t.id = SDM670_SLAVE_BLSP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qupv3_south = {\n\t.name = \"qhs_qupv3_south\",\n\t.id = SDM670_SLAVE_BLSP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc2 = {\n\t.name = \"qhs_sdc2\",\n\t.id = SDM670_SLAVE_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc4 = {\n\t.name = \"qhs_sdc4\",\n\t.id = SDM670_SLAVE_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_snoc_cfg = {\n\t.name = \"qhs_snoc_cfg\",\n\t.id = SDM670_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_SNOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_spdm = {\n\t.name = \"qhs_spdm\",\n\t.id = SDM670_SLAVE_SPDM_WRAPPER,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tcsr = {\n\t.name = \"qhs_tcsr\",\n\t.id = SDM670_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm_north = {\n\t.name = \"qhs_tlmm_north\",\n\t.id = SDM670_SLAVE_TLMM_NORTH,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm_south = {\n\t.name = \"qhs_tlmm_south\",\n\t.id = SDM670_SLAVE_TLMM_SOUTH,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tsif = {\n\t.name = \"qhs_tsif\",\n\t.id = SDM670_SLAVE_TSIF,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_mem_cfg = {\n\t.name = \"qhs_ufs_mem_cfg\",\n\t.id = SDM670_SLAVE_UFS_MEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_0 = {\n\t.name = \"qhs_usb3_0\",\n\t.id = SDM670_SLAVE_USB3,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_cfg = {\n\t.name = \"qhs_venus_cfg\",\n\t.id = SDM670_SLAVE_VENUS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_vsense_ctrl_cfg = {\n\t.name = \"qhs_vsense_ctrl_cfg\",\n\t.id = SDM670_SLAVE_VSENSE_CTRL_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_cnoc_a2noc = {\n\t.name = \"qns_cnoc_a2noc\",\n\t.id = SDM670_SLAVE_CNOC_A2NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_CNOC_A2NOC },\n};\n\nstatic struct qcom_icc_node srvc_cnoc = {\n\t.name = \"srvc_cnoc\",\n\t.id = SDM670_SLAVE_SERVICE_CNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_llcc = {\n\t.name = \"qhs_llcc\",\n\t.id = SDM670_SLAVE_LLCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_memnoc = {\n\t.name = \"qhs_memnoc\",\n\t.id = SDM670_SLAVE_MEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_MEM_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_gladiator_sodv = {\n\t.name = \"qns_gladiator_sodv\",\n\t.id = SDM670_SLAVE_GNOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_GNOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_gnoc_memnoc = {\n\t.name = \"qns_gnoc_memnoc\",\n\t.id = SDM670_SLAVE_GNOC_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_GNOC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_gnoc = {\n\t.name = \"srvc_gnoc\",\n\t.id = SDM670_SLAVE_SERVICE_GNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node ebi = {\n\t.name = \"ebi\",\n\t.id = SDM670_SLAVE_EBI_CH0,\n\t.channels = 2,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mdsp_ms_mpu_cfg = {\n\t.name = \"qhs_mdsp_ms_mpu_cfg\",\n\t.id = SDM670_SLAVE_MSS_PROC_MS_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_apps_io = {\n\t.name = \"qns_apps_io\",\n\t.id = SDM670_SLAVE_MEM_NOC_GNOC,\n\t.channels = 1,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node qns_llcc = {\n\t.name = \"qns_llcc\",\n\t.id = SDM670_SLAVE_LLCC,\n\t.channels = 2,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_LLCC },\n};\n\nstatic struct qcom_icc_node qns_memnoc_snoc = {\n\t.name = \"qns_memnoc_snoc\",\n\t.id = SDM670_SLAVE_MEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_MEM_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_memnoc = {\n\t.name = \"srvc_memnoc\",\n\t.id = SDM670_SLAVE_SERVICE_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns2_mem_noc = {\n\t.name = \"qns2_mem_noc\",\n\t.id = SDM670_SLAVE_MNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_mem_noc_hf = {\n\t.name = \"qns_mem_noc_hf\",\n\t.id = SDM670_SLAVE_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_mnoc = {\n\t.name = \"srvc_mnoc\",\n\t.id = SDM670_SLAVE_SERVICE_MNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_apss = {\n\t.name = \"qhs_apss\",\n\t.id = SDM670_SLAVE_APPSS,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qns_cnoc = {\n\t.name = \"qns_cnoc\",\n\t.id = SDM670_SLAVE_SNOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_SNOC_CNOC },\n};\n\nstatic struct qcom_icc_node qns_memnoc_gc = {\n\t.name = \"qns_memnoc_gc\",\n\t.id = SDM670_SLAVE_SNOC_MEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_SNOC_GC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_memnoc_sf = {\n\t.name = \"qns_memnoc_sf\",\n\t.id = SDM670_SLAVE_SNOC_MEM_NOC_SF,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SDM670_MASTER_SNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxs_imem = {\n\t.name = \"qxs_imem\",\n\t.id = SDM670_SLAVE_OCIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qxs_pimem = {\n\t.name = \"qxs_pimem\",\n\t.id = SDM670_SLAVE_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node srvc_snoc = {\n\t.name = \"srvc_snoc\",\n\t.id = SDM670_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_qdss_stm = {\n\t.name = \"xs_qdss_stm\",\n\t.id = SDM670_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_sys_tcu_cfg = {\n\t.name = \"xs_sys_tcu_cfg\",\n\t.id = SDM670_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_bcm bcm_acv = {\n\t.name = \"ACV\",\n\t.enable_mask = BIT(3),\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc },\n};\n\nstatic struct qcom_icc_bcm bcm_mm0 = {\n\t.name = \"MM0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_mem_noc_hf },\n};\n\nstatic struct qcom_icc_bcm bcm_sh1 = {\n\t.name = \"SH1\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_apps_io },\n};\n\nstatic struct qcom_icc_bcm bcm_mm1 = {\n\t.name = \"MM1\",\n\t.keepalive = true,\n\t.num_nodes = 7,\n\t.nodes = { &qxm_camnoc_hf0_uncomp,\n\t\t   &qxm_camnoc_hf1_uncomp,\n\t\t   &qxm_camnoc_sf_uncomp,\n\t\t   &qxm_camnoc_hf0,\n\t\t   &qxm_camnoc_hf1,\n\t\t   &qxm_mdp0,\n\t\t   &qxm_mdp1\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_sh2 = {\n\t.name = \"SH2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_memnoc_snoc },\n};\n\nstatic struct qcom_icc_bcm bcm_mm2 = {\n\t.name = \"MM2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns2_mem_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sh3 = {\n\t.name = \"SH3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &acm_tcu },\n};\n\nstatic struct qcom_icc_bcm bcm_mm3 = {\n\t.name = \"MM3\",\n\t.keepalive = false,\n\t.num_nodes = 5,\n\t.nodes = { &qxm_camnoc_sf, &qxm_rot, &qxm_venus0, &qxm_venus1, &qxm_venus_arm9 },\n};\n\nstatic struct qcom_icc_bcm bcm_sh5 = {\n\t.name = \"SH5\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_apps },\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_memnoc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxm_crypto },\n};\n\nstatic struct qcom_icc_bcm bcm_cn0 = {\n\t.name = \"CN0\",\n\t.keepalive = true,\n\t.num_nodes = 41,\n\t.nodes = { &qhm_spdm,\n\t\t   &qnm_snoc,\n\t\t   &qhs_a1_noc_cfg,\n\t\t   &qhs_a2_noc_cfg,\n\t\t   &qhs_aop,\n\t\t   &qhs_aoss,\n\t\t   &qhs_camera_cfg,\n\t\t   &qhs_clk_ctl,\n\t\t   &qhs_compute_dsp_cfg,\n\t\t   &qhs_cpr_cx,\n\t\t   &qhs_crypto0_cfg,\n\t\t   &qhs_dcc_cfg,\n\t\t   &qhs_ddrss_cfg,\n\t\t   &qhs_display_cfg,\n\t\t   &qhs_emmc_cfg,\n\t\t   &qhs_glm,\n\t\t   &qhs_gpuss_cfg,\n\t\t   &qhs_imem_cfg,\n\t\t   &qhs_ipa,\n\t\t   &qhs_mnoc_cfg,\n\t\t   &qhs_pdm,\n\t\t   &qhs_phy_refgen_south,\n\t\t   &qhs_pimem_cfg,\n\t\t   &qhs_prng,\n\t\t   &qhs_qdss_cfg,\n\t\t   &qhs_qupv3_north,\n\t\t   &qhs_qupv3_south,\n\t\t   &qhs_sdc2,\n\t\t   &qhs_sdc4,\n\t\t   &qhs_snoc_cfg,\n\t\t   &qhs_spdm,\n\t\t   &qhs_tcsr,\n\t\t   &qhs_tlmm_north,\n\t\t   &qhs_tlmm_south,\n\t\t   &qhs_tsif,\n\t\t   &qhs_ufs_mem_cfg,\n\t\t   &qhs_usb3_0,\n\t\t   &qhs_venus_cfg,\n\t\t   &qhs_vsense_ctrl_cfg,\n\t\t   &qns_cnoc_a2noc,\n\t\t   &srvc_cnoc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_qup0 = {\n\t.name = \"QUP0\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qhm_qup1, &qhm_qup2 },\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxs_imem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn2 = {\n\t.name = \"SN2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_memnoc_gc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_cnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qxm_pimem, &qxs_pimem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn5 = {\n\t.name = \"SN5\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xs_qdss_stm },\n};\n\nstatic struct qcom_icc_bcm bcm_sn8 = {\n\t.name = \"SN8\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qnm_aggre1_noc, &srvc_aggre1_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn10 = {\n\t.name = \"SN10\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qnm_aggre2_noc, &srvc_aggre2_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn11 = {\n\t.name = \"SN11\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qnm_gladiator_sodv, &xm_gic },\n};\n\nstatic struct qcom_icc_bcm bcm_sn13 = {\n\t.name = \"SN13\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_memnoc },\n};\n\nstatic struct qcom_icc_bcm * const aggre1_noc_bcms[] = {\n\t&bcm_qup0,\n\t&bcm_sn8,\n};\n\nstatic struct qcom_icc_node * const aggre1_noc_nodes[] = {\n\t[MASTER_A1NOC_CFG] = &qhm_a1noc_cfg,\n\t[MASTER_BLSP_1] = &qhm_qup1,\n\t[MASTER_TSIF] = &qhm_tsif,\n\t[MASTER_EMMC] = &xm_emmc,\n\t[MASTER_SDCC_2] = &xm_sdc2,\n\t[MASTER_SDCC_4] = &xm_sdc4,\n\t[MASTER_UFS_MEM] = &xm_ufs_mem,\n\t[SLAVE_A1NOC_SNOC] = &qns_a1noc_snoc,\n\t[SLAVE_SERVICE_A1NOC] = &srvc_aggre1_noc,\n};\n\nstatic const struct qcom_icc_desc sdm670_aggre1_noc = {\n\t.nodes = aggre1_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),\n\t.bcms = aggre1_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const aggre2_noc_bcms[] = {\n\t&bcm_ce0,\n\t&bcm_qup0,\n\t&bcm_sn10,\n};\n\nstatic struct qcom_icc_node * const aggre2_noc_nodes[] = {\n\t[MASTER_A2NOC_CFG] = &qhm_a2noc_cfg,\n\t[MASTER_QDSS_BAM] = &qhm_qdss_bam,\n\t[MASTER_BLSP_2] = &qhm_qup2,\n\t[MASTER_CNOC_A2NOC] = &qnm_cnoc,\n\t[MASTER_CRYPTO_CORE_0] = &qxm_crypto,\n\t[MASTER_IPA] = &qxm_ipa,\n\t[MASTER_QDSS_ETR] = &xm_qdss_etr,\n\t[MASTER_USB3] = &xm_usb3_0,\n\t[SLAVE_A2NOC_SNOC] = &qns_a2noc_snoc,\n\t[SLAVE_SERVICE_A2NOC] = &srvc_aggre2_noc,\n};\n\nstatic const struct qcom_icc_desc sdm670_aggre2_noc = {\n\t.nodes = aggre2_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre2_noc_nodes),\n\t.bcms = aggre2_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre2_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const config_noc_bcms[] = {\n\t&bcm_cn0,\n};\n\nstatic struct qcom_icc_node * const config_noc_nodes[] = {\n\t[MASTER_SPDM] = &qhm_spdm,\n\t[MASTER_SNOC_CNOC] = &qnm_snoc,\n\t[SLAVE_A1NOC_CFG] = &qhs_a1_noc_cfg,\n\t[SLAVE_A2NOC_CFG] = &qhs_a2_noc_cfg,\n\t[SLAVE_AOP] = &qhs_aop,\n\t[SLAVE_AOSS] = &qhs_aoss,\n\t[SLAVE_CAMERA_CFG] = &qhs_camera_cfg,\n\t[SLAVE_CLK_CTL] = &qhs_clk_ctl,\n\t[SLAVE_CDSP_CFG] = &qhs_compute_dsp_cfg,\n\t[SLAVE_RBCPR_CX_CFG] = &qhs_cpr_cx,\n\t[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,\n\t[SLAVE_DCC_CFG] = &qhs_dcc_cfg,\n\t[SLAVE_CNOC_DDRSS] = &qhs_ddrss_cfg,\n\t[SLAVE_DISPLAY_CFG] = &qhs_display_cfg,\n\t[SLAVE_EMMC_CFG] = &qhs_emmc_cfg,\n\t[SLAVE_GLM] = &qhs_glm,\n\t[SLAVE_GRAPHICS_3D_CFG] = &qhs_gpuss_cfg,\n\t[SLAVE_IMEM_CFG] = &qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &qhs_ipa,\n\t[SLAVE_CNOC_MNOC_CFG] = &qhs_mnoc_cfg,\n\t[SLAVE_PDM] = &qhs_pdm,\n\t[SLAVE_SOUTH_PHY_CFG] = &qhs_phy_refgen_south,\n\t[SLAVE_PIMEM_CFG] = &qhs_pimem_cfg,\n\t[SLAVE_PRNG] = &qhs_prng,\n\t[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,\n\t[SLAVE_BLSP_2] = &qhs_qupv3_north,\n\t[SLAVE_BLSP_1] = &qhs_qupv3_south,\n\t[SLAVE_SDCC_2] = &qhs_sdc2,\n\t[SLAVE_SDCC_4] = &qhs_sdc4,\n\t[SLAVE_SNOC_CFG] = &qhs_snoc_cfg,\n\t[SLAVE_SPDM_WRAPPER] = &qhs_spdm,\n\t[SLAVE_TCSR] = &qhs_tcsr,\n\t[SLAVE_TLMM_NORTH] = &qhs_tlmm_north,\n\t[SLAVE_TLMM_SOUTH] = &qhs_tlmm_south,\n\t[SLAVE_TSIF] = &qhs_tsif,\n\t[SLAVE_UFS_MEM_CFG] = &qhs_ufs_mem_cfg,\n\t[SLAVE_USB3] = &qhs_usb3_0,\n\t[SLAVE_VENUS_CFG] = &qhs_venus_cfg,\n\t[SLAVE_VSENSE_CTRL_CFG] = &qhs_vsense_ctrl_cfg,\n\t[SLAVE_CNOC_A2NOC] = &qns_cnoc_a2noc,\n\t[SLAVE_SERVICE_CNOC] = &srvc_cnoc,\n};\n\nstatic const struct qcom_icc_desc sdm670_config_noc = {\n\t.nodes = config_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(config_noc_nodes),\n\t.bcms = config_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(config_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const dc_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const dc_noc_nodes[] = {\n\t[MASTER_CNOC_DC_NOC] = &qhm_cnoc,\n\t[SLAVE_LLCC_CFG] = &qhs_llcc,\n\t[SLAVE_MEM_NOC_CFG] = &qhs_memnoc,\n};\n\nstatic const struct qcom_icc_desc sdm670_dc_noc = {\n\t.nodes = dc_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(dc_noc_nodes),\n\t.bcms = dc_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(dc_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const gladiator_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const gladiator_noc_nodes[] = {\n\t[MASTER_AMPSS_M0] = &acm_l3,\n\t[MASTER_GNOC_CFG] = &pm_gnoc_cfg,\n\t[SLAVE_GNOC_SNOC] = &qns_gladiator_sodv,\n\t[SLAVE_GNOC_MEM_NOC] = &qns_gnoc_memnoc,\n\t[SLAVE_SERVICE_GNOC] = &srvc_gnoc,\n};\n\nstatic const struct qcom_icc_desc sdm670_gladiator_noc = {\n\t.nodes = gladiator_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(gladiator_noc_nodes),\n\t.bcms = gladiator_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(gladiator_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mem_noc_bcms[] = {\n\t&bcm_acv,\n\t&bcm_mc0,\n\t&bcm_sh0,\n\t&bcm_sh1,\n\t&bcm_sh2,\n\t&bcm_sh3,\n\t&bcm_sh5,\n};\n\nstatic struct qcom_icc_node * const mem_noc_nodes[] = {\n\t[MASTER_TCU_0] = &acm_tcu,\n\t[MASTER_MEM_NOC_CFG] = &qhm_memnoc_cfg,\n\t[MASTER_GNOC_MEM_NOC] = &qnm_apps,\n\t[MASTER_MNOC_HF_MEM_NOC] = &qnm_mnoc_hf,\n\t[MASTER_MNOC_SF_MEM_NOC] = &qnm_mnoc_sf,\n\t[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,\n\t[MASTER_SNOC_SF_MEM_NOC] = &qnm_snoc_sf,\n\t[MASTER_GRAPHICS_3D] = &qxm_gpu,\n\t[SLAVE_MSS_PROC_MS_MPU_CFG] = &qhs_mdsp_ms_mpu_cfg,\n\t[SLAVE_MEM_NOC_GNOC] = &qns_apps_io,\n\t[SLAVE_LLCC] = &qns_llcc,\n\t[SLAVE_MEM_NOC_SNOC] = &qns_memnoc_snoc,\n\t[SLAVE_SERVICE_MEM_NOC] = &srvc_memnoc,\n\t[MASTER_LLCC] = &llcc_mc,\n\t[SLAVE_EBI_CH0] = &ebi,\n};\n\nstatic const struct qcom_icc_desc sdm670_mem_noc = {\n\t.nodes = mem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mem_noc_nodes),\n\t.bcms = mem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mem_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mmss_noc_bcms[] = {\n\t&bcm_mm0,\n\t&bcm_mm1,\n\t&bcm_mm2,\n\t&bcm_mm3,\n};\n\nstatic struct qcom_icc_node * const mmss_noc_nodes[] = {\n\t[MASTER_CNOC_MNOC_CFG] = &qhm_mnoc_cfg,\n\t[MASTER_CAMNOC_HF0] = &qxm_camnoc_hf0,\n\t[MASTER_CAMNOC_HF1] = &qxm_camnoc_hf1,\n\t[MASTER_CAMNOC_SF] = &qxm_camnoc_sf,\n\t[MASTER_MDP_PORT0] = &qxm_mdp0,\n\t[MASTER_MDP_PORT1] = &qxm_mdp1,\n\t[MASTER_ROTATOR] = &qxm_rot,\n\t[MASTER_VIDEO_P0] = &qxm_venus0,\n\t[MASTER_VIDEO_P1] = &qxm_venus1,\n\t[MASTER_VIDEO_PROC] = &qxm_venus_arm9,\n\t[SLAVE_MNOC_SF_MEM_NOC] = &qns2_mem_noc,\n\t[SLAVE_MNOC_HF_MEM_NOC] = &qns_mem_noc_hf,\n\t[SLAVE_SERVICE_MNOC] = &srvc_mnoc,\n};\n\nstatic const struct qcom_icc_desc sdm670_mmss_noc = {\n\t.nodes = mmss_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mmss_noc_nodes),\n\t.bcms = mmss_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mmss_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const system_noc_bcms[] = {\n\t&bcm_mm1,\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn10,\n\t&bcm_sn11,\n\t&bcm_sn13,\n\t&bcm_sn2,\n\t&bcm_sn3,\n\t&bcm_sn4,\n\t&bcm_sn5,\n\t&bcm_sn8,\n};\n\nstatic struct qcom_icc_node * const system_noc_nodes[] = {\n\t[MASTER_SNOC_CFG] = &qhm_snoc_cfg,\n\t[MASTER_A1NOC_SNOC] = &qnm_aggre1_noc,\n\t[MASTER_A2NOC_SNOC] = &qnm_aggre2_noc,\n\t[MASTER_GNOC_SNOC] = &qnm_gladiator_sodv,\n\t[MASTER_MEM_NOC_SNOC] = &qnm_memnoc,\n\t[MASTER_PIMEM] = &qxm_pimem,\n\t[MASTER_GIC] = &xm_gic,\n\t[SLAVE_APPSS] = &qhs_apss,\n\t[SLAVE_SNOC_CNOC] = &qns_cnoc,\n\t[SLAVE_SNOC_MEM_NOC_GC] = &qns_memnoc_gc,\n\t[SLAVE_SNOC_MEM_NOC_SF] = &qns_memnoc_sf,\n\t[SLAVE_OCIMEM] = &qxs_imem,\n\t[SLAVE_PIMEM] = &qxs_pimem,\n\t[SLAVE_SERVICE_SNOC] = &srvc_snoc,\n\t[SLAVE_QDSS_STM] = &xs_qdss_stm,\n\t[SLAVE_TCU] = &xs_sys_tcu_cfg,\n\t[MASTER_CAMNOC_HF0_UNCOMP] = &qxm_camnoc_hf0_uncomp,\n\t[MASTER_CAMNOC_HF1_UNCOMP] = &qxm_camnoc_hf1_uncomp,\n\t[MASTER_CAMNOC_SF_UNCOMP] = &qxm_camnoc_sf_uncomp,\n\t[SLAVE_CAMNOC_UNCOMP] = &qns_camnoc_uncomp,\n};\n\nstatic const struct qcom_icc_desc sdm670_system_noc = {\n\t.nodes = system_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_nodes),\n\t.bcms = system_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sdm670-aggre1-noc\",\n\t  .data = &sdm670_aggre1_noc},\n\t{ .compatible = \"qcom,sdm670-aggre2-noc\",\n\t  .data = &sdm670_aggre2_noc},\n\t{ .compatible = \"qcom,sdm670-config-noc\",\n\t  .data = &sdm670_config_noc},\n\t{ .compatible = \"qcom,sdm670-dc-noc\",\n\t  .data = &sdm670_dc_noc},\n\t{ .compatible = \"qcom,sdm670-gladiator-noc\",\n\t  .data = &sdm670_gladiator_noc},\n\t{ .compatible = \"qcom,sdm670-mem-noc\",\n\t  .data = &sdm670_mem_noc},\n\t{ .compatible = \"qcom,sdm670-mmss-noc\",\n\t  .data = &sdm670_mmss_noc},\n\t{ .compatible = \"qcom,sdm670-system-noc\",\n\t  .data = &sdm670_system_noc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sdm670\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\nmodule_platform_driver(qnoc_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm SDM670 NoC driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}