;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PWMI_C
PWMI_C_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWMI_C_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWMI_C_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWMI_C_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWMI_C_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWMI_C_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWMI_C_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWMI_C_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWMI_C_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWMI_C_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWMI_C_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWMI_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWMI_C_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWMI_C_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWMI_C_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; AUG_ISR
AUG_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
AUG_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
AUG_ISR__INTC_MASK EQU 0x800
AUG_ISR__INTC_NUMBER EQU 11
AUG_ISR__INTC_PRIOR_MASK EQU 0xC0000000
AUG_ISR__INTC_PRIOR_NUM EQU 3
AUG_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
AUG_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
AUG_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
Clock_1__DIV_ID EQU 0x00000001
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Clock_2__DIV_ID EQU 0x00000000
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL0
Clock_2__PA_DIV_ID EQU 0x000000FF

; EZI2C_1
EZI2C_1_SCB__CMD_RESP_CTRL EQU CYREG_SCB1_CMD_RESP_CTRL
EZI2C_1_SCB__CMD_RESP_STATUS EQU CYREG_SCB1_CMD_RESP_STATUS
EZI2C_1_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_1_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
EZI2C_1_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
EZI2C_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_1_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
EZI2C_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_1_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
EZI2C_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_1_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
EZI2C_1_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
EZI2C_1_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
EZI2C_1_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
EZI2C_1_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
EZI2C_1_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
EZI2C_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_1_SCB__SS0_POSISTION EQU 0
EZI2C_1_SCB__SS1_POSISTION EQU 1
EZI2C_1_SCB__SS2_POSISTION EQU 2
EZI2C_1_SCB__SS3_POSISTION EQU 3
EZI2C_1_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
EZI2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_1_SCB_IRQ__INTC_MASK EQU 0x100
EZI2C_1_SCB_IRQ__INTC_NUMBER EQU 8
EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
EZI2C_1_SCBCLK__DIV_ID EQU 0x00000003
EZI2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL3
EZI2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_1_scl__0__DR EQU CYREG_GPIO_PRT2_DR
EZI2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EZI2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EZI2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EZI2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EZI2C_1_scl__0__HSIOM_GPIO EQU 0
EZI2C_1_scl__0__HSIOM_I2C EQU 15
EZI2C_1_scl__0__HSIOM_I2C_SCL EQU 15
EZI2C_1_scl__0__HSIOM_MASK EQU 0x0000F000
EZI2C_1_scl__0__HSIOM_SHIFT EQU 12
EZI2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_scl__0__INTR EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_scl__0__MASK EQU 0x08
EZI2C_1_scl__0__PC EQU CYREG_GPIO_PRT2_PC
EZI2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT2_PC2
EZI2C_1_scl__0__PORT EQU 2
EZI2C_1_scl__0__PS EQU CYREG_GPIO_PRT2_PS
EZI2C_1_scl__0__SHIFT EQU 3
EZI2C_1_scl__DR EQU CYREG_GPIO_PRT2_DR
EZI2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EZI2C_1_scl__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EZI2C_1_scl__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EZI2C_1_scl__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_scl__INTR EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_scl__MASK EQU 0x08
EZI2C_1_scl__PC EQU CYREG_GPIO_PRT2_PC
EZI2C_1_scl__PC2 EQU CYREG_GPIO_PRT2_PC2
EZI2C_1_scl__PORT EQU 2
EZI2C_1_scl__PS EQU CYREG_GPIO_PRT2_PS
EZI2C_1_scl__SHIFT EQU 3
EZI2C_1_sda__0__DR EQU CYREG_GPIO_PRT2_DR
EZI2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EZI2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EZI2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EZI2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EZI2C_1_sda__0__HSIOM_GPIO EQU 0
EZI2C_1_sda__0__HSIOM_I2C EQU 15
EZI2C_1_sda__0__HSIOM_I2C_SDA EQU 15
EZI2C_1_sda__0__HSIOM_MASK EQU 0x00000F00
EZI2C_1_sda__0__HSIOM_SHIFT EQU 8
EZI2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_sda__0__INTR EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_sda__0__MASK EQU 0x04
EZI2C_1_sda__0__PC EQU CYREG_GPIO_PRT2_PC
EZI2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT2_PC2
EZI2C_1_sda__0__PORT EQU 2
EZI2C_1_sda__0__PS EQU CYREG_GPIO_PRT2_PS
EZI2C_1_sda__0__SHIFT EQU 2
EZI2C_1_sda__DR EQU CYREG_GPIO_PRT2_DR
EZI2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EZI2C_1_sda__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EZI2C_1_sda__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EZI2C_1_sda__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_sda__INTR EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EZI2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EZI2C_1_sda__MASK EQU 0x04
EZI2C_1_sda__PC EQU CYREG_GPIO_PRT2_PC
EZI2C_1_sda__PC2 EQU CYREG_GPIO_PRT2_PC2
EZI2C_1_sda__PORT EQU 2
EZI2C_1_sda__PS EQU CYREG_GPIO_PRT2_PS
EZI2C_1_sda__SHIFT EQU 2

; AUG_TIMER
AUG_TIMER_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
AUG_TIMER_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
AUG_TIMER_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
AUG_TIMER_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
AUG_TIMER_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
AUG_TIMER_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
AUG_TIMER_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
AUG_TIMER_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
AUG_TIMER_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
AUG_TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
AUG_TIMER_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
AUG_TIMER_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
AUG_TIMER_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
AUG_TIMER_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; DIR_CTRL_C
DIR_CTRL_C__0__DR EQU CYREG_GPIO_PRT2_DR
DIR_CTRL_C__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
DIR_CTRL_C__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
DIR_CTRL_C__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
DIR_CTRL_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DIR_CTRL_C__0__HSIOM_MASK EQU 0x0000000F
DIR_CTRL_C__0__HSIOM_SHIFT EQU 0
DIR_CTRL_C__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIR_CTRL_C__0__INTR EQU CYREG_GPIO_PRT2_INTR
DIR_CTRL_C__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIR_CTRL_C__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
DIR_CTRL_C__0__MASK EQU 0x01
DIR_CTRL_C__0__PC EQU CYREG_GPIO_PRT2_PC
DIR_CTRL_C__0__PC2 EQU CYREG_GPIO_PRT2_PC2
DIR_CTRL_C__0__PORT EQU 2
DIR_CTRL_C__0__PS EQU CYREG_GPIO_PRT2_PS
DIR_CTRL_C__0__SHIFT EQU 0
DIR_CTRL_C__DR EQU CYREG_GPIO_PRT2_DR
DIR_CTRL_C__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
DIR_CTRL_C__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
DIR_CTRL_C__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
DIR_CTRL_C__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIR_CTRL_C__INTR EQU CYREG_GPIO_PRT2_INTR
DIR_CTRL_C__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIR_CTRL_C__INTSTAT EQU CYREG_GPIO_PRT2_INTR
DIR_CTRL_C__MASK EQU 0x01
DIR_CTRL_C__PC EQU CYREG_GPIO_PRT2_PC
DIR_CTRL_C__PC2 EQU CYREG_GPIO_PRT2_PC2
DIR_CTRL_C__PORT EQU 2
DIR_CTRL_C__PS EQU CYREG_GPIO_PRT2_PS
DIR_CTRL_C__SHIFT EQU 0

; PWMI_OUT_C
PWMI_OUT_C__0__DR EQU CYREG_GPIO_PRT1_DR
PWMI_OUT_C__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWMI_OUT_C__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWMI_OUT_C__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWMI_OUT_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWMI_OUT_C__0__HSIOM_MASK EQU 0x0000000F
PWMI_OUT_C__0__HSIOM_SHIFT EQU 0
PWMI_OUT_C__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWMI_OUT_C__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWMI_OUT_C__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWMI_OUT_C__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWMI_OUT_C__0__MASK EQU 0x01
PWMI_OUT_C__0__PC EQU CYREG_GPIO_PRT1_PC
PWMI_OUT_C__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWMI_OUT_C__0__PORT EQU 1
PWMI_OUT_C__0__PS EQU CYREG_GPIO_PRT1_PS
PWMI_OUT_C__0__SHIFT EQU 0
PWMI_OUT_C__DR EQU CYREG_GPIO_PRT1_DR
PWMI_OUT_C__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWMI_OUT_C__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWMI_OUT_C__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWMI_OUT_C__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWMI_OUT_C__INTR EQU CYREG_GPIO_PRT1_INTR
PWMI_OUT_C__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWMI_OUT_C__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWMI_OUT_C__MASK EQU 0x01
PWMI_OUT_C__PC EQU CYREG_GPIO_PRT1_PC
PWMI_OUT_C__PC2 EQU CYREG_GPIO_PRT1_PC2
PWMI_OUT_C__PORT EQU 1
PWMI_OUT_C__PS EQU CYREG_GPIO_PRT1_PS
PWMI_OUT_C__SHIFT EQU 0

; MasterInput
MasterInput__0__DR EQU CYREG_GPIO_PRT1_DR
MasterInput__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MasterInput__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MasterInput__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MasterInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MasterInput__0__HSIOM_MASK EQU 0x0000F000
MasterInput__0__HSIOM_SHIFT EQU 12
MasterInput__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MasterInput__0__INTR EQU CYREG_GPIO_PRT1_INTR
MasterInput__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MasterInput__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MasterInput__0__MASK EQU 0x08
MasterInput__0__PC EQU CYREG_GPIO_PRT1_PC
MasterInput__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MasterInput__0__PORT EQU 1
MasterInput__0__PS EQU CYREG_GPIO_PRT1_PS
MasterInput__0__SHIFT EQU 3
MasterInput__DR EQU CYREG_GPIO_PRT1_DR
MasterInput__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MasterInput__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MasterInput__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MasterInput__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MasterInput__INTR EQU CYREG_GPIO_PRT1_INTR
MasterInput__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MasterInput__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MasterInput__MASK EQU 0x08
MasterInput__PC EQU CYREG_GPIO_PRT1_PC
MasterInput__PC2 EQU CYREG_GPIO_PRT1_PC2
MasterInput__PORT EQU 1
MasterInput__PS EQU CYREG_GPIO_PRT1_PS
MasterInput__SHIFT EQU 3
MasterInput__SNAP EQU CYREG_GPIO_PRT1_INTR

; MasterInputInt
MasterInputInt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
MasterInputInt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
MasterInputInt__INTC_MASK EQU 0x02
MasterInputInt__INTC_NUMBER EQU 1
MasterInputInt__INTC_PRIOR_MASK EQU 0xC000
MasterInputInt__INTC_PRIOR_NUM EQU 3
MasterInputInt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
MasterInputInt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
MasterInputInt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BUCK_BOOST_EN_C
BUCK_BOOST_EN_C__0__DR EQU CYREG_GPIO_PRT1_DR
BUCK_BOOST_EN_C__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BUCK_BOOST_EN_C__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BUCK_BOOST_EN_C__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BUCK_BOOST_EN_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BUCK_BOOST_EN_C__0__HSIOM_MASK EQU 0x000000F0
BUCK_BOOST_EN_C__0__HSIOM_SHIFT EQU 4
BUCK_BOOST_EN_C__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUCK_BOOST_EN_C__0__INTR EQU CYREG_GPIO_PRT1_INTR
BUCK_BOOST_EN_C__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUCK_BOOST_EN_C__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BUCK_BOOST_EN_C__0__MASK EQU 0x02
BUCK_BOOST_EN_C__0__PC EQU CYREG_GPIO_PRT1_PC
BUCK_BOOST_EN_C__0__PC2 EQU CYREG_GPIO_PRT1_PC2
BUCK_BOOST_EN_C__0__PORT EQU 1
BUCK_BOOST_EN_C__0__PS EQU CYREG_GPIO_PRT1_PS
BUCK_BOOST_EN_C__0__SHIFT EQU 1
BUCK_BOOST_EN_C__DR EQU CYREG_GPIO_PRT1_DR
BUCK_BOOST_EN_C__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BUCK_BOOST_EN_C__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BUCK_BOOST_EN_C__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BUCK_BOOST_EN_C__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUCK_BOOST_EN_C__INTR EQU CYREG_GPIO_PRT1_INTR
BUCK_BOOST_EN_C__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUCK_BOOST_EN_C__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BUCK_BOOST_EN_C__MASK EQU 0x02
BUCK_BOOST_EN_C__PC EQU CYREG_GPIO_PRT1_PC
BUCK_BOOST_EN_C__PC2 EQU CYREG_GPIO_PRT1_PC2
BUCK_BOOST_EN_C__PORT EQU 1
BUCK_BOOST_EN_C__PS EQU CYREG_GPIO_PRT1_PS
BUCK_BOOST_EN_C__SHIFT EQU 1

; PDSS_PORT0_RX_CLK
PDSS_PORT0_RX_CLK__DIV_ID EQU 0x00000002
PDSS_PORT0_RX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL2
PDSS_PORT0_RX_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_TX_CLK
PDSS_PORT0_TX_CLK__DIV_ID EQU 0x00000042
PDSS_PORT0_TX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
PDSS_PORT0_TX_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_BCH_CLK
PDSS_PORT0_BCH_CLK__DIV_ID EQU 0x00000041
PDSS_PORT0_BCH_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
PDSS_PORT0_BCH_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_SAR_CLK
PDSS_PORT0_SAR_CLK__DIV_ID EQU 0x00000040
PDSS_PORT0_SAR_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
PDSS_PORT0_SAR_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_ISINK_CLK
PDSS_PORT0_ISINK_CLK__DIV_ID EQU 0x00000081
PDSS_PORT0_ISINK_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL1
PDSS_PORT0_ISINK_CLK__FRAC_MASK EQU 0x000000F8
PDSS_PORT0_ISINK_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORTX_REFGEN_CLK
PDSS_PORTX_REFGEN_CLK__DIV_ID EQU 0x00000043
PDSS_PORTX_REFGEN_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
PDSS_PORTX_REFGEN_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_FILT_CLK_SEL
PDSS_PORT0_FILT_CLK_SEL__DIV_ID EQU 0x00000080
PDSS_PORT0_FILT_CLK_SEL__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL0
PDSS_PORT0_FILT_CLK_SEL__FRAC_MASK EQU 0x000000F8
PDSS_PORT0_FILT_CLK_SEL__PA_DIV_ID EQU 0x000000FF

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x200311B0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4R
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4R_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_mxusbpd_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
