TimeQuest Timing Analyzer report for video_display
Sun Jun  7 03:43:01 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'td_clk27'
 13. Slow 1200mV 85C Model Setup: 'vga:vga_output|pixel_clock'
 14. Slow 1200mV 85C Model Setup: 'clk50'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Hold: 'td_clk27'
 17. Slow 1200mV 85C Model Hold: 'vga:vga_output|pixel_clock'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'td_clk27'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'td_clk27'
 35. Slow 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'
 36. Slow 1200mV 0C Model Setup: 'clk50'
 37. Slow 1200mV 0C Model Hold: 'clk50'
 38. Slow 1200mV 0C Model Hold: 'td_clk27'
 39. Slow 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'td_clk27'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 0C Model Metastability Summary
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'td_clk27'
 56. Fast 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'
 57. Fast 1200mV 0C Model Setup: 'clk50'
 58. Fast 1200mV 0C Model Hold: 'clk50'
 59. Fast 1200mV 0C Model Hold: 'td_clk27'
 60. Fast 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'td_clk27'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Fast 1200mV 0C Model Metastability Summary
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Propagation Delay
 77. Minimum Propagation Delay
 78. Board Trace Model Assignments
 79. Input Transition Times
 80. Signal Integrity Metrics (Slow 1200mv 0c Model)
 81. Signal Integrity Metrics (Slow 1200mv 85c Model)
 82. Signal Integrity Metrics (Fast 1200mv 0c Model)
 83. Setup Transfers
 84. Hold Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; video_display                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk50                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                      ;
; td_clk27                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { td_clk27 }                   ;
; vga:vga_output|pixel_clock ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga:vga_output|pixel_clock } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 32.38 MHz  ; 32.38 MHz       ; td_clk27                   ;      ;
; 259.34 MHz ; 259.34 MHz      ; vga:vga_output|pixel_clock ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+----------------------------+---------+---------------+
; Clock                      ; Slack   ; End Point TNS ;
+----------------------------+---------+---------------+
; td_clk27                   ; -14.942 ; -3104.172     ;
; vga:vga_output|pixel_clock ; -2.856  ; -133.946      ;
; clk50                      ; -0.145  ; -0.145        ;
+----------------------------+---------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; clk50                      ; 0.065 ; 0.000         ;
; td_clk27                   ; 0.390 ; 0.000         ;
; vga:vga_output|pixel_clock ; 0.402 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -3.000 ; -2091.460     ;
; clk50                      ; -3.000 ; -4.285        ;
; vga:vga_output|pixel_clock ; -1.285 ; -107.940      ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'td_clk27'                                                                                                                                                                                     ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -14.942 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 15.112     ;
; -14.912 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 15.069     ;
; -14.895 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.374     ; 15.019     ;
; -14.862 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 15.022     ;
; -14.795 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.327     ; 14.966     ;
; -14.792 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.327     ; 14.963     ;
; -14.786 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.373     ; 14.911     ;
; -14.784 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.373     ; 14.909     ;
; -14.771 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.914     ;
; -14.765 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.923     ;
; -14.762 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.920     ;
; -14.720 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.374     ; 14.844     ;
; -14.715 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.337     ; 14.876     ;
; -14.713 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 14.869     ;
; -14.712 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.337     ; 14.873     ;
; -14.701 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 14.888     ;
; -14.675 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 14.845     ;
; -14.674 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 14.844     ;
; -14.672 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 14.842     ;
; -14.671 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 14.841     ;
; -14.671 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 14.841     ;
; -14.671 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.380     ; 14.789     ;
; -14.645 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 14.802     ;
; -14.644 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 14.801     ;
; -14.642 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 14.799     ;
; -14.641 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 14.798     ;
; -14.641 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 14.798     ;
; -14.641 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.374     ; 14.765     ;
; -14.640 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.374     ; 14.764     ;
; -14.637 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.374     ; 14.761     ;
; -14.637 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.374     ; 14.761     ;
; -14.624 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.768     ;
; -14.621 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.765     ;
; -14.614 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.372     ; 14.740     ;
; -14.601 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.743     ;
; -14.596 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.739     ;
; -14.595 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.755     ;
; -14.594 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.754     ;
; -14.592 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.752     ;
; -14.591 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.751     ;
; -14.591 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.751     ;
; -14.588 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a64~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.324     ; 14.762     ;
; -14.581 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.364     ; 14.715     ;
; -14.573 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a96~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.339     ; 14.732     ;
; -14.570 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.379     ; 14.689     ;
; -14.568 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.379     ; 14.687     ;
; -14.566 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 14.723     ;
; -14.563 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 14.720     ;
; -14.554 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.310     ; 14.742     ;
; -14.551 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.310     ; 14.739     ;
; -14.548 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a7~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 14.735     ;
; -14.504 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.647     ;
; -14.504 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.380     ; 14.622     ;
; -14.503 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.646     ;
; -14.501 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.644     ;
; -14.500 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.643     ;
; -14.500 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.643     ;
; -14.496 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a35~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.369     ; 14.625     ;
; -14.495 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a4~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.339     ; 14.654     ;
; -14.492 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.635     ;
; -14.491 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.323     ; 14.666     ;
; -14.490 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.633     ;
; -14.487 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.631     ;
; -14.485 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.629     ;
; -14.472 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.363     ; 14.607     ;
; -14.470 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.363     ; 14.605     ;
; -14.467 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.371     ; 14.594     ;
; -14.464 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.371     ; 14.591     ;
; -14.456 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.364     ; 14.590     ;
; -14.448 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a22~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.592     ;
; -14.446 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 14.602     ;
; -14.445 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 14.601     ;
; -14.444 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a34~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.381     ; 14.561     ;
; -14.443 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 14.599     ;
; -14.442 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 14.598     ;
; -14.442 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 14.598     ;
; -14.441 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a64~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.323     ; 14.616     ;
; -14.438 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a64~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.323     ; 14.613     ;
; -14.434 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 14.621     ;
; -14.433 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 14.620     ;
; -14.431 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 14.618     ;
; -14.430 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 14.617     ;
; -14.430 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 14.617     ;
; -14.430 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a129~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.573     ;
; -14.426 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.568     ;
; -14.426 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a96~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.586     ;
; -14.425 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.380     ; 14.543     ;
; -14.424 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.380     ; 14.542     ;
; -14.423 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a96~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.583     ;
; -14.422 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a135~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 14.613     ;
; -14.421 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.355     ; 14.564     ;
; -14.421 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.380     ; 14.539     ;
; -14.421 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.380     ; 14.539     ;
; -14.417 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a16~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.349     ; 14.566     ;
; -14.406 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.364     ; 14.540     ;
; -14.405 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.370     ; 14.533     ;
; -14.401 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a7~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.310     ; 14.589     ;
; -14.399 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.372     ; 14.525     ;
; -14.398 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a7~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.310     ; 14.586     ;
; -14.395 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.312     ; 14.581     ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga:vga_output|pixel_clock'                                                                                                             ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.856 ; vga:vga_output|pixel_row[3] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.773      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.831 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.731      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.798 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.698      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.758 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.659      ;
; -2.727 ; vga:vga_output|pixel_row[3] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.644      ;
; -2.724 ; vga:vga_output|pixel_row[3] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.641      ;
; -2.702 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.619      ;
; -2.702 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.619      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.693 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.098     ; 3.593      ;
; -2.690 ; vga:vga_output|pixel_row[1] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.607      ;
; -2.609 ; vga:vga_output|pixel_row[4] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.526      ;
; -2.605 ; vga:vga_output|pixel_row[4] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.522      ;
; -2.603 ; vga:vga_output|pixel_row[0] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.520      ;
; -2.601 ; vga:vga_output|pixel_row[2] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.518      ;
; -2.595 ; vga:vga_output|pixel_row[3] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.512      ;
; -2.592 ; vga:vga_output|pixel_row[3] ; ram_read_addr[11]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.509      ;
; -2.587 ; vga:vga_output|pixel_row[0] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.504      ;
; -2.570 ; vga:vga_output|pixel_row[2] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.487      ;
; -2.566 ; vga:vga_output|pixel_row[7] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.483      ;
; -2.562 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.479      ;
; -2.562 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.479      ;
; -2.561 ; vga:vga_output|pixel_row[1] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.478      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.559 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.460      ;
; -2.558 ; vga:vga_output|pixel_row[1] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.475      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.550 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.097     ; 3.451      ;
; -2.547 ; vga:vga_output|pixel_row[5] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.464      ;
; -2.540 ; vga:vga_output|v_count[7]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.314      ; 3.852      ;
; -2.527 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.444      ;
; -2.527 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.444      ;
; -2.523 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.440      ;
; -2.522 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.439      ;
; -2.522 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.439      ;
; -2.507 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.096     ; 3.409      ;
; -2.507 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.096     ; 3.409      ;
; -2.507 ; vga:vga_output|v_count[6]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.314      ; 3.819      ;
; -2.484 ; vga:vga_output|v_count[4]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.401      ;
; -2.484 ; vga:vga_output|v_count[4]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.401      ;
; -2.482 ; vga:vga_output|pixel_row[7] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.399      ;
; -2.477 ; vga:vga_output|pixel_row[4] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.394      ;
; -2.473 ; vga:vga_output|pixel_row[4] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.390      ;
; -2.472 ; vga:vga_output|v_count[6]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.389      ;
; -2.472 ; vga:vga_output|v_count[6]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.389      ;
; -2.471 ; vga:vga_output|pixel_row[0] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.388      ;
; -2.469 ; vga:vga_output|pixel_row[2] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.386      ;
; -2.468 ; vga:vga_output|v_count[8]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.315      ; 3.781      ;
; -2.460 ; vga:vga_output|pixel_row[3] ; ram_read_addr[9]            ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.377      ;
; -2.455 ; vga:vga_output|pixel_row[0] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.372      ;
; -2.453 ; vga:vga_output|v_count[1]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.080     ; 3.371      ;
; -2.453 ; vga:vga_output|v_count[1]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.080     ; 3.371      ;
; -2.445 ; vga:vga_output|pixel_row[3] ; ram_read_addr[10]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.362      ;
; -2.445 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.362      ;
; -2.445 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.362      ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                 ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.145 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.500        ; 1.677      ; 2.542      ;
; 0.353  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 1.000        ; 1.677      ; 2.544      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                 ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.065 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.000        ; 1.737      ; 2.250      ;
; 0.597 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; -0.500       ; 1.737      ; 2.282      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'td_clk27'                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                   ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.390 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.READ                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.674      ;
; 0.401 ; adv7180:decoder|\vs_manager:vs_idle                        ; adv7180:decoder|vs_flag                                                                   ; td_clk27                   ; td_clk27    ; 0.000        ; 0.100      ; 0.687      ;
; 0.403 ; adv7180:decoder|ram_we                                     ; adv7180:decoder|ram_we                                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.420 ; adv7180:decoder|\hs_manager:hs_idle                        ; adv7180:decoder|hs_flag                                                                   ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.687      ;
; 0.533 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.240      ;
; 0.547 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[6]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.254      ;
; 0.547 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[8]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[9]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.254      ;
; 0.548 ; adv7180:decoder|\adv7180_decoder:buffer_index[24]          ; adv7180:decoder|\adv7180_decoder:buffer_index[25]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.255      ;
; 0.551 ; adv7180:decoder|\adv7180_decoder:data_buffer[20]           ; adv7180:decoder|ram_din[20]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; adv7180:decoder|\adv7180_decoder:data_buffer[31]           ; adv7180:decoder|ram_din[31]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; adv7180:decoder|\adv7180_decoder:data_buffer[17]           ; adv7180:decoder|ram_din[17]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; adv7180:decoder|\adv7180_decoder:data_buffer[4]            ; adv7180:decoder|ram_din[4]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; adv7180:decoder|\adv7180_decoder:data_buffer[7]            ; adv7180:decoder|ram_din[7]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; adv7180:decoder|\adv7180_decoder:data_buffer[21]           ; adv7180:decoder|ram_din[21]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[8]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.259      ;
; 0.553 ; adv7180:decoder|\adv7180_decoder:data_buffer[25]           ; adv7180:decoder|ram_din[25]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; adv7180:decoder|\adv7180_decoder:data_buffer[15]           ; adv7180:decoder|ram_din[15]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; adv7180:decoder|\adv7180_decoder:data_buffer[1]            ; adv7180:decoder|ram_din[1]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; adv7180:decoder|\adv7180_decoder:data_buffer[23]           ; adv7180:decoder|ram_din[23]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; adv7180:decoder|\adv7180_decoder:buffer_index[24]          ; adv7180:decoder|\adv7180_decoder:buffer_index[26]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.260      ;
; 0.554 ; adv7180:decoder|\adv7180_decoder:data_buffer[3]            ; adv7180:decoder|ram_din[3]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; adv7180:decoder|\adv7180_decoder:data_buffer[5]            ; adv7180:decoder|ram_din[5]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.821      ;
; 0.560 ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.509      ; 1.255      ;
; 0.561 ; ram_read_addr[14]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|address_reg_b[1] ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.554      ; 1.331      ;
; 0.563 ; ram_read_addr[15]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|address_reg_b[2] ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.553      ; 1.332      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:data_buffer[28]           ; adv7180:decoder|ram_din[28]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.082      ; 0.852      ;
; 0.591 ; adv7180:decoder|\adv7180_decoder:data_buffer[13]           ; adv7180:decoder|ram_din[13]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.858      ;
; 0.618 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.VS_RESET                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.902      ;
; 0.624 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.908      ;
; 0.626 ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; adv7180:decoder|\adv7180_decoder:next_data_address[1]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.910      ;
; 0.632 ; adv7180:decoder|\adv7180_decoder:next_data_address[23]     ; adv7180:decoder|data_address[23]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.064      ; 0.882      ;
; 0.635 ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; adv7180:decoder|\adv7180_decoder:clock_count[2]                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; adv7180:decoder|\adv7180_decoder:clock_count[1]                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; adv7180:decoder|\adv7180_decoder:clock_count[3]                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; adv7180:decoder|\adv7180_decoder:data_buffer[9]            ; adv7180:decoder|ram_din[9]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; adv7180:decoder|\adv7180_decoder:data_buffer[19]           ; adv7180:decoder|ram_din[19]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|data_address[18]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.064      ; 0.887      ;
; 0.638 ; adv7180:decoder|\adv7180_decoder:buffer_index[21]          ; adv7180:decoder|\adv7180_decoder:buffer_index[21]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; adv7180:decoder|\adv7180_decoder:next_data_address[5]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; adv7180:decoder|\adv7180_decoder:next_data_address[21]     ; adv7180:decoder|\adv7180_decoder:next_data_address[21]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; adv7180:decoder|\adv7180_decoder:next_data_address[2]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[4]      ; adv7180:decoder|\adv7180_decoder:next_data_address[4]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[12]     ; adv7180:decoder|\adv7180_decoder:next_data_address[12]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[13]     ; adv7180:decoder|\adv7180_decoder:next_data_address[13]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; adv7180:decoder|\adv7180_decoder:next_data_address[14]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[15]     ; adv7180:decoder|\adv7180_decoder:next_data_address[15]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|data_address[16]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.064      ; 0.889      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[11] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[11]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:buffer_index[17]          ; adv7180:decoder|\adv7180_decoder:buffer_index[17]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:buffer_index[18]          ; adv7180:decoder|\adv7180_decoder:buffer_index[18]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:buffer_index[19]          ; adv7180:decoder|\adv7180_decoder:buffer_index[19]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:buffer_index[20]          ; adv7180:decoder|\adv7180_decoder:buffer_index[20]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:buffer_index[28]          ; adv7180:decoder|\adv7180_decoder:buffer_index[28]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[9]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[9]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|\adv7180_decoder:next_data_address[18]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[3]      ; adv7180:decoder|\adv7180_decoder:next_data_address[3]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[7]      ; adv7180:decoder|\adv7180_decoder:next_data_address[7]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[9]      ; adv7180:decoder|\adv7180_decoder:next_data_address[9]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[10]     ; adv7180:decoder|\adv7180_decoder:next_data_address[10]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[11]     ; adv7180:decoder|\adv7180_decoder:next_data_address[11]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|\adv7180_decoder:next_data_address[17]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[19]     ; adv7180:decoder|\adv7180_decoder:next_data_address[19]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[20]     ; adv7180:decoder|\adv7180_decoder:next_data_address[20]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[28]     ; adv7180:decoder|\adv7180_decoder:next_data_address[28]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:buffer_index[23]          ; adv7180:decoder|\adv7180_decoder:buffer_index[23]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:buffer_index[29]          ; adv7180:decoder|\adv7180_decoder:buffer_index[29]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:buffer_index[27]          ; adv7180:decoder|\adv7180_decoder:buffer_index[27]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:buffer_index[25]          ; adv7180:decoder|\adv7180_decoder:buffer_index[25]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:buffer_index[26]          ; adv7180:decoder|\adv7180_decoder:buffer_index[26]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[23]     ; adv7180:decoder|\adv7180_decoder:next_data_address[23]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[25]     ; adv7180:decoder|\adv7180_decoder:next_data_address[25]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[26]     ; adv7180:decoder|\adv7180_decoder:next_data_address[26]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[27]     ; adv7180:decoder|\adv7180_decoder:next_data_address[27]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[29]     ; adv7180:decoder|\adv7180_decoder:next_data_address[29]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; adv7180:decoder|\adv7180_decoder:buffer_index[30]          ; adv7180:decoder|\adv7180_decoder:buffer_index[30]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.926      ;
; 0.642 ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ; adv7180:decoder|\adv7180_decoder:buffer_index[10]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; adv7180:decoder|\adv7180_decoder:buffer_index[16]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.926      ;
; 0.642 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|\adv7180_decoder:next_data_address[16]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.926      ;
; 0.642 ; adv7180:decoder|\adv7180_decoder:next_data_address[30]     ; adv7180:decoder|\adv7180_decoder:next_data_address[30]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.926      ;
; 0.642 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ; adv7180:decoder|\adv7180_decoder:buffer_index[9]                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; adv7180:decoder|\adv7180_decoder:next_data_address[6]      ; adv7180:decoder|\adv7180_decoder:next_data_address[6]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; adv7180:decoder|\adv7180_decoder:next_data_address[8]      ; adv7180:decoder|\adv7180_decoder:next_data_address[8]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.927      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:buffer_index[22]          ; adv7180:decoder|\adv7180_decoder:buffer_index[22]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:next_data_address[22]     ; adv7180:decoder|\adv7180_decoder:next_data_address[22]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:next_data_address[24]     ; adv7180:decoder|\adv7180_decoder:next_data_address[24]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.928      ;
; 0.646 ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ; adv7180:decoder|\adv7180_decoder:buffer_index[8]                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.913      ;
; 0.654 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[17]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.361      ;
; 0.654 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.521      ; 1.361      ;
; 0.655 ; adv7180:decoder|\adv7180_decoder:data_buffer[29]           ; adv7180:decoder|ram_din[29]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ; adv7180:decoder|\adv7180_decoder:buffer_index[5]                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[1]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[1]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[2]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[2]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.081      ; 0.923      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga:vga_output|pixel_clock'                                                                                                                  ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.402 ; vga:vga_output|v_count[9]      ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:vga_output|v_count[7]      ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:vga_output|v_count[6]      ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:vga_output|v_count[5]      ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:vga_output|v_count[4]      ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[3]      ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[2]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.556 ; vga:vga_output|horiz_sync      ; vga:vga_output|horiz_sync_out ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.822      ;
; 0.652 ; vga:vga_output|h_count[3]      ; vga:vga_output|pixel_col[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 0.933      ;
; 0.657 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.923      ;
; 0.670 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.936      ;
; 0.677 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.943      ;
; 0.683 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.949      ;
; 0.689 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.955      ;
; 0.690 ; vga:vga_output|h_count[7]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.956      ;
; 0.781 ; vga:vga_output|h_count[5]      ; vga:vga_output|pixel_col[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.062      ;
; 0.807 ; vga:vga_output|h_count[4]      ; vga:vga_output|pixel_col[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.088      ;
; 0.833 ; vga:vga_output|h_count[6]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.114      ;
; 0.934 ; ycc2rgb:ycc2rgb_converter|b[0] ; vga_pixel[0]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.694      ;
; 0.935 ; ycc2rgb:ycc2rgb_converter|b[1] ; vga_pixel[1]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.695      ;
; 0.936 ; ycc2rgb:ycc2rgb_converter|b[7] ; vga_pixel[7]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.696      ;
; 0.936 ; ycc2rgb:ycc2rgb_converter|b[5] ; vga_pixel[5]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.696      ;
; 0.936 ; ycc2rgb:ycc2rgb_converter|b[2] ; vga_pixel[2]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.696      ;
; 0.937 ; ycc2rgb:ycc2rgb_converter|b[4] ; vga_pixel[4]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.697      ;
; 0.937 ; ycc2rgb:ycc2rgb_converter|r[0] ; vga_pixel[16]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.697      ;
; 0.938 ; ycc2rgb:ycc2rgb_converter|b[3] ; vga_pixel[3]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.698      ;
; 0.938 ; ycc2rgb:ycc2rgb_converter|r[2] ; vga_pixel[18]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.698      ;
; 0.966 ; ycc2rgb:ycc2rgb_converter|g[6] ; vga_pixel[14]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.013      ; 0.695      ;
; 0.966 ; ycc2rgb:ycc2rgb_converter|g[4] ; vga_pixel[12]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.013      ; 0.695      ;
; 0.968 ; ycc2rgb:ycc2rgb_converter|g[7] ; vga_pixel[15]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.013      ; 0.697      ;
; 0.970 ; ycc2rgb:ycc2rgb_converter|g[5] ; vga_pixel[13]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.013      ; 0.699      ;
; 0.974 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.240      ;
; 0.988 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.254      ;
; 0.992 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.258      ;
; 1.009 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.275      ;
; 1.010 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.276      ;
; 1.015 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.281      ;
; 1.016 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.282      ;
; 1.022 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.288      ;
; 1.026 ; vga:vga_output|h_count[9]      ; vga:vga_output|h_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.292      ;
; 1.030 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.296      ;
; 1.056 ; vga:vga_output|h_count[2]      ; vga:vga_output|pixel_col[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.337      ;
; 1.067 ; vga:vga_output|h_count[9]      ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.348      ;
; 1.070 ; vga:vga_output|h_count[8]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.351      ;
; 1.095 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.361      ;
; 1.098 ; vga:vga_output|pixel_col[8]    ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.090      ; 1.374      ;
; 1.100 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.366      ;
; 1.106 ; ycc2rgb:ycc2rgb_converter|r[5] ; vga_pixel[21]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.866      ;
; 1.106 ; ycc2rgb:ycc2rgb_converter|r[1] ; vga_pixel[17]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.866      ;
; 1.107 ; ycc2rgb:ycc2rgb_converter|b[6] ; vga_pixel[6]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.867      ;
; 1.107 ; ycc2rgb:ycc2rgb_converter|r[6] ; vga_pixel[22]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 0.867      ;
; 1.113 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.379      ;
; 1.114 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.380      ;
; 1.130 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.396      ;
; 1.135 ; vga:vga_output|pixel_row[1]    ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.400      ;
; 1.136 ; vga:vga_output|v_count[1]      ; vga:vga_output|v_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.402      ;
; 1.137 ; ycc2rgb:ycc2rgb_converter|g[3] ; vga_pixel[11]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.013      ; 0.866      ;
; 1.139 ; ycc2rgb:ycc2rgb_converter|g[1] ; vga_pixel[9]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.013      ; 0.868      ;
; 1.141 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.407      ;
; 1.142 ; ycc2rgb:ycc2rgb_converter|g[0] ; vga_pixel[8]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.012      ; 0.870      ;
; 1.161 ; vga:vga_output|pixel_col[9]    ; ram_read_addr[7]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.082      ; 1.429      ;
; 1.170 ; vga:vga_output|h_count[7]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.451      ;
; 1.194 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.113      ; 1.493      ;
; 1.199 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.113      ; 1.498      ;
; 1.209 ; vga:vga_output|v_count[4]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.541      ; 1.936      ;
; 1.216 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.482      ;
; 1.226 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.492      ;
; 1.235 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.501      ;
; 1.250 ; vga:vga_output|pixel_col[4]    ; ram_read_addr[2]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.094      ; 1.530      ;
; 1.251 ; vga:vga_output|h_count[1]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.532      ;
; 1.260 ; vga:vga_output|v_count[0]      ; vga:vga_output|v_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.526      ;
; 1.262 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.528      ;
; 1.274 ; ycc2rgb:ycc2rgb_converter|r[7] ; vga_pixel[23]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 1.034      ;
; 1.275 ; ycc2rgb:ycc2rgb_converter|r[3] ; vga_pixel[19]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 1.035      ;
; 1.276 ; ycc2rgb:ycc2rgb_converter|r[4] ; vga_pixel[20]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.044      ; 1.036      ;
; 1.279 ; vga:vga_output|h_count[3]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.560      ;
; 1.298 ; vga:vga_output|h_count[6]      ; vga:vga_output|pixel_col[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.502      ; 1.986      ;
; 1.304 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.585      ;
; 1.320 ; vga:vga_output|h_count[0]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.586      ;
; 1.320 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.113      ; 1.619      ;
; 1.325 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.113      ; 1.624      ;
; 1.330 ; vga:vga_output|v_count[1]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.596      ;
; 1.335 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 1.602      ;
; 1.336 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 1.603      ;
; 1.337 ; ycc2rgb:ycc2rgb_converter|g[2] ; vga_pixel[10]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.012      ; 1.065      ;
; 1.337 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 1.604      ;
; 1.338 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 1.605      ;
; 1.338 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 1.605      ;
; 1.343 ; vga:vga_output|pixel_col[6]    ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; -0.297     ; 1.232      ;
; 1.344 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.610      ;
; 1.344 ; vga:vga_output|v_count[0]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.610      ;
; 1.347 ; vga:vga_output|h_count[9]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.095      ; 1.628      ;
; 1.347 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.613      ;
; 1.348 ; vga:vga_output|pixel_col[6]    ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; -0.297     ; 1.237      ;
; 1.350 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.616      ;
; 1.353 ; vga:vga_output|h_count[7]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.619      ;
; 1.361 ; vga:vga_output|pixel_row[6]    ; ram_read_addr[12]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.626      ;
; 1.363 ; vga:vga_output|pixel_row[8]    ; ram_read_addr[12]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.628      ;
; 1.364 ; vga:vga_output|pixel_row[8]    ; ram_read_addr[14]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.629      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'td_clk27'                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; td_clk27 ; Rise       ; td_clk27                                                                                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_we_reg       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.370  ; 0.590        ; 0.220          ; High Pulse Width ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i              ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o              ;
; 0.626  ; 0.626        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'                                                             ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[10]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[11]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[12]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[13]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[14]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[15]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[8]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[9]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync_out ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[10]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[11]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[12]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[13]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[14]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[15]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[16]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[17]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[18]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[19]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[20]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[21]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[22]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[23]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[3]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[4]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[5]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[6]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[7]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[8]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[9]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ycc_even                      ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[10]                 ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[8]                  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[11]                 ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[12]                 ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[13]                 ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[14]                 ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[15]                 ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[9]                  ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[0]     ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync     ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync_out ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 6.034 ; 6.635 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 2.619 ; 3.176 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 2.551 ; 3.033 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 5.778 ; 6.266 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 3.562 ; 4.044 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 3.326 ; 3.812 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 2.723 ; 3.204 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 2.588 ; 3.197 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 3.251 ; 3.783 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 3.413 ; 3.935 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 2.910 ; 3.466 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 3.562 ; 4.044 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 2.876 ; 3.433 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 3.902 ; 4.405 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -3.935 ; -4.354 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -1.814 ; -2.295 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -1.965 ; -2.438 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -3.039 ; -3.542 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -1.677 ; -2.139 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -2.138 ; -2.624 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -1.677 ; -2.139 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -1.974 ; -2.506 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -1.995 ; -2.527 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -2.071 ; -2.510 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -1.863 ; -2.387 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -1.912 ; -2.382 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -1.923 ; -2.430 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -3.361 ; -3.829 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 11.152 ; 11.098 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 11.359 ; 11.474 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 9.470  ; 9.417  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 9.161  ; 9.179  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 11.359 ; 11.474 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 9.750  ; 9.748  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 9.142  ; 9.151  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 9.146  ; 9.103  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 9.075  ; 9.113  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 9.186  ; 9.105  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 6.308  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 10.846 ; 10.890 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 10.140 ; 10.249 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 9.985  ; 9.985  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 9.429  ; 9.475  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 10.846 ; 10.890 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 10.610 ; 10.703 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 10.736 ; 10.804 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 10.212 ; 10.189 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 10.134 ; 10.154 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 9.221  ; 9.200  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 11.127 ; 11.118 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 10.681 ; 10.798 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 10.854 ; 10.808 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 8.694  ; 8.826  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 10.877 ; 10.798 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 10.781 ; 10.719 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 9.866  ; 9.846  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 9.876  ; 9.922  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 11.127 ; 11.118 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 10.148 ; 10.102 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;        ; 6.396  ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 10.663 ; 10.640 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 8.729  ; 8.756  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 9.110  ; 9.058  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 8.813  ; 8.829  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 10.923 ; 11.033 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 9.379  ; 9.376  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 8.796  ; 8.802  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 8.799  ; 8.756  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 8.729  ; 8.764  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 8.836  ; 8.757  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 6.083  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 9.070  ; 9.112  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 9.752  ; 9.855  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 9.602  ; 9.600  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 9.070  ; 9.112  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 10.428 ; 10.468 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 10.203 ; 10.291 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 10.325 ; 10.388 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 9.819  ; 9.796  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 9.746  ; 9.764  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 8.869  ; 8.847  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 8.365  ; 8.490  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 10.271 ; 10.382 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 10.437 ; 10.391 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 8.365  ; 8.490  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 10.458 ; 10.381 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 10.367 ; 10.305 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 9.488  ; 9.468  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 9.498  ; 9.540  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 10.698 ; 10.689 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 9.761  ; 9.714  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;        ; 6.166  ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+--------+--------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 9.204 ;    ;    ; 9.697 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 8.885 ;    ;    ; 9.357 ;
+------------+-------------+-------+----+----+-------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 35.74 MHz  ; 35.74 MHz       ; td_clk27                   ;      ;
; 286.94 MHz ; 286.94 MHz      ; vga:vga_output|pixel_clock ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+----------------------------+---------+---------------+
; Clock                      ; Slack   ; End Point TNS ;
+----------------------------+---------+---------------+
; td_clk27                   ; -13.488 ; -2803.368     ;
; vga:vga_output|pixel_clock ; -2.485  ; -115.082      ;
; clk50                      ; -0.048  ; -0.048        ;
+----------------------------+---------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; clk50                      ; 0.012 ; 0.000         ;
; td_clk27                   ; 0.350 ; 0.000         ;
; vga:vga_output|pixel_clock ; 0.354 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -3.000 ; -2063.300     ;
; clk50                      ; -3.000 ; -4.285        ;
; vga:vga_output|pixel_clock ; -1.285 ; -107.940      ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'td_clk27'                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -13.488 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.668     ;
; -13.443 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.624     ;
; -13.440 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.621     ;
; -13.425 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.574     ;
; -13.416 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.607     ;
; -13.380 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.349     ; 13.530     ;
; -13.377 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.349     ; 13.527     ;
; -13.371 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.563     ;
; -13.368 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.560     ;
; -13.320 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.500     ;
; -13.305 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.473     ;
; -13.296 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.476     ;
; -13.296 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.476     ;
; -13.293 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.473     ;
; -13.293 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.473     ;
; -13.293 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.473     ;
; -13.275 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.456     ;
; -13.272 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.453     ;
; -13.269 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.450     ;
; -13.261 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.402     ;
; -13.260 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 13.429     ;
; -13.257 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.287     ; 13.469     ;
; -13.257 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.406     ;
; -13.257 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 13.426     ;
; -13.233 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.382     ;
; -13.233 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.382     ;
; -13.230 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.379     ;
; -13.230 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.379     ;
; -13.224 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.415     ;
; -13.224 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.415     ;
; -13.224 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.317     ; 13.406     ;
; -13.221 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.412     ;
; -13.221 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.412     ;
; -13.221 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.412     ;
; -13.221 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.317     ; 13.403     ;
; -13.216 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 13.358     ;
; -13.213 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 13.355     ;
; -13.212 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.286     ; 13.425     ;
; -13.211 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.351     ; 13.359     ;
; -13.209 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.286     ; 13.422     ;
; -13.177 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.343     ;
; -13.169 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 13.326     ;
; -13.166 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.315     ;
; -13.163 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 13.312     ;
; -13.132 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.332     ; 13.299     ;
; -13.129 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.332     ; 13.296     ;
; -13.128 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.308     ;
; -13.128 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.308     ;
; -13.127 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a64~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.302     ; 13.324     ;
; -13.125 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.305     ;
; -13.125 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.305     ;
; -13.125 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.305     ;
; -13.124 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 13.282     ;
; -13.121 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.341     ; 13.279     ;
; -13.120 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a96~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.316     ; 13.303     ;
; -13.114 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a7~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.287     ; 13.326     ;
; -13.113 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.281     ;
; -13.113 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.281     ;
; -13.110 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.278     ;
; -13.110 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.278     ;
; -13.110 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.278     ;
; -13.092 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.233     ;
; -13.082 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.332     ; 13.249     ;
; -13.082 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a64~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.301     ; 13.280     ;
; -13.080 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a22~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.332     ; 13.247     ;
; -13.079 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a64~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.301     ; 13.277     ;
; -13.077 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.258     ;
; -13.077 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.258     ;
; -13.075 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a96~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.315     ; 13.259     ;
; -13.074 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.255     ;
; -13.074 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.255     ;
; -13.074 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.318     ; 13.255     ;
; -13.072 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a96~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.315     ; 13.256     ;
; -13.069 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a7~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.286     ; 13.282     ;
; -13.069 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a34~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.359     ; 13.209     ;
; -13.069 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.210     ;
; -13.069 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.210     ;
; -13.066 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a7~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.286     ; 13.279     ;
; -13.066 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.207     ;
; -13.066 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.207     ;
; -13.065 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.287     ; 13.277     ;
; -13.065 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.287     ; 13.277     ;
; -13.062 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.287     ; 13.274     ;
; -13.062 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.287     ; 13.274     ;
; -13.062 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.287     ; 13.274     ;
; -13.059 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a35~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.346     ; 13.212     ;
; -13.058 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.342     ; 13.215     ;
; -13.043 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.304     ; 13.238     ;
; -13.042 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.351     ; 13.190     ;
; -13.037 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.205     ;
; -13.035 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a22~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.203     ;
; -13.034 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.202     ;
; -13.032 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a22~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.331     ; 13.200     ;
; -13.024 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a34~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.165     ;
; -13.023 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.292     ; 13.230     ;
; -13.021 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a34~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 13.162     ;
; -13.019 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.351     ; 13.167     ;
; -13.019 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.351     ; 13.167     ;
; -13.016 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.351     ; 13.164     ;
; -13.016 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.351     ; 13.164     ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'                                                                                                              ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.485 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.399      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.477 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.390      ;
; -2.466 ; vga:vga_output|pixel_row[3] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.392      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.461 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.374      ;
; -2.401 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.327      ;
; -2.401 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.327      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.378 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.086     ; 3.291      ;
; -2.350 ; vga:vga_output|pixel_row[3] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.276      ;
; -2.325 ; vga:vga_output|pixel_row[1] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.251      ;
; -2.321 ; vga:vga_output|pixel_row[3] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.247      ;
; -2.284 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.210      ;
; -2.284 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.210      ;
; -2.249 ; vga:vga_output|pixel_row[2] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.175      ;
; -2.249 ; vga:vga_output|pixel_row[0] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.175      ;
; -2.247 ; vga:vga_output|pixel_row[4] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.173      ;
; -2.238 ; vga:vga_output|pixel_row[4] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.164      ;
; -2.234 ; vga:vga_output|pixel_row[3] ; ram_read_addr[11]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.160      ;
; -2.230 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.084     ; 3.145      ;
; -2.230 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.084     ; 3.145      ;
; -2.225 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.151      ;
; -2.225 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.151      ;
; -2.225 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.151      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.220 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.134      ;
; -2.219 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.145      ;
; -2.219 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.145      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.218 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.085     ; 3.132      ;
; -2.213 ; vga:vga_output|pixel_row[7] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.139      ;
; -2.209 ; vga:vga_output|pixel_row[1] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.135      ;
; -2.205 ; vga:vga_output|pixel_row[3] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.131      ;
; -2.205 ; vga:vga_output|pixel_row[0] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.131      ;
; -2.201 ; vga:vga_output|v_count[7]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.295      ; 3.495      ;
; -2.200 ; vga:vga_output|pixel_row[5] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.126      ;
; -2.200 ; vga:vga_output|v_count[8]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.296      ; 3.495      ;
; -2.190 ; vga:vga_output|pixel_row[2] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.116      ;
; -2.184 ; vga:vga_output|v_count[4]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.111      ;
; -2.184 ; vga:vga_output|v_count[4]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.111      ;
; -2.180 ; vga:vga_output|pixel_row[1] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.106      ;
; -2.176 ; vga:vga_output|v_count[6]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.295      ; 3.470      ;
; -2.174 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.100      ;
; -2.174 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.100      ;
; -2.173 ; vga:vga_output|v_count[6]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.100      ;
; -2.173 ; vga:vga_output|v_count[6]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.100      ;
; -2.168 ; vga:vga_output|v_count[1]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.071     ; 3.096      ;
; -2.168 ; vga:vga_output|v_count[1]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.071     ; 3.096      ;
; -2.151 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.078      ;
; -2.151 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.078      ;
; -2.133 ; vga:vga_output|pixel_row[2] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.059      ;
; -2.133 ; vga:vga_output|pixel_row[0] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.059      ;
; -2.131 ; vga:vga_output|pixel_row[4] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.057      ;
; -2.122 ; vga:vga_output|pixel_row[4] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.048      ;
; -2.121 ; vga:vga_output|v_count[0]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.071     ; 3.049      ;
; -2.121 ; vga:vga_output|v_count[0]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.071     ; 3.049      ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                  ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.048 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.500        ; 1.565      ; 2.315      ;
; 0.460  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 1.000        ; 1.565      ; 2.307      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                  ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.012 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.000        ; 1.619      ; 2.045      ;
; 0.543 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; -0.500       ; 1.619      ; 2.076      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'td_clk27'                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                   ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.350 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.READ                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.608      ;
; 0.354 ; adv7180:decoder|ram_we                                     ; adv7180:decoder|ram_we                                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; adv7180:decoder|\vs_manager:vs_idle                        ; adv7180:decoder|vs_flag                                                                   ; td_clk27                   ; td_clk27    ; 0.000        ; 0.089      ; 0.623      ;
; 0.380 ; adv7180:decoder|\hs_manager:hs_idle                        ; adv7180:decoder|hs_flag                                                                   ; td_clk27                   ; td_clk27    ; 0.000        ; 0.073      ; 0.624      ;
; 0.500 ; ram_read_addr[14]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|address_reg_b[1] ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.531      ; 1.232      ;
; 0.501 ; ram_read_addr[15]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|address_reg_b[2] ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.530      ; 1.232      ;
; 0.501 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.459      ; 1.131      ;
; 0.505 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[6]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.459      ; 1.135      ;
; 0.505 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[8]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[9]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.459      ; 1.135      ;
; 0.506 ; adv7180:decoder|\adv7180_decoder:data_buffer[20]           ; adv7180:decoder|ram_din[20]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; adv7180:decoder|\adv7180_decoder:buffer_index[24]          ; adv7180:decoder|\adv7180_decoder:buffer_index[25]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.459      ; 1.136      ;
; 0.507 ; adv7180:decoder|\adv7180_decoder:data_buffer[31]           ; adv7180:decoder|ram_din[31]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; adv7180:decoder|\adv7180_decoder:data_buffer[17]           ; adv7180:decoder|ram_din[17]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; adv7180:decoder|\adv7180_decoder:data_buffer[4]            ; adv7180:decoder|ram_din[4]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; adv7180:decoder|\adv7180_decoder:data_buffer[7]            ; adv7180:decoder|ram_din[7]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; adv7180:decoder|\adv7180_decoder:data_buffer[21]           ; adv7180:decoder|ram_din[21]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; adv7180:decoder|\adv7180_decoder:data_buffer[25]           ; adv7180:decoder|ram_din[25]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; adv7180:decoder|\adv7180_decoder:data_buffer[15]           ; adv7180:decoder|ram_din[15]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; adv7180:decoder|\adv7180_decoder:data_buffer[1]            ; adv7180:decoder|ram_din[1]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; adv7180:decoder|\adv7180_decoder:data_buffer[23]           ; adv7180:decoder|ram_din[23]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; adv7180:decoder|\adv7180_decoder:data_buffer[5]            ; adv7180:decoder|ram_din[5]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; adv7180:decoder|\adv7180_decoder:data_buffer[3]            ; adv7180:decoder|ram_din[3]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.752      ;
; 0.516 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[8]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.459      ; 1.146      ;
; 0.517 ; adv7180:decoder|\adv7180_decoder:buffer_index[24]          ; adv7180:decoder|\adv7180_decoder:buffer_index[26]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.459      ; 1.147      ;
; 0.525 ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.445      ; 1.141      ;
; 0.539 ; adv7180:decoder|\adv7180_decoder:data_buffer[28]           ; adv7180:decoder|ram_din[28]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.782      ;
; 0.548 ; adv7180:decoder|\adv7180_decoder:data_buffer[13]           ; adv7180:decoder|ram_din[13]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.791      ;
; 0.559 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.VS_RESET                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.817      ;
; 0.570 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.828      ;
; 0.574 ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; adv7180:decoder|\adv7180_decoder:next_data_address[1]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.832      ;
; 0.579 ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; adv7180:decoder|\adv7180_decoder:clock_count[2]                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.822      ;
; 0.581 ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; adv7180:decoder|\adv7180_decoder:clock_count[1]                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; adv7180:decoder|\adv7180_decoder:next_data_address[23]     ; adv7180:decoder|data_address[23]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.060      ; 0.812      ;
; 0.582 ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; adv7180:decoder|\adv7180_decoder:clock_count[3]                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:data_buffer[9]            ; adv7180:decoder|ram_din[9]                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:data_buffer[19]           ; adv7180:decoder|ram_din[19]                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|data_address[18]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.060      ; 0.815      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; adv7180:decoder|\adv7180_decoder:next_data_address[2]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; adv7180:decoder|\adv7180_decoder:next_data_address[5]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:next_data_address[12]     ; adv7180:decoder|\adv7180_decoder:next_data_address[12]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; adv7180:decoder|\adv7180_decoder:next_data_address[14]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.842      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:buffer_index[18]          ; adv7180:decoder|\adv7180_decoder:buffer_index[18]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:buffer_index[20]          ; adv7180:decoder|\adv7180_decoder:buffer_index[20]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:buffer_index[21]          ; adv7180:decoder|\adv7180_decoder:buffer_index[21]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:buffer_index[28]          ; adv7180:decoder|\adv7180_decoder:buffer_index[28]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|\adv7180_decoder:next_data_address[18]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[4]      ; adv7180:decoder|\adv7180_decoder:next_data_address[4]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[10]     ; adv7180:decoder|\adv7180_decoder:next_data_address[10]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[20]     ; adv7180:decoder|\adv7180_decoder:next_data_address[20]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[21]     ; adv7180:decoder|\adv7180_decoder:next_data_address[21]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[28]     ; adv7180:decoder|\adv7180_decoder:next_data_address[28]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:buffer_index[30]          ; adv7180:decoder|\adv7180_decoder:buffer_index[30]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:buffer_index[26]          ; adv7180:decoder|\adv7180_decoder:buffer_index[26]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:next_data_address[13]     ; adv7180:decoder|\adv7180_decoder:next_data_address[13]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:next_data_address[15]     ; adv7180:decoder|\adv7180_decoder:next_data_address[15]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:next_data_address[26]     ; adv7180:decoder|\adv7180_decoder:next_data_address[26]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:next_data_address[30]     ; adv7180:decoder|\adv7180_decoder:next_data_address[30]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.844      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[11] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[11]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ; adv7180:decoder|\adv7180_decoder:buffer_index[10]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:buffer_index[17]          ; adv7180:decoder|\adv7180_decoder:buffer_index[17]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:buffer_index[19]          ; adv7180:decoder|\adv7180_decoder:buffer_index[19]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:buffer_index[29]          ; adv7180:decoder|\adv7180_decoder:buffer_index[29]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[9]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[9]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[3]      ; adv7180:decoder|\adv7180_decoder:next_data_address[3]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[7]      ; adv7180:decoder|\adv7180_decoder:next_data_address[7]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[9]      ; adv7180:decoder|\adv7180_decoder:next_data_address[9]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[11]     ; adv7180:decoder|\adv7180_decoder:next_data_address[11]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|\adv7180_decoder:next_data_address[17]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|data_address[16]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.060      ; 0.818      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[19]     ; adv7180:decoder|\adv7180_decoder:next_data_address[19]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[29]     ; adv7180:decoder|\adv7180_decoder:next_data_address[29]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13]                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:buffer_index[23]          ; adv7180:decoder|\adv7180_decoder:buffer_index[23]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:buffer_index[27]          ; adv7180:decoder|\adv7180_decoder:buffer_index[27]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:buffer_index[16]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:buffer_index[25]          ; adv7180:decoder|\adv7180_decoder:buffer_index[25]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|\adv7180_decoder:next_data_address[16]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:next_data_address[23]     ; adv7180:decoder|\adv7180_decoder:next_data_address[23]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:next_data_address[25]     ; adv7180:decoder|\adv7180_decoder:next_data_address[25]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:next_data_address[27]     ; adv7180:decoder|\adv7180_decoder:next_data_address[27]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ; adv7180:decoder|\adv7180_decoder:buffer_index[9]                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; adv7180:decoder|\adv7180_decoder:next_data_address[6]      ; adv7180:decoder|\adv7180_decoder:next_data_address[6]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; adv7180:decoder|\adv7180_decoder:next_data_address[8]      ; adv7180:decoder|\adv7180_decoder:next_data_address[8]                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.847      ;
; 0.590 ; adv7180:decoder|\adv7180_decoder:buffer_index[22]          ; adv7180:decoder|\adv7180_decoder:buffer_index[22]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; adv7180:decoder|\adv7180_decoder:next_data_address[22]     ; adv7180:decoder|\adv7180_decoder:next_data_address[22]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; adv7180:decoder|\adv7180_decoder:next_data_address[24]     ; adv7180:decoder|\adv7180_decoder:next_data_address[24]                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.087      ; 0.848      ;
; 0.591 ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ; adv7180:decoder|\adv7180_decoder:buffer_index[8]                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.834      ;
; 0.597 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.459      ; 1.227      ;
; 0.599 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[2]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[2]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; adv7180:decoder|\adv7180_decoder:buffer_index[2]           ; adv7180:decoder|\adv7180_decoder:buffer_index[2]                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ; adv7180:decoder|\adv7180_decoder:buffer_index[5]                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; adv7180:decoder|\adv7180_decoder:buffer_index[12]          ; adv7180:decoder|\adv7180_decoder:buffer_index[12]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; adv7180:decoder|\adv7180_decoder:buffer_index[14]                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.072      ; 0.842      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.354 ; vga:vga_output|v_count[9]      ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[7]      ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[6]      ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[5]      ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[4]      ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:vga_output|v_count[3]      ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:vga_output|v_count[2]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 0.597      ;
; 0.511 ; vga:vga_output|horiz_sync      ; vga:vga_output|horiz_sync_out ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 0.753      ;
; 0.601 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.844      ;
; 0.609 ; vga:vga_output|h_count[3]      ; vga:vga_output|pixel_col[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 0.863      ;
; 0.611 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.854      ;
; 0.618 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.861      ;
; 0.623 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.866      ;
; 0.627 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.870      ;
; 0.629 ; vga:vga_output|h_count[7]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.872      ;
; 0.726 ; vga:vga_output|h_count[5]      ; vga:vga_output|pixel_col[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 0.980      ;
; 0.751 ; vga:vga_output|h_count[4]      ; vga:vga_output|pixel_col[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.005      ;
; 0.775 ; vga:vga_output|h_count[6]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.029      ;
; 0.888 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.131      ;
; 0.897 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.140      ;
; 0.904 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.147      ;
; 0.906 ; ycc2rgb:ycc2rgb_converter|b[0] ; vga_pixel[0]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.638      ;
; 0.907 ; ycc2rgb:ycc2rgb_converter|b[7] ; vga_pixel[7]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.639      ;
; 0.907 ; ycc2rgb:ycc2rgb_converter|b[2] ; vga_pixel[2]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.639      ;
; 0.907 ; ycc2rgb:ycc2rgb_converter|b[1] ; vga_pixel[1]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.639      ;
; 0.908 ; ycc2rgb:ycc2rgb_converter|b[5] ; vga_pixel[5]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.640      ;
; 0.909 ; ycc2rgb:ycc2rgb_converter|b[4] ; vga_pixel[4]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.641      ;
; 0.909 ; ycc2rgb:ycc2rgb_converter|r[0] ; vga_pixel[16]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.641      ;
; 0.910 ; ycc2rgb:ycc2rgb_converter|b[3] ; vga_pixel[3]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.642      ;
; 0.910 ; ycc2rgb:ycc2rgb_converter|r[2] ; vga_pixel[18]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.642      ;
; 0.911 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.154      ;
; 0.915 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.158      ;
; 0.917 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.160      ;
; 0.922 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.165      ;
; 0.934 ; ycc2rgb:ycc2rgb_converter|g[4] ; vga_pixel[12]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.003      ; 0.638      ;
; 0.935 ; ycc2rgb:ycc2rgb_converter|g[6] ; vga_pixel[14]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.003      ; 0.639      ;
; 0.936 ; ycc2rgb:ycc2rgb_converter|g[7] ; vga_pixel[15]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.003      ; 0.640      ;
; 0.938 ; ycc2rgb:ycc2rgb_converter|g[5] ; vga_pixel[13]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.003      ; 0.642      ;
; 0.938 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.181      ;
; 0.940 ; vga:vga_output|h_count[9]      ; vga:vga_output|h_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.183      ;
; 0.945 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.188      ;
; 0.983 ; vga:vga_output|h_count[2]      ; vga:vga_output|pixel_col[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.237      ;
; 0.985 ; vga:vga_output|h_count[9]      ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.239      ;
; 0.987 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.230      ;
; 0.996 ; vga:vga_output|h_count[8]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.250      ;
; 0.998 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.241      ;
; 1.003 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.246      ;
; 1.007 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.250      ;
; 1.016 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.259      ;
; 1.021 ; vga:vga_output|pixel_col[8]    ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.275      ;
; 1.032 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.275      ;
; 1.042 ; vga:vga_output|v_count[1]      ; vga:vga_output|v_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.284      ;
; 1.043 ; vga:vga_output|pixel_row[1]    ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.285      ;
; 1.060 ; ycc2rgb:ycc2rgb_converter|b[6] ; vga_pixel[6]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.031      ; 0.792      ;
; 1.060 ; ycc2rgb:ycc2rgb_converter|r[5] ; vga_pixel[21]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.030      ; 0.791      ;
; 1.060 ; ycc2rgb:ycc2rgb_converter|r[1] ; vga_pixel[17]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.030      ; 0.791      ;
; 1.061 ; ycc2rgb:ycc2rgb_converter|r[6] ; vga_pixel[22]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.030      ; 0.792      ;
; 1.061 ; vga:vga_output|pixel_col[9]    ; ram_read_addr[7]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.074      ; 1.306      ;
; 1.071 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.102      ; 1.344      ;
; 1.072 ; vga:vga_output|h_count[7]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.326      ;
; 1.087 ; ycc2rgb:ycc2rgb_converter|g[3] ; vga_pixel[11]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.003      ; 0.791      ;
; 1.089 ; ycc2rgb:ycc2rgb_converter|g[1] ; vga_pixel[9]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.003      ; 0.793      ;
; 1.090 ; ycc2rgb:ycc2rgb_converter|g[0] ; vga_pixel[8]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.003      ; 0.794      ;
; 1.102 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.102      ; 1.375      ;
; 1.104 ; vga:vga_output|v_count[4]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.496      ; 1.771      ;
; 1.105 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.347      ;
; 1.106 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.349      ;
; 1.108 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.351      ;
; 1.131 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.374      ;
; 1.132 ; vga:vga_output|pixel_col[4]    ; ram_read_addr[2]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.086      ; 1.389      ;
; 1.145 ; vga:vga_output|v_count[0]      ; vga:vga_output|v_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.387      ;
; 1.157 ; vga:vga_output|h_count[1]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.411      ;
; 1.175 ; vga:vga_output|h_count[6]      ; vga:vga_output|pixel_col[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.457      ; 1.803      ;
; 1.181 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.102      ; 1.454      ;
; 1.183 ; vga:vga_output|h_count[3]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.437      ;
; 1.200 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.454      ;
; 1.207 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.450      ;
; 1.207 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.450      ;
; 1.208 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.451      ;
; 1.208 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.451      ;
; 1.209 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.452      ;
; 1.210 ; vga:vga_output|h_count[0]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.452      ;
; 1.210 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.453      ;
; 1.212 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.102      ; 1.485      ;
; 1.212 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.455      ;
; 1.217 ; vga:vga_output|pixel_col[6]    ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; -0.273     ; 1.115      ;
; 1.217 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.460      ;
; 1.219 ; vga:vga_output|v_count[1]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.461      ;
; 1.225 ; ycc2rgb:ycc2rgb_converter|r[7] ; vga_pixel[23]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.030      ; 0.956      ;
; 1.225 ; ycc2rgb:ycc2rgb_converter|r[3] ; vga_pixel[19]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.030      ; 0.956      ;
; 1.226 ; ycc2rgb:ycc2rgb_converter|r[4] ; vga_pixel[20]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; -0.500       ; 0.030      ; 0.957      ;
; 1.228 ; vga:vga_output|pixel_col[6]    ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; -0.273     ; 1.126      ;
; 1.229 ; vga:vga_output|v_count[0]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.471      ;
; 1.237 ; vga:vga_output|h_count[7]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.480      ;
; 1.239 ; vga:vga_output|h_count[9]      ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.083      ; 1.493      ;
; 1.242 ; vga:vga_output|v_count[2]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.496      ; 1.909      ;
; 1.247 ; vga:vga_output|pixel_row[8]    ; ram_read_addr[12]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.489      ;
; 1.247 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.490      ;
; 1.248 ; vga:vga_output|pixel_row[6]    ; ram_read_addr[12]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.490      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'td_clk27'                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; td_clk27 ; Rise       ; td_clk27                                                                                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_we_reg       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.224  ; 0.410        ; 0.186          ; Low Pulse Width  ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.371  ; 0.589        ; 0.218          ; High Pulse Width ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i              ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o              ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'                                                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[10]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[11]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[12]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[13]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[14]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[15]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[8]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[9]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync_out ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[10]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[11]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[12]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[13]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[14]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[15]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[16]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[17]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[18]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[19]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[20]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[21]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[22]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[23]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[3]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[4]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[5]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[6]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[7]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[8]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[9]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; ycc_even                      ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[0]                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[16]                 ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[18]                 ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[1]                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[2]                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[3]                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[4]                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[5]                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[6]                  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[7]                  ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[17]                 ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[19]                 ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[20]                 ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[21]                 ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[22]                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 5.564 ; 5.844 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 2.349 ; 2.720 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 2.288 ; 2.589 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 5.326 ; 5.515 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 3.271 ; 3.503 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 3.039 ; 3.296 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 2.471 ; 2.758 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 2.350 ; 2.763 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 2.955 ; 3.288 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 3.130 ; 3.418 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 2.641 ; 3.001 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 3.271 ; 3.503 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 2.604 ; 2.969 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 3.575 ; 3.865 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -3.630 ; -3.782 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -1.627 ; -1.938 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -1.767 ; -2.050 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -2.790 ; -3.088 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -1.526 ; -1.811 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -1.962 ; -2.245 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -1.526 ; -1.811 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -1.806 ; -2.154 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -1.825 ; -2.171 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -1.897 ; -2.150 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -1.692 ; -2.041 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -1.749 ; -2.025 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -1.739 ; -2.072 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -3.090 ; -3.351 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 10.183 ; 9.917  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 10.342 ; 10.284 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 8.605  ; 8.421  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 8.293  ; 8.227  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 10.342 ; 10.284 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 8.837  ; 8.731  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 8.280  ; 8.189  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 8.269  ; 8.163  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 8.223  ; 8.153  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 8.322  ; 8.159  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 5.753  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 9.891  ; 9.744  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 9.209  ; 9.169  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 9.062  ; 8.935  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 8.548  ; 8.486  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 9.891  ; 9.744  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 9.650  ; 9.595  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 9.772  ; 9.672  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 9.280  ; 9.129  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 9.197  ; 9.103  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 8.346  ; 8.230  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 10.153 ; 9.949  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 9.710  ; 9.678  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 9.889  ; 9.681  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 7.856  ; 7.898  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 9.898  ; 9.682  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 9.819  ; 9.605  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 8.957  ; 8.809  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 8.957  ; 8.894  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 10.153 ; 9.949  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 9.211  ; 9.070  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;        ; 5.712  ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+--------+--------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 9.708 ; 9.490 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 7.891 ; 7.822 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 8.258 ; 8.081 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 7.960 ; 7.896 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 9.925 ; 9.868 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 8.482 ; 8.379 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 7.946 ; 7.858 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 7.936 ; 7.833 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 7.891 ; 7.822 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 7.986 ; 7.829 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 5.529 ;       ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 8.203 ; 8.143 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 8.837 ; 8.799 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 8.696 ; 8.573 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 8.203 ; 8.143 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 9.492 ; 9.349 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 9.262 ; 9.209 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 9.380 ; 9.283 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 8.905 ; 8.760 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 8.828 ; 8.736 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 8.009 ; 7.896 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 7.539 ; 7.578 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 9.318 ; 9.286 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 9.491 ; 9.291 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 7.539 ; 7.578 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 9.499 ; 9.290 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 9.423 ; 9.217 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 8.596 ; 8.453 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 8.596 ; 8.535 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 9.744 ; 9.548 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 8.841 ; 8.705 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;       ; 5.489 ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 8.288 ;    ;    ; 8.574 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 7.985 ;    ;    ; 8.257 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -6.538 ; -1438.338     ;
; vga:vga_output|pixel_clock ; -0.933 ; -39.542       ;
; clk50                      ; 0.214  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk50                      ; -0.029 ; -0.029        ;
; td_clk27                   ; 0.176  ; 0.000         ;
; vga:vga_output|pixel_clock ; 0.182  ; 0.000         ;
+----------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -3.000 ; -1036.010     ;
; clk50                      ; -3.000 ; -4.043        ;
; vga:vga_output|pixel_clock ; -1.000 ; -84.000       ;
+----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'td_clk27'                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -6.538 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.182      ;
; -6.535 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.159      ;
; -6.523 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.174      ;
; -6.514 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 7.130      ;
; -6.511 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.169      ;
; -6.479 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.114      ;
; -6.478 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.122      ;
; -6.475 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.099      ;
; -6.475 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.119      ;
; -6.472 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.096      ;
; -6.470 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.094      ;
; -6.464 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 7.105      ;
; -6.463 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.114      ;
; -6.460 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.111      ;
; -6.459 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.094      ;
; -6.454 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 7.070      ;
; -6.451 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.109      ;
; -6.451 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 7.067      ;
; -6.449 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 7.065      ;
; -6.448 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.106      ;
; -6.419 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.054      ;
; -6.416 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.051      ;
; -6.414 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.049      ;
; -6.411 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.055      ;
; -6.410 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.054      ;
; -6.408 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.194      ; 7.089      ;
; -6.408 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.032      ;
; -6.407 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.031      ;
; -6.407 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.051      ;
; -6.407 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.051      ;
; -6.407 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.133      ; 7.027      ;
; -6.406 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a80~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.157      ; 7.050      ;
; -6.404 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.028      ;
; -6.404 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a67~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.028      ;
; -6.404 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 7.045      ;
; -6.401 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 7.042      ;
; -6.399 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.034      ;
; -6.396 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.047      ;
; -6.396 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.031      ;
; -6.396 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a129~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.152      ; 7.035      ;
; -6.395 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.046      ;
; -6.394 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 7.029      ;
; -6.392 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.043      ;
; -6.392 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.043      ;
; -6.391 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.164      ; 7.042      ;
; -6.391 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 7.045      ;
; -6.387 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 7.003      ;
; -6.386 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 7.002      ;
; -6.384 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.042      ;
; -6.383 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.041      ;
; -6.383 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 6.999      ;
; -6.383 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.129      ; 6.999      ;
; -6.380 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.038      ;
; -6.380 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.038      ;
; -6.380 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 7.037      ;
; -6.379 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 7.037      ;
; -6.377 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a35~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 7.001      ;
; -6.366 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.140      ; 6.993      ;
; -6.357 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.146      ; 6.990      ;
; -6.352 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.987      ;
; -6.351 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.986      ;
; -6.349 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a96~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.166      ; 7.002      ;
; -6.348 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.194      ; 7.029      ;
; -6.348 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.983      ;
; -6.348 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a51~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.983      ;
; -6.347 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a34~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.127      ; 6.961      ;
; -6.347 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.133      ; 6.967      ;
; -6.345 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a39~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.194      ; 7.026      ;
; -6.344 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.133      ; 6.964      ;
; -6.342 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a98~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.133      ; 6.962      ;
; -6.337 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 6.978      ;
; -6.336 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 6.977      ;
; -6.336 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a129~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.152      ; 6.975      ;
; -6.333 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 6.974      ;
; -6.333 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 6.974      ;
; -6.333 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a129~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.152      ; 6.972      ;
; -6.332 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.967      ;
; -6.332 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.154      ; 6.973      ;
; -6.331 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.985      ;
; -6.331 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.966      ;
; -6.331 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a129~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.152      ; 6.970      ;
; -6.328 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a70~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.982      ;
; -6.328 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.963      ;
; -6.328 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a3~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.148      ; 6.963      ;
; -6.328 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a17~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.155      ; 6.970      ;
; -6.326 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a64~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.176      ; 6.989      ;
; -6.325 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a4~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.156      ; 6.968      ;
; -6.320 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a7~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.194      ; 7.001      ;
; -6.320 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.977      ;
; -6.317 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a35~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 6.941      ;
; -6.317 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.974      ;
; -6.316 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.132      ; 6.935      ;
; -6.315 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.972      ;
; -6.314 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a35~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 6.938      ;
; -6.312 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a35~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.137      ; 6.936      ;
; -6.306 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.140      ; 6.933      ;
; -6.303 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.140      ; 6.930      ;
; -6.301 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.140      ; 6.928      ;
; -6.297 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.146      ; 6.930      ;
; -6.294 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.146      ; 6.927      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'                                                                                                              ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.933 ; vga:vga_output|v_count[7]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.875      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.917 ; vga:vga_output|v_count[6]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.859      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.896 ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.839      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.857 ; vga:vga_output|v_count[5]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.045     ; 1.799      ;
; -0.840 ; vga:vga_output|pixel_row[3] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.786      ;
; -0.836 ; vga:vga_output|pixel_row[3] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.782      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.797 ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.740      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.792 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.735      ;
; -0.782 ; vga:vga_output|v_count[7]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.149      ; 1.918      ;
; -0.772 ; vga:vga_output|pixel_row[3] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.718      ;
; -0.768 ; vga:vga_output|pixel_row[3] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.714      ;
; -0.766 ; vga:vga_output|v_count[6]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.149      ; 1.902      ;
; -0.756 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.701      ;
; -0.756 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.701      ;
; -0.753 ; vga:vga_output|pixel_row[1] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.699      ;
; -0.749 ; vga:vga_output|pixel_row[1] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.695      ;
; -0.745 ; vga:vga_output|v_count[8]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.150      ; 1.882      ;
; -0.741 ; vga:vga_output|pixel_row[0] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.687      ;
; -0.737 ; vga:vga_output|pixel_row[0] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.683      ;
; -0.737 ; vga:vga_output|pixel_row[4] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.683      ;
; -0.736 ; vga:vga_output|pixel_row[2] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.682      ;
; -0.733 ; vga:vga_output|pixel_row[4] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.679      ;
; -0.732 ; vga:vga_output|pixel_row[2] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.678      ;
; -0.722 ; vga:vga_output|pixel_row[7] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.668      ;
; -0.718 ; vga:vga_output|pixel_row[7] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.664      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_row[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.044     ; 1.654      ;
; -0.706 ; vga:vga_output|v_count[5]   ; vga:vga_output|video_on_v   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; 0.149      ; 1.842      ;
; -0.704 ; vga:vga_output|pixel_row[3] ; ram_read_addr[11]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.650      ;
; -0.693 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.638      ;
; -0.692 ; vga:vga_output|pixel_row[3] ; ram_read_addr[10]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.638      ;
; -0.685 ; vga:vga_output|pixel_row[1] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.631      ;
; -0.681 ; vga:vga_output|pixel_row[1] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.627      ;
; -0.680 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.625      ;
; -0.679 ; vga:vga_output|pixel_row[5] ; ram_read_addr[15]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.625      ;
; -0.679 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[8]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.042     ; 1.624      ;
; -0.675 ; vga:vga_output|pixel_row[5] ; ram_read_addr[14]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.621      ;
; -0.673 ; vga:vga_output|pixel_row[0] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.619      ;
; -0.669 ; vga:vga_output|pixel_row[0] ; ram_read_addr[12]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.615      ;
; -0.669 ; vga:vga_output|pixel_row[4] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.615      ;
; -0.668 ; vga:vga_output|pixel_row[2] ; ram_read_addr[13]           ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.041     ; 1.614      ;
+--------+-----------------------------+-----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                 ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.214 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.500        ; 0.841      ; 1.209      ;
; 0.718 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 1.000        ; 0.841      ; 1.205      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                   ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.029 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.000        ; 0.872      ; 1.062      ;
; 0.493  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; -0.500       ; 0.872      ; 1.084      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'td_clk27'                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.176 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.READ                                                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.314      ;
; 0.178 ; adv7180:decoder|ram_we                                     ; adv7180:decoder|ram_we                                                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.307      ;
; 0.181 ; ram_read_addr[14]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|address_reg_b[1]                  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.311      ; 0.606      ;
; 0.183 ; adv7180:decoder|\vs_manager:vs_idle                        ; adv7180:decoder|vs_flag                                                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.051      ; 0.318      ;
; 0.183 ; ram_read_addr[15]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|address_reg_b[2]                  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.311      ; 0.608      ;
; 0.192 ; adv7180:decoder|\hs_manager:hs_idle                        ; adv7180:decoder|hs_flag                                                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.042      ; 0.318      ;
; 0.215 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.275      ; 0.574      ;
; 0.224 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[6]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                                  ; td_clk27                   ; td_clk27    ; 0.000        ; 0.276      ; 0.584      ;
; 0.225 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[8]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[9]                                                  ; td_clk27                   ; td_clk27    ; 0.000        ; 0.276      ; 0.585      ;
; 0.226 ; adv7180:decoder|\adv7180_decoder:buffer_index[24]          ; adv7180:decoder|\adv7180_decoder:buffer_index[25]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.275      ; 0.585      ;
; 0.228 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[8]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10]                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.276      ; 0.588      ;
; 0.229 ; adv7180:decoder|\adv7180_decoder:buffer_index[24]          ; adv7180:decoder|\adv7180_decoder:buffer_index[26]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.275      ; 0.588      ;
; 0.232 ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.269      ; 0.585      ;
; 0.237 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a28~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.503      ; 0.874      ;
; 0.243 ; adv7180:decoder|\adv7180_decoder:data_buffer[20]           ; adv7180:decoder|ram_din[20]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.372      ;
; 0.244 ; adv7180:decoder|\adv7180_decoder:data_buffer[17]           ; adv7180:decoder|ram_din[17]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.373      ;
; 0.244 ; adv7180:decoder|\adv7180_decoder:data_buffer[4]            ; adv7180:decoder|ram_din[4]                                                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.373      ;
; 0.244 ; adv7180:decoder|\adv7180_decoder:data_buffer[21]           ; adv7180:decoder|ram_din[21]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.373      ;
; 0.245 ; ram_read_addr[8]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~portb_address_reg0   ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.505      ; 0.884      ;
; 0.245 ; adv7180:decoder|\adv7180_decoder:data_buffer[31]           ; adv7180:decoder|ram_din[31]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.374      ;
; 0.245 ; adv7180:decoder|\adv7180_decoder:data_buffer[15]           ; adv7180:decoder|ram_din[15]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.374      ;
; 0.245 ; adv7180:decoder|\adv7180_decoder:data_buffer[7]            ; adv7180:decoder|ram_din[7]                                                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.374      ;
; 0.246 ; adv7180:decoder|\adv7180_decoder:data_buffer[25]           ; adv7180:decoder|ram_din[25]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; adv7180:decoder|\adv7180_decoder:data_buffer[1]            ; adv7180:decoder|ram_din[1]                                                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; adv7180:decoder|\adv7180_decoder:data_buffer[23]           ; adv7180:decoder|ram_din[23]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; adv7180:decoder|\adv7180_decoder:data_buffer[5]            ; adv7180:decoder|ram_din[5]                                                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.375      ;
; 0.247 ; adv7180:decoder|\adv7180_decoder:data_buffer[3]            ; adv7180:decoder|ram_din[3]                                                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.376      ;
; 0.250 ; adv7180:decoder|\adv7180_decoder:data_buffer[28]           ; adv7180:decoder|ram_din[28]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.379      ;
; 0.252 ; ram_read_addr[10]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a53~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.506      ; 0.892      ;
; 0.254 ; ram_read_addr[6]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.511      ; 0.899      ;
; 0.254 ; ram_read_addr[9]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a19~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.516      ; 0.904      ;
; 0.255 ; ram_read_addr[3]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.508      ; 0.897      ;
; 0.255 ; adv7180:decoder|\adv7180_decoder:data_buffer[13]           ; adv7180:decoder|ram_din[13]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.384      ;
; 0.259 ; ram_read_addr[8]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a20~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.903      ;
; 0.260 ; ram_read_addr[4]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a138~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.904      ;
; 0.261 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a138~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.905      ;
; 0.262 ; ram_read_addr[9]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a20~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.906      ;
; 0.263 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a145~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.512      ; 0.909      ;
; 0.263 ; ram_read_addr[2]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.511      ; 0.908      ;
; 0.266 ; ram_read_addr[3]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a126~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.910      ;
; 0.266 ; ram_read_addr[9]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a138~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.910      ;
; 0.267 ; ram_read_addr[8]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.509      ; 0.910      ;
; 0.267 ; ram_read_addr[10]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.506      ; 0.907      ;
; 0.267 ; ram_read_addr[1]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a20~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.911      ;
; 0.268 ; ram_read_addr[11]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.505      ; 0.907      ;
; 0.269 ; ram_read_addr[10]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.509      ; 0.912      ;
; 0.269 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.509      ; 0.912      ;
; 0.270 ; ram_read_addr[10]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a41~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.515      ; 0.919      ;
; 0.271 ; ram_read_addr[7]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a28~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.503      ; 0.908      ;
; 0.272 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a19~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.516      ; 0.922      ;
; 0.273 ; adv7180:decoder|\adv7180_decoder:next_data_address[23]     ; adv7180:decoder|data_address[23]                                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; ram_read_addr[3]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a138~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.510      ; 0.920      ;
; 0.276 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a71~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.494      ; 0.904      ;
; 0.276 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                                  ; td_clk27                   ; td_clk27    ; 0.000        ; 0.276      ; 0.636      ;
; 0.276 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|data_address[18]                                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|data_address[16]                                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; ram_read_addr[3]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.509      ; 0.920      ;
; 0.278 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[17]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.275      ; 0.637      ;
; 0.279 ; ram_read_addr[3]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a26~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.512      ; 0.925      ;
; 0.279 ; ram_read_addr[7]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a75~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.473      ; 0.886      ;
; 0.279 ; ram_read_addr[4]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a41~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.515      ; 0.928      ;
; 0.279 ; ram_read_addr[1]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.511      ; 0.924      ;
; 0.279 ; ram_read_addr[4]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.511      ; 0.924      ;
; 0.279 ; ram_read_addr[7]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.511      ; 0.924      ;
; 0.279 ; ram_read_addr[6]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.482      ; 0.895      ;
; 0.280 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a47~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.521      ; 0.935      ;
; 0.280 ; ram_read_addr[11]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a53~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.506      ; 0.920      ;
; 0.280 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12]                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.418      ;
; 0.281 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a72~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.521      ; 0.936      ;
; 0.281 ; ram_read_addr[7]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.509      ; 0.924      ;
; 0.281 ; ram_read_addr[4]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a71~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.494      ; 0.909      ;
; 0.281 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[18]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.275      ; 0.640      ;
; 0.281 ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; adv7180:decoder|\adv7180_decoder:next_data_address[1]                                                      ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.419      ;
; 0.282 ; ram_read_addr[9]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a124~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.485      ; 0.901      ;
; 0.282 ; ram_read_addr[10]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a122~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.497      ; 0.913      ;
; 0.282 ; ram_read_addr[5]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.508      ; 0.924      ;
; 0.282 ; ram_read_addr[2]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a19~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.516      ; 0.932      ;
; 0.282 ; ram_read_addr[6]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a19~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.516      ; 0.932      ;
; 0.283 ; ram_read_addr[10]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a31~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.515      ; 0.932      ;
; 0.283 ; ram_read_addr[10]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.511      ; 0.928      ;
; 0.283 ; ram_read_addr[9]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~portb_address_reg0   ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.505      ; 0.922      ;
; 0.283 ; ram_read_addr[8]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.506      ; 0.923      ;
; 0.284 ; ram_read_addr[7]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a69~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.497      ; 0.915      ;
; 0.284 ; adv7180:decoder|\adv7180_decoder:next_data_address[24]     ; adv7180:decoder|data_address[24]                                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; ram_read_addr[12]                                          ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a35~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.511      ; 0.930      ;
; 0.285 ; ram_read_addr[2]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a71~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.494      ; 0.913      ;
; 0.285 ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; adv7180:decoder|\adv7180_decoder:clock_count[3]                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; adv7180:decoder|\adv7180_decoder:clock_count[2]                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; adv7180:decoder|\adv7180_decoder:clock_count[1]                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; ram_read_addr[9]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a28~portb_address_reg0  ; vga:vga_output|pixel_clock ; td_clk27    ; 0.000        ; 0.503      ; 0.923      ;
; 0.286 ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; adv7180:decoder|\adv7180_decoder:next_data_address[5]                                                      ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.424      ;
; 0.286 ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; adv7180:decoder|\adv7180_decoder:next_data_address[14]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.424      ;
; 0.286 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|data_address[17]                                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:data_buffer[9]            ; adv7180:decoder|ram_din[9]                                                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.416      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:data_buffer[19]           ; adv7180:decoder|ram_din[19]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.045      ; 0.416      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:buffer_index[30]          ; adv7180:decoder|\adv7180_decoder:buffer_index[30]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.425      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:buffer_index[21]          ; adv7180:decoder|\adv7180_decoder:buffer_index[21]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.425      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[7]                                                  ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.425      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:buffer_index[13]          ; adv7180:decoder|\adv7180_decoder:buffer_index[16]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.269      ; 0.640      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; adv7180:decoder|\adv7180_decoder:next_data_address[2]                                                      ; td_clk27                   ; td_clk27    ; 0.000        ; 0.054      ; 0.425      ;
+-------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'                                                                                                                ;
+-------+-----------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.182 ; vga:vga_output|v_count[8]   ; vga:vga_output|v_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[7]   ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[6]   ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[5]   ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[4]   ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[3]   ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[2]   ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.251 ; vga:vga_output|horiz_sync   ; vga:vga_output|horiz_sync_out ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.376      ;
; 0.292 ; vga:vga_output|h_count[3]   ; vga:vga_output|pixel_col[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.426      ;
; 0.300 ; vga:vga_output|h_count[1]   ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.425      ;
; 0.307 ; vga:vga_output|h_count[3]   ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.432      ;
; 0.311 ; vga:vga_output|h_count[4]   ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; vga:vga_output|h_count[2]   ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.438      ;
; 0.317 ; vga:vga_output|h_count[7]   ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.442      ;
; 0.317 ; vga:vga_output|h_count[6]   ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.442      ;
; 0.355 ; vga:vga_output|h_count[5]   ; vga:vga_output|pixel_col[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.489      ;
; 0.363 ; vga:vga_output|h_count[4]   ; vga:vga_output|pixel_col[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.497      ;
; 0.375 ; vga:vga_output|h_count[6]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.509      ;
; 0.449 ; vga:vga_output|h_count[1]   ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.574      ;
; 0.456 ; vga:vga_output|h_count[3]   ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.581      ;
; 0.460 ; vga:vga_output|h_count[5]   ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.585      ;
; 0.464 ; vga:vga_output|h_count[9]   ; vga:vga_output|h_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; vga:vga_output|h_count[5]   ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.589      ;
; 0.466 ; vga:vga_output|h_count[2]   ; vga:vga_output|pixel_col[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.600      ;
; 0.467 ; vga:vga_output|h_count[8]   ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.592      ;
; 0.471 ; vga:vga_output|h_count[2]   ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.596      ;
; 0.472 ; vga:vga_output|h_count[4]   ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; vga:vga_output|h_count[2]   ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; vga:vga_output|h_count[6]   ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.600      ;
; 0.482 ; vga:vga_output|h_count[8]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.616      ;
; 0.487 ; vga:vga_output|h_count[9]   ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.621      ;
; 0.505 ; vga:vga_output|pixel_col[8] ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.053      ; 0.642      ;
; 0.512 ; vga:vga_output|h_count[1]   ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.637      ;
; 0.515 ; vga:vga_output|h_count[1]   ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.640      ;
; 0.518 ; vga:vga_output|v_count[1]   ; vga:vga_output|v_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.643      ;
; 0.522 ; vga:vga_output|pixel_row[1] ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; vga:vga_output|h_count[3]   ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; vga:vga_output|pixel_col[9] ; ram_read_addr[7]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; vga:vga_output|h_count[5]   ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.648      ;
; 0.535 ; vga:vga_output|h_count[4]   ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.660      ;
; 0.540 ; vga:vga_output|h_count[2]   ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.665      ;
; 0.546 ; vga:vga_output|h_count[7]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.680      ;
; 0.547 ; vga:vga_output|h_count[0]   ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.062      ; 0.693      ;
; 0.550 ; vga:vga_output|h_count[0]   ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.062      ; 0.696      ;
; 0.561 ; vga:vga_output|v_count[4]   ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.270      ; 0.915      ;
; 0.570 ; vga:vga_output|h_count[1]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.704      ;
; 0.574 ; vga:vga_output|pixel_col[4] ; ram_read_addr[2]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.058      ; 0.716      ;
; 0.578 ; vga:vga_output|h_count[6]   ; vga:vga_output|pixel_col[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.253      ; 0.915      ;
; 0.579 ; vga:vga_output|v_count[0]   ; vga:vga_output|v_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; vga:vga_output|v_count[8]   ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.704      ;
; 0.581 ; vga:vga_output|h_count[1]   ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.706      ;
; 0.584 ; vga:vga_output|h_count[3]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.718      ;
; 0.585 ; vga:vga_output|h_count[3]   ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.710      ;
; 0.599 ; vga:vga_output|h_count[8]   ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.733      ;
; 0.603 ; vga:vga_output|h_count[2]   ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.728      ;
; 0.606 ; vga:vga_output|h_count[0]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.731      ;
; 0.608 ; vga:vga_output|v_count[1]   ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.733      ;
; 0.613 ; vga:vga_output|h_count[0]   ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.062      ; 0.759      ;
; 0.616 ; vga:vga_output|pixel_row[8] ; ram_read_addr[14]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.741      ;
; 0.616 ; vga:vga_output|pixel_row[6] ; ram_read_addr[12]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.741      ;
; 0.616 ; vga:vga_output|h_count[0]   ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.062      ; 0.762      ;
; 0.616 ; vga:vga_output|pixel_row[8] ; ram_read_addr[12]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.741      ;
; 0.618 ; vga:vga_output|h_count[7]   ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.743      ;
; 0.620 ; vga:vga_output|v_count[0]   ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.745      ;
; 0.621 ; vga:vga_output|pixel_row[5] ; ram_read_addr[9]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.746      ;
; 0.622 ; vga:vga_output|h_count[4]   ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.747      ;
; 0.623 ; vga:vga_output|pixel_row[1] ; ram_read_addr[7]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.748      ;
; 0.625 ; vga:vga_output|h_count[8]   ; vga:vga_output|h_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.750      ;
; 0.626 ; vga:vga_output|pixel_col[6] ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; -0.137     ; 0.573      ;
; 0.628 ; vga:vga_output|h_count[9]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.762      ;
; 0.628 ; vga:vga_output|h_count[5]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.762      ;
; 0.629 ; vga:vga_output|pixel_col[6] ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; -0.137     ; 0.576      ;
; 0.630 ; vga:vga_output|h_count[6]   ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.755      ;
; 0.631 ; vga:vga_output|pixel_row[5] ; ram_read_addr[11]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.756      ;
; 0.631 ; vga:vga_output|pixel_row[6] ; ram_read_addr[10]             ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.756      ;
; 0.633 ; vga:vga_output|v_count[8]   ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.759      ;
; 0.633 ; vga:vga_output|v_count[8]   ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.759      ;
; 0.634 ; vga:vga_output|pixel_row[2] ; ram_read_addr[8]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; vga:vga_output|v_count[2]   ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.271      ; 0.989      ;
; 0.635 ; vga:vga_output|v_count[8]   ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.761      ;
; 0.636 ; vga:vga_output|v_count[8]   ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.762      ;
; 0.637 ; vga:vga_output|v_count[8]   ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.763      ;
; 0.640 ; vga:vga_output|h_count[8]   ; vga:vga_output|pixel_col[8]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.055      ; 0.779      ;
; 0.642 ; vga:vga_output|pixel_row[2] ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.767      ;
; 0.644 ; vga:vga_output|h_count[4]   ; vga:vga_output|horiz_sync     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.778      ;
; 0.644 ; vga:vga_output|h_count[1]   ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.769      ;
; 0.646 ; vga:vga_output|pixel_row[0] ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.771      ;
; 0.654 ; vga:vga_output|h_count[9]   ; vga:vga_output|pixel_col[9]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.064      ; 0.802      ;
; 0.664 ; vga:vga_output|pixel_col[8] ; ram_read_addr[7]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.053      ; 0.801      ;
; 0.667 ; vga:vga_output|pixel_col[8] ; ram_read_addr[8]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.053      ; 0.804      ;
; 0.670 ; vga:vga_output|pixel_row[1] ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.795      ;
; 0.671 ; vga:vga_output|pixel_col[7] ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.053      ; 0.808      ;
; 0.671 ; vga:vga_output|pixel_col[9] ; ram_read_addr[8]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.044      ; 0.799      ;
; 0.672 ; vga:vga_output|h_count[3]   ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.797      ;
; 0.675 ; vga:vga_output|pixel_row[0] ; ram_read_addr[5]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.800      ;
; 0.676 ; vga:vga_output|vert_sync    ; vga:vga_output|vert_sync_out  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.050      ; 0.810      ;
; 0.676 ; vga:vga_output|v_count[0]   ; vga:vga_output|v_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.801      ;
; 0.678 ; vga:vga_output|h_count[5]   ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.803      ;
; 0.680 ; vga:vga_output|v_count[2]   ; vga:vga_output|pixel_row[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.068      ; 0.832      ;
+-------+-----------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'td_clk27'                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; td_clk27 ; Rise       ; td_clk27                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[26]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[27]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[28]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[29]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[30]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[14]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[15]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[16]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[17]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[18]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[19]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[20]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[21]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[22]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[23]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[24]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[25]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[26]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[27]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[28]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[29]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[30]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[14]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[15]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[16]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[17]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[18]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[19]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[20]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[21]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[22]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[23]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[24]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[25]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[26]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[27]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[28]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[29]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[30]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[31]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; -0.043 ; 0.141        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o              ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i              ;
; 0.642  ; 0.858        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'                                                             ;
+--------+--------------+----------------+-----------------+----------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+-----------------+----------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[10]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[11]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[12]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[13]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[14]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[15]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ram_read_addr[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync_out ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga:vga_output|pixel_clock ; Rise       ; ycc_even                      ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[10]                 ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[8]                  ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[0]                  ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[11]                 ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[12]                 ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[13]                 ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[14]                 ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[15]                 ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[17]                 ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[19]                 ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[1]                  ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga_pixel[20]                 ;
+--------+--------------+----------------+-----------------+----------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 2.996 ; 3.964 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 1.276 ; 2.032 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 1.227 ; 1.974 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 2.397 ; 3.310 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 1.330 ; 2.119 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 1.225 ; 2.004 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 0.952 ; 1.684 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 0.926 ; 1.716 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 1.233 ; 2.022 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 1.273 ; 2.076 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 1.070 ; 1.848 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 1.330 ; 2.119 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 1.047 ; 1.822 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 1.945 ; 2.736 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -1.885 ; -2.684 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -0.881 ; -1.590 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -0.941 ; -1.677 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -1.110 ; -1.866 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -0.454 ; -1.145 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -0.643 ; -1.390 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -0.454 ; -1.145 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -0.590 ; -1.348 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -0.609 ; -1.372 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -0.605 ; -1.332 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -0.569 ; -1.297 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -0.562 ; -1.278 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -0.594 ; -1.313 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -1.660 ; -2.417 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 5.687 ; 5.994 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 5.904 ; 6.289 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 4.889 ; 5.099 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 4.799 ; 5.002 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 5.904 ; 6.289 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 5.066 ; 5.303 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 4.753 ; 4.960 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 4.766 ; 4.960 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 4.728 ; 4.938 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 4.783 ; 4.959 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 3.327 ;       ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 5.622 ; 5.952 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 5.267 ; 5.578 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 5.161 ; 5.422 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 4.923 ; 5.165 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 5.622 ; 5.952 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 5.552 ; 5.878 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 5.588 ; 5.919 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 5.298 ; 5.569 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 5.280 ; 5.556 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 4.788 ; 5.030 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 5.734 ; 6.061 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 5.563 ; 5.906 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 5.580 ; 5.897 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 4.576 ; 4.784 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 5.597 ; 5.910 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 5.556 ; 5.856 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 5.085 ; 5.337 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 5.146 ; 5.419 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 5.734 ; 6.061 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 5.301 ; 5.568 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;       ; 3.592 ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 5.447 ; 5.743 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 4.550 ; 4.752 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 4.706 ; 4.908 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 4.620 ; 4.815 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 5.680 ; 6.049 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 4.876 ; 5.104 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 4.576 ; 4.775 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 4.588 ; 4.774 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 4.550 ; 4.752 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 4.604 ; 4.773 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 3.214 ;       ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 4.738 ; 4.970 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 5.068 ; 5.366 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 4.965 ; 5.215 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 4.738 ; 4.970 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 5.407 ; 5.724 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 5.342 ; 5.655 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 5.377 ; 5.694 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 5.096 ; 5.357 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 5.081 ; 5.346 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 4.607 ; 4.839 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 4.405 ; 4.605 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 5.351 ; 5.681 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 5.368 ; 5.673 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 4.405 ; 4.605 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 5.384 ; 5.685 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 5.345 ; 5.633 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 4.893 ; 5.135 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 4.951 ; 5.214 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 5.516 ; 5.830 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 5.102 ; 5.358 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;       ; 3.468 ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 4.859 ;    ;    ; 5.649 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 4.691 ;    ;    ; 5.466 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+-----------------------------+-----------+--------+----------+---------+---------------------+
; Clock                       ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack            ; -14.942   ; -0.029 ; N/A      ; N/A     ; -3.000              ;
;  clk50                      ; -0.145    ; -0.029 ; N/A      ; N/A     ; -3.000              ;
;  td_clk27                   ; -14.942   ; 0.176  ; N/A      ; N/A     ; -3.000              ;
;  vga:vga_output|pixel_clock ; -2.856    ; 0.182  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS             ; -3238.263 ; -0.029 ; 0.0      ; 0.0     ; -2203.685           ;
;  clk50                      ; -0.145    ; -0.029 ; N/A      ; N/A     ; -4.285              ;
;  td_clk27                   ; -3104.172 ; 0.000  ; N/A      ; N/A     ; -2091.460           ;
;  vga:vga_output|pixel_clock ; -133.946  ; 0.000  ; N/A      ; N/A     ; -107.940            ;
+-----------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 6.034 ; 6.635 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 2.619 ; 3.176 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 2.551 ; 3.033 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 5.778 ; 6.266 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 3.562 ; 4.044 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 3.326 ; 3.812 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 2.723 ; 3.204 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 2.588 ; 3.197 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 3.251 ; 3.783 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 3.413 ; 3.935 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 2.910 ; 3.466 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 3.562 ; 4.044 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 2.876 ; 3.433 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 3.902 ; 4.405 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -1.885 ; -2.684 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -0.881 ; -1.590 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -0.941 ; -1.677 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -1.110 ; -1.866 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -0.454 ; -1.145 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -0.643 ; -1.390 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -0.454 ; -1.145 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -0.590 ; -1.348 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -0.609 ; -1.372 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -0.605 ; -1.332 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -0.569 ; -1.297 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -0.562 ; -1.278 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -0.594 ; -1.313 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -1.660 ; -2.417 ; Rise       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+--------+--------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 11.152 ; 11.098 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 11.359 ; 11.474 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 9.470  ; 9.417  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 9.161  ; 9.179  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 11.359 ; 11.474 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 9.750  ; 9.748  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 9.142  ; 9.151  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 9.146  ; 9.103  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 9.075  ; 9.113  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 9.186  ; 9.105  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 6.308  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 10.846 ; 10.890 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 10.140 ; 10.249 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 9.985  ; 9.985  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 9.429  ; 9.475  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 10.846 ; 10.890 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 10.610 ; 10.703 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 10.736 ; 10.804 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 10.212 ; 10.189 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 10.134 ; 10.154 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 9.221  ; 9.200  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 11.127 ; 11.118 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 10.681 ; 10.798 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 10.854 ; 10.808 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 8.694  ; 8.826  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 10.877 ; 10.798 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 10.781 ; 10.719 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 9.866  ; 9.846  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 9.876  ; 9.922  ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 11.127 ; 11.118 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 10.148 ; 10.102 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;        ; 6.396  ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+--------+--------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port     ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+---------------+----------------------------+-------+-------+------------+----------------------------+
; vga_blank     ; vga:vga_output|pixel_clock ; 5.447 ; 5.743 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]   ; vga:vga_output|pixel_clock ; 4.550 ; 4.752 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]  ; vga:vga_output|pixel_clock ; 4.706 ; 4.908 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]  ; vga:vga_output|pixel_clock ; 4.620 ; 4.815 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]  ; vga:vga_output|pixel_clock ; 5.680 ; 6.049 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]  ; vga:vga_output|pixel_clock ; 4.876 ; 5.104 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]  ; vga:vga_output|pixel_clock ; 4.576 ; 4.775 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]  ; vga:vga_output|pixel_clock ; 4.588 ; 4.774 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]  ; vga:vga_output|pixel_clock ; 4.550 ; 4.752 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]  ; vga:vga_output|pixel_clock ; 4.604 ; 4.773 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ; 3.214 ;       ; Rise       ; vga:vga_output|pixel_clock ;
; vga_green[*]  ; vga:vga_output|pixel_clock ; 4.738 ; 4.970 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[0] ; vga:vga_output|pixel_clock ; 5.068 ; 5.366 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[1] ; vga:vga_output|pixel_clock ; 4.965 ; 5.215 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[2] ; vga:vga_output|pixel_clock ; 4.738 ; 4.970 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[3] ; vga:vga_output|pixel_clock ; 5.407 ; 5.724 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[4] ; vga:vga_output|pixel_clock ; 5.342 ; 5.655 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[5] ; vga:vga_output|pixel_clock ; 5.377 ; 5.694 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[6] ; vga:vga_output|pixel_clock ; 5.096 ; 5.357 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_green[7] ; vga:vga_output|pixel_clock ; 5.081 ; 5.346 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs        ; vga:vga_output|pixel_clock ; 4.607 ; 4.839 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_red[*]    ; vga:vga_output|pixel_clock ; 4.405 ; 4.605 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[0]   ; vga:vga_output|pixel_clock ; 5.351 ; 5.681 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[1]   ; vga:vga_output|pixel_clock ; 5.368 ; 5.673 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[2]   ; vga:vga_output|pixel_clock ; 4.405 ; 4.605 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[3]   ; vga:vga_output|pixel_clock ; 5.384 ; 5.685 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[4]   ; vga:vga_output|pixel_clock ; 5.345 ; 5.633 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[5]   ; vga:vga_output|pixel_clock ; 4.893 ; 5.135 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[6]   ; vga:vga_output|pixel_clock ; 4.951 ; 5.214 ; Rise       ; vga:vga_output|pixel_clock ;
;  vga_red[7]   ; vga:vga_output|pixel_clock ; 5.516 ; 5.830 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs        ; vga:vga_output|pixel_clock ; 5.102 ; 5.358 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk       ; vga:vga_output|pixel_clock ;       ; 3.468 ; Fall       ; vga:vga_output|pixel_clock ;
+---------------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 9.204 ;    ;    ; 9.697 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; td_reset    ; 4.691 ;    ;    ; 5.466 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_red[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; td_reset      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_clk27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_vs                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_hs                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blank     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; td_reset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; td_reset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; td_reset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; vga:vga_output|pixel_clock ; clk50                      ; 1        ; 1        ; 0        ; 0        ;
; td_clk27                   ; td_clk27                   ; 2        ; 2880     ; 3026578  ; 29162    ;
; vga:vga_output|pixel_clock ; td_clk27                   ; 2083     ; 0        ; 255918   ; 0        ;
; td_clk27                   ; vga:vga_output|pixel_clock ; 0        ; 24       ; 0        ; 0        ;
; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1267     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; vga:vga_output|pixel_clock ; clk50                      ; 1        ; 1        ; 0        ; 0        ;
; td_clk27                   ; td_clk27                   ; 2        ; 2880     ; 3026578  ; 29162    ;
; vga:vga_output|pixel_clock ; td_clk27                   ; 2083     ; 0        ; 255918   ; 0        ;
; td_clk27                   ; vga:vga_output|pixel_clock ; 0        ; 24       ; 0        ; 0        ;
; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1267     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 551   ; 551  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sun Jun  7 03:42:57 2015
Info: Command: quartus_sta video_display -c video_display
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'video_display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name td_clk27 td_clk27
    Info (332105): create_clock -period 1.000 -name vga:vga_output|pixel_clock vga:vga_output|pixel_clock
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.942           -3104.172 td_clk27 
    Info (332119):    -2.856            -133.946 vga:vga_output|pixel_clock 
    Info (332119):    -0.145              -0.145 clk50 
Info (332146): Worst-case hold slack is 0.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.065               0.000 clk50 
    Info (332119):     0.390               0.000 td_clk27 
    Info (332119):     0.402               0.000 vga:vga_output|pixel_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2091.460 td_clk27 
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285            -107.940 vga:vga_output|pixel_clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.488           -2803.368 td_clk27 
    Info (332119):    -2.485            -115.082 vga:vga_output|pixel_clock 
    Info (332119):    -0.048              -0.048 clk50 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.012               0.000 clk50 
    Info (332119):     0.350               0.000 td_clk27 
    Info (332119):     0.354               0.000 vga:vga_output|pixel_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2063.300 td_clk27 
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285            -107.940 vga:vga_output|pixel_clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.538           -1438.338 td_clk27 
    Info (332119):    -0.933             -39.542 vga:vga_output|pixel_clock 
    Info (332119):     0.214               0.000 clk50 
Info (332146): Worst-case hold slack is -0.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.029              -0.029 clk50 
    Info (332119):     0.176               0.000 td_clk27 
    Info (332119):     0.182               0.000 vga:vga_output|pixel_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1036.010 td_clk27 
    Info (332119):    -3.000              -4.043 clk50 
    Info (332119):    -1.000             -84.000 vga:vga_output|pixel_clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 974 megabytes
    Info: Processing ended: Sun Jun  7 03:43:01 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


