# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation Reg_tracker_Behavior_impl_1 in project D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior.psp.
new_impl -name Reg_tracker_Behavior_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis6.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15326]: Setting Part to: "6SLX16CSG324".
# Info: [15327]: Setting Process to: "3".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd" ...
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Reg_tracker(Behavior): Pre-processing...
# Info: [44523]: Root Module work.Reg_tracker(Behavior): Compiling...
# Warning: [45702]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 24: Initial value for status[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 15: Net RFRA_A[4:0] is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 15: Net RFRA_B[4:0] is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 15: Net RFWA[4:0] is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 15: Net RFWA2[4:0] is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 16: Net reserve is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 16: Net free is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 16: Net read_A is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 16: Net read_B is unused after optimization
# Info: [45193]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 16: Net Clock is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 39.
# Info: [44835]: Total CPU time for compilation: 1.1 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1.
# Info: [15002]: Optimizing design view:.work.Reg_tracker.Behavior
# Info: [15002]: Optimizing design view:.work.Reg_tracker.Behavior
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/Reg_tracker.edf.
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/Reg_tracker.ucf.
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.4 s secs.
# Info: [11020]: Overall running time for synthesis: 1.0 s secs.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Reg_tracker_Behavior/hds/precision.tcl
# COMMAND: report_area D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/Reg_tracker_area.rep -cell_usage
report_area D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/Reg_tracker_area.rep -cell_usage
# Info: [9568]: Appending project transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/precision.log
# Info: [9568]: Appending suppressed messages transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation Reg_tracker_Behavior_impl_1 in project D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior.psp.
# Info: [9531]: Created directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_2.
# Info: [9557]: Created implementation Reg_tracker_Behavior_impl_2 in project D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior.psp.
