- ğŸ‘‹ Hi, Iâ€™m @oumaima341
- ğŸ‘€ Iâ€™m interested in digital design, verilog, systemverilog, VLSI, UVM
- ğŸŒ± Iâ€™m currently learning designing digital circuits in verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on projects relevant to microprocessor's design
- ğŸ“« How to reach me: feel free to send me mails to the following adress ara.ki79st@gmail.com

<!---
oumaima341/oumaima341 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
