   1              	# 1 "arch/lpc21/crt0.S"
   2              	# 1 "<eingebaut>"
   1              	/* 
   0              	
   0              	
   2              	 crt0.S for LPC2xxx
   3              	 - based on examples from R O Software
   4              	 - based on examples from newlib-lpc
   5              	 - based on an example from Anglia Designs
   6              	
   7              	 collected and modified by Martin Thomas
   8              	*/
   9              	
  10              	        .global _etext                  // -> .data initial values in ROM
  11              	        .global _data                   // -> .data area in RAM
  12              	        .global _edata                  // end of .data area
  13              	        .global __bss_start             // -> .bss area in RAM
  14              	        .global __bss_end__             // end of .bss area
  15              	        .global _stack                  // top of stack
  16              	
  17              	// Stack Sizes
  18              	        .set  UND_STACK_SIZE, 0x00000004
  19              	        .set  ABT_STACK_SIZE, 0x00000004
  20              	        .set  FIQ_STACK_SIZE, 0x00000004
  21              	        .set  IRQ_STACK_SIZE, 0X00000080
  22              	        .set  SVC_STACK_SIZE, 0x00000004
  23              	
  24              	// Standard definitions of Mode bits and Interrupt (I & F) flags in PSRs
  25              	        .set  MODE_USR, 0x10            // User Mode
  26              	        .set  MODE_FIQ, 0x11            // FIQ Mode
  27              	        .set  MODE_IRQ, 0x12            // IRQ Mode
  28              	        .set  MODE_SVC, 0x13            // Supervisor Mode
  29              	        .set  MODE_ABT, 0x17            // Abort Mode
  30              	        .set  MODE_UND, 0x1B            // Undefined Mode
  31              	        .set  MODE_SYS, 0x1F            // System Mode
  32              	
  33              	        .equ  I_BIT, 0x80               // when I bit is set, IRQ is disabled
  34              	        .equ  F_BIT, 0x40               // when F bit is set, FIQ is disabled
  35              	
  36              	        .text
  37              		.arm
  38              		.section .init, "ax"
  39              	
  40              	        .code 32
  41              	        .align 2
  42              	
  43              	        .global _boot
  44              	        .func   _boot
  45              	_boot:
  46              	
  47              	// Runtime Interrupt Vectors
  48              	// -------------------------
  49              	Vectors:
  50 0000 FEFFFFEA 	        b     _start                    // reset - _start
  51 0004 14F09FE5 	        ldr   pc,_undf                  // undefined - _undf
  52 0008 14F09FE5 	        ldr   pc,_swi                   // SWI - _swi
  53 000c 14F09FE5 	        ldr   pc,_pabt                  // program abort - _pabt
  54 0010 14F09FE5 	        ldr   pc,_dabt                  // data abort - _dabt
  55 0014 0000A0E1 	        nop                             // reserved
  56 0018 F0FF1FE5 	        ldr   pc,[pc,#-0xFF0]           // IRQ - read the VIC
  57 001c 10F09FE5 	        ldr   pc,_fiq                   // FIQ - _fiq
  58              	
  59              	#if 0
  60              	// Use this group for production
  61              	_undf:  .word _reset                    // undefined - _reset
  62              	_swi:   .word _reset                    // SWI - _reset
  63              	_pabt:  .word _reset                    // program abort - _reset
  64              	_dabt:  .word _reset                    // data abort - _reset
  65              	_irq:   .word _reset                    // IRQ - _reset
  66              	_fiq:   .word _reset                    // FIQ - _reset
  67              	
  68              	#else
  69              	// Use this group for development
  70 0020 38000000 	_undf:  .word __undf                    // undefined
  71 0024 3C000000 	_swi:   .word __swi                     // SWI
  72 0028 40000000 	_pabt:  .word __pabt                    // program abort
  73 002c 44000000 	_dabt:  .word __dabt                    // data abort
  74 0030 48000000 	_irq:   .word __irq                     // IRQ
  75 0034 4C000000 	_fiq:   .word __fiq                     // FIQ
  76              	
  77 0038 0C0000EA 	__undf: b     .                         // undefined
  78 003c 0D0000EA 	__swi:  b     .                         // SWI
  79 0040 0E0000EA 	__pabt: b     .                         // program abort
  80 0044 0F0000EA 	__dabt: b     .                         // data abort
  81 0048 100000EA 	__irq:  b     .                         // IRQ
  82 004c 110000EA 	__fiq:  b     .                         // FIQ
  83              	#endif
  85              	        .endfunc
  86              	
  87              	
  88              	// Setup the operating mode & stack.
  89              	// ---------------------------------
  90              	        .global _start, start, _mainCRTStartup
  91              	        .func   _start
  92              	
  93              	_start:
  94              	start:
  95              	_mainCRTStartup:
  96              	
  97              	// Initialize Interrupt System
  98              	// - Set stack location for each mode
  99              	// - Leave in System Mode with Interrupts Disabled
 100              	// -----------------------------------------------
 101 0050 C0009FE5 	        ldr   r0,=_stack
 102 0054 DBF021E3 	        msr   CPSR_c,#MODE_UND|I_BIT|F_BIT // Undefined Instruction Mode
 103 0058 00D0A0E1 	        mov   sp,r0
 104 005c 040040E2 	        sub   r0,r0,#UND_STACK_SIZE
 105 0060 D7F021E3 	        msr   CPSR_c,#MODE_ABT|I_BIT|F_BIT // Abort Mode
 106 0064 00D0A0E1 	        mov   sp,r0
 107 0068 040040E2 	        sub   r0,r0,#ABT_STACK_SIZE
 108 006c D1F021E3 	        msr   CPSR_c,#MODE_FIQ|I_BIT|F_BIT // FIQ Mode
 109 0070 00D0A0E1 	        mov   sp,r0
 110 0074 040040E2 	        sub   r0,r0,#FIQ_STACK_SIZE
 111 0078 D2F021E3 	        msr   CPSR_c,#MODE_IRQ|I_BIT|F_BIT // IRQ Mode
 112 007c 00D0A0E1 	        mov   sp,r0
 113 0080 800040E2 	        sub   r0,r0,#IRQ_STACK_SIZE
 114 0084 D3F021E3 	        msr   CPSR_c,#MODE_SVC|I_BIT|F_BIT // Supervisor Mode
 115 0088 00D0A0E1 	        mov   sp,r0
 116 008c 040040E2 	        sub   r0,r0,#SVC_STACK_SIZE
 117 0090 DFF021E3 	        msr   CPSR_c,#MODE_SYS|I_BIT|F_BIT // System Mode
 118 0094 00D0A0E1 	        mov   sp,r0
 119              	
 120              	// Copy initialized data to its execution address in RAM
 121              	// -----------------------------------------------------
 122              	//#ifdef ROM_RUN
 123 0098 7C109FE5 	        ldr   r1,=_etext                // -> ROM data start
 124 009c 7C209FE5 	        ldr   r2,=_data                 // -> data start
 125 00a0 7C309FE5 	        ldr   r3,=_edata                // -> end of data
 126 00a4 030052E1 	1:      cmp   r2,r3                     // check if data to move
 127 00a8 04009134 	        ldrlo r0,[r1],#4                // copy it
 128 00ac 04008234 	        strlo r0,[r2],#4
 129 00b0 2700003A 	        blo   1b                        // loop until done
 130              	//#endif
 131              	// Clear .bss
 132              	// ----------
 133 00b4 0000A0E3 	        mov   r0,#0                     // get a zero
 134 00b8 68109FE5 	        ldr   r1,=__bss_start           // -> bss start
 135 00bc 68209FE5 	        ldr   r2,=__bss_end__           // -> bss end
 136 00c0 020051E1 	2:      cmp   r1,r2                     // check if data to clear
 137 00c4 04008134 	        strlo r0,[r1],#4                // clear 4 bytes
 138 00c8 2E00003A 	        blo   2b                        // loop until done
 139              			
 140              	/*
 141              	   Call C++ constructors (for objects in "global scope")
 142              	   ctor loop added by Martin Thomas 4/2005 
 143              	   based on a Anglia Design example-application for ST ARM
 144              	*/
 145              	
 146 00cc 5C009FE5 			LDR 	r0, =__ctors_start__
 147 00d0 5C109FE5 			LDR 	r1, =__ctors_end__
 148              	ctor_loop:
 149 00d4 010050E1 			CMP 	r0, r1
 150 00d8 3B00000A 			BEQ 	ctor_end
 151 00dc 042090E4 			LDR 	r2, [r0], #4
 152 00e0 03002DE9 			STMFD 	sp!, {r0-r1}
 153 00e4 0FE0A0E1 			MOV 	lr, pc
 154 00e8 02F0A0E1 			MOV 	pc, r2
 155 00ec 0300BDE8 			LDMFD 	sp!, {r0-r1}
 156 00f0 330000EA 			B 		ctor_loop
 157              	ctor_end:
 158              	
 159              	// Call main program: main(0)
 160              	// --------------------------
 161 00f4 0000A0E3 	        mov   r0,#0                     // no arguments (argc = 0)
 162 00f8 0010A0E1 	        mov   r1,r0
 163 00fc 0020A0E1 	        mov   r2,r0
 164 0100 00B0A0E1 	        mov   fp,r0                     // null frame pointer
 165 0104 0070A0E1 	        mov   r7,r0                     // null frame pointer for thumb
 166 0108 28A09FE5 	        ldr   r10,=main
 167 010c 0FE0A0E1 	        mov   lr,pc
 168              	
 169              	/* Enter the C code, use BX instruction so as to never return */
 170              	/* use BLX (?) main if you want to use c++ destructors below */
 171              	
 172 0110 1AFF2FE1 	        bx    r10                       // enter main()
 173              	
 174              	/* "global object"-dtors are never called and it should not be 
 175              	   needed since there is no OS to exit to. */
 176              	/* Call destructors */
 177              	#		LDR		r0, =__dtors_start__
 178              	#		LDR		r1, =__dtors_end__
 179              	dtor_loop:
 180              	#		CMP		r0, r1
 181              	#		BEQ		dtor_end
 182              	#		LDR		r2, [r0], #4
 183              	#		STMFD	sp!, {r0-r1}
 184              	#		MOV		lr, pc
 185              	#		MOV		pc, r2
 186              	#		LDMFD	sp!, {r0-r1}
 187              	#		B		dtor_loop
 188              	dtor_end:
 189              	   
 191              	        .endfunc
 192              	
 193              	        .global _reset, reset, exit, abort
 194              	        .func   _reset
 195              	_reset:
 196              	reset:
 197              	exit:
 198              	abort:
 199              	#if 0
 200              	// Disable interrupts, then force a hardware reset by driving P23 low
 201              	// -------------------------------------------------------------------
 202              	        mrs   r0,cpsr                   // get PSR
 203              	        orr   r0,r0,#I_BIT|F_BIT        // disable IRQ and FIQ
 204              	        msr   cpsr,r0                   // set up status register
 205              	
 206              	        ldr   r1,=(PS_BASE)             // PS Base Address
 207              	        ldr   r0,=(PS_PIO)              // PIO Module
 208              	        str   r0,[r1,#PS_PCER_OFF]      // enable its clock
 209              	        ldr   r1,=(PIO_BASE)            // PIO Base Address
 210              	        ldr   r0,=(1<<23)               // P23
 211              	        str   r0,[r1,#PIO_PER_OFF]      // make sure pin is contolled by PIO
 212              	        str   r0,[r1,#PIO_CODR_OFF]     // set the pin low
 213              	        str   r0,[r1,#PIO_OER_OFF]      // make it an output
 214              	#endif
 215 0114 430000EA 	        b     .                         // loop until reset
 216              	
 218              	        .endfunc
 219              	
 220 0118 00000000 	        .end
 220      00000000 
 220      00000000 
 220      00000000 
 220      00000000 
DEFINED SYMBOLS
                            *ABS*:00000000 arch/lpc21/crt0.S
   arch/lpc21/crt0.S:18     *ABS*:00000004 UND_STACK_SIZE
   arch/lpc21/crt0.S:19     *ABS*:00000004 ABT_STACK_SIZE
   arch/lpc21/crt0.S:20     *ABS*:00000004 FIQ_STACK_SIZE
   arch/lpc21/crt0.S:21     *ABS*:00000080 IRQ_STACK_SIZE
   arch/lpc21/crt0.S:22     *ABS*:00000004 SVC_STACK_SIZE
   arch/lpc21/crt0.S:25     *ABS*:00000010 MODE_USR
   arch/lpc21/crt0.S:26     *ABS*:00000011 MODE_FIQ
   arch/lpc21/crt0.S:27     *ABS*:00000012 MODE_IRQ
   arch/lpc21/crt0.S:28     *ABS*:00000013 MODE_SVC
   arch/lpc21/crt0.S:29     *ABS*:00000017 MODE_ABT
   arch/lpc21/crt0.S:30     *ABS*:0000001b MODE_UND
   arch/lpc21/crt0.S:31     *ABS*:0000001f MODE_SYS
   arch/lpc21/crt0.S:33     *ABS*:00000080 I_BIT
   arch/lpc21/crt0.S:34     *ABS*:00000040 F_BIT
   arch/lpc21/crt0.S:37     .text:00000000 $a
   arch/lpc21/crt0.S:40     .init:00000000 $a
   arch/lpc21/crt0.S:45     .init:00000000 _boot
   arch/lpc21/crt0.S:49     .init:00000000 Vectors
   arch/lpc21/crt0.S:93     .init:00000050 _start
   arch/lpc21/crt0.S:70     .init:00000020 _undf
   arch/lpc21/crt0.S:71     .init:00000024 _swi
   arch/lpc21/crt0.S:72     .init:00000028 _pabt
   arch/lpc21/crt0.S:73     .init:0000002c _dabt
   arch/lpc21/crt0.S:75     .init:00000034 _fiq
   arch/lpc21/crt0.S:70     .init:00000020 $d
   arch/lpc21/crt0.S:77     .init:00000038 __undf
   arch/lpc21/crt0.S:78     .init:0000003c __swi
   arch/lpc21/crt0.S:79     .init:00000040 __pabt
   arch/lpc21/crt0.S:80     .init:00000044 __dabt
   arch/lpc21/crt0.S:74     .init:00000030 _irq
   arch/lpc21/crt0.S:81     .init:00000048 __irq
   arch/lpc21/crt0.S:82     .init:0000004c __fiq
   arch/lpc21/crt0.S:77     .init:00000038 $a
   arch/lpc21/crt0.S:94     .init:00000050 start
   arch/lpc21/crt0.S:95     .init:00000050 _mainCRTStartup
   arch/lpc21/crt0.S:148    .init:000000d4 ctor_loop
   arch/lpc21/crt0.S:157    .init:000000f4 ctor_end
   arch/lpc21/crt0.S:179    .init:00000114 dtor_loop
   arch/lpc21/crt0.S:188    .init:00000114 dtor_end
   arch/lpc21/crt0.S:195    .init:00000114 _reset
   arch/lpc21/crt0.S:196    .init:00000114 reset
   arch/lpc21/crt0.S:197    .init:00000114 exit
   arch/lpc21/crt0.S:198    .init:00000114 abort
   arch/lpc21/crt0.S:220    .init:00000118 $d

UNDEFINED SYMBOLS
_etext
_data
_edata
__bss_start
__bss_end__
_stack
__ctors_start__
__ctors_end__
main
