// Generated by gdsDummy       19/10/2022 10:46:46

module tri_512x162_4w_0 #(
  parameter addressable_ports = 512,
  parameter addressbus_width = 9,
  parameter port_bitwidth = 162,
  parameter ways = 4,
  parameter ramb_base_width = 36,
  parameter ramb_base_addr = 9,
  parameter ramb_width_mult = (port_bitwidth - 1)/ramb_base_width + 1
) (
 inout                 gnd,
 inout                 vdd,
 inout                 vcs,
 input                 clk,
 input                 rst,
 input                 ccflush_dc,
 input                 lcb_clkoff_dc_b,
 input                 lcb_d_mode_dc,
 input                 lcb_act_dis_dc,
 input                 lcb_ary_nsl_thold_0,
 input                 lcb_sg_1,
 input                 lcb_abst_sl_thold_0,
 input                 lcb_func_sl_thold_0_b,
 input                 func_force,
 input                 scan_diag_dc,
 input                 scan_dis_dc_b,
 input                 func_scan_in,
 output                func_scan_out,
 input  [0:1]          abst_scan_in,
 output [0:1]          abst_scan_out,
 input                 lcb_delay_lclkr_np_dc,
 input                 ctrl_lcb_delay_lclkr_np_dc,
 input                 dibw_lcb_delay_lclkr_np_dc,
 input                 ctrl_lcb_mpw1_np_dc_b,
 input                 dibw_lcb_mpw1_np_dc_b,
 input                 lcb_mpw1_pp_dc_b,
 input                 lcb_mpw1_2_pp_dc_b,
 input                 aodo_lcb_delay_lclkr_dc,
 input                 aodo_lcb_mpw1_dc_b,
 input                 aodo_lcb_mpw2_dc_b,
 input                 lcb_time_sg_0,
 input                 lcb_time_sl_thold_0,
 input                 time_scan_in,
 output                time_scan_out,
 input  [0:1]          bitw_abist,
 input                 lcb_repr_sl_thold_0,
 input                 lcb_repr_sg_0,
 input                 repr_scan_in,
 output                repr_scan_out,
 input                 tc_lbist_ary_wrt_thru_dc,
 input                 abist_en_1,
 input  [0:3]          din_abist,
 input                 abist_cmp_en,
 input                 abist_raw_b_dc,
 input  [0:3]          data_cmp_abist,
 input  [0:8]          addr_abist,
 input                 r_wb_abist,
 input                 write_thru_en_dc,
 input                 lcb_bolt_sl_thold_0,
 input                 pc_bo_enable_2,
 input                 pc_bo_reset,
 input                 pc_bo_unload,
 input                 pc_bo_repair,
 input                 pc_bo_shdata,
 input  [0:1]          pc_bo_select,
 output [0:1]          bo_pc_failout,
 output [0:1]          bo_pc_diagloop,
 input                 tri_lcb_mpw1_dc_b,
 input                 tri_lcb_mpw2_dc_b,
 input                 tri_lcb_delay_lclkr_dc,
 input                 tri_lcb_clkoff_dc_b,
 input                 tri_lcb_act_dis_dc,
 input  [0:1]          read_act,
 input  [0:3]          write_act,
 input                 write_enable,
 input  [0:3]          write_way,
 input  [0:8]          addr,
 input  [0:161]        data_in,
 output [0:647]        data_out
);
endmodule
