C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module   -part LCMXO2_4000HC  -package TG144C  -grade -4    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synlog\report\tester_module_tester_module_fpga_mapper.xml  -top_level_module  tester_module  -flow mapping  -multisrs  -oedif  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.edi   -freq 1.000   E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\syntmp\tester_module_tester_module.plg  -osyn  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srm  -prjdir  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\  -prjname  proj_1  -log  E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synlog\tester_module_tester_module_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\tester_module -part LCMXO2_4000HC -package TG144C -grade -4 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\tester_module_tester_module_fpga_mapper.xml -top_level_module tester_module -flow mapping -multisrs -oedif ..\tester_module_tester_module.edi -freq 1.000 ..\synwork\tester_module_tester_module_prem.srd -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam tester_module_tester_module.plg -osyn ..\tester_module_tester_module.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\tester_module_tester_module_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\tester_module_tester_module.edi|io:o|time:1578150926|size:604992|exec:0|csum:
file:..\synwork\tester_module_tester_module_prem.srd|io:i|time:1578150920|size:49859|exec:0|csum:D94BCDDCC6696C111B8FEAC2710BB0AA
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501885416|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501885416|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:tester_module_tester_module.plg|io:o|time:1578150926|size:684|exec:0|csum:
file:..\tester_module_tester_module.srm|io:o|time:1578150925|size:17634|exec:0|csum:
file:..\synlog\tester_module_tester_module_fpga_mapper.srr|io:o|time:1578150926|size:42526|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501888314|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
