{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641679148963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641679148964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 16:59:08 2022 " "Processing started: Sat Jan  8 16:59:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641679148964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679148964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BancoRegistro -c BancoRegistroTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off BancoRegistro -c BancoRegistroTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679148964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641679149390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641679149390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "../src/TestBench.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/TestBench.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641679159866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679159866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641679159868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679159868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "../src/BCDtoSSeg.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641679159870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679159870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "../src/BancoRegistro.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistro.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641679159872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679159872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/bancoregistrotop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/diego/documents/github/lab04-2021-2-grupo03-2021-2/src/bancoregistrotop.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistroTop " "Found entity 1: BancoRegistroTop" {  } { { "../src/BancoRegistroTop.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641679159875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679159875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led display.v(23) " "Verilog HDL Implicit Net warning at display.v(23): created implicit net for \"led\"" {  } { { "../src/display.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/display.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641679159875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BancoRegistroTop " "Elaborating entity \"BancoRegistroTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641679159911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:banco " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:banco\"" {  } { { "../src/BancoRegistroTop.v" "banco" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641679159914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "../src/BancoRegistroTop.v" "display" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641679159917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led display.v(23) " "Verilog HDL or VHDL warning at display.v(23): object \"led\" assigned a value but never read" {  } { { "../src/display.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/display.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641679159918 "|BancoRegistroTop|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(28) " "Verilog HDL assignment warning at display.v(28): truncated value with size 32 to match size of target (27)" {  } { { "../src/display.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641679159918 "|BancoRegistroTop|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 display.v(38) " "Verilog HDL assignment warning at display.v(38): truncated value with size 32 to match size of target (2)" {  } { { "../src/display.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/display.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641679159918 "|BancoRegistroTop|display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display:display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display:display\|BCDtoSSeg:bcdtosseg\"" {  } { { "../src/display.v" "bcdtosseg" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641679159919 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641679160267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] VCC " "Pin \"an\[2\]\" is stuck at VCC" {  } { { "../src/BancoRegistroTop.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641679160294 "|BancoRegistroTop|an[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[3\] VCC " "Pin \"an\[3\]\" is stuck at VCC" {  } { { "../src/BancoRegistroTop.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641679160294 "|BancoRegistroTop|an[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641679160294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641679160369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641679160758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641679160864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641679160864 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrRa\[3\] " "No output dependent on input pin \"addrRa\[3\]\"" {  } { { "../src/BancoRegistroTop.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641679160896 "|BancoRegistroTop|addrRa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addrRb\[3\] " "No output dependent on input pin \"addrRb\[3\]\"" {  } { { "../src/BancoRegistroTop.v" "" { Text "C:/Users/diego/Documents/GitHub/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641679160896 "|BancoRegistroTop|addrRb[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641679160896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641679160897 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641679160897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641679160897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641679160897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641679160909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 16:59:20 2022 " "Processing ended: Sat Jan  8 16:59:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641679160909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641679160909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641679160909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641679160909 ""}
