verilog work "ipcore_dir/ddr2/user_design/rtl/ddr2.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/infrastructure.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_controller.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_ui_top.v"
verilog work "ipcore_dir/ddr2/user_design/rtl/memc_wrapper.v"
verilog work "ipcore_dir/ddr2/user_design/sim/ddr2_model_c3.v"
verilog work "ddr_interface.v"
verilog work "tb_ddr2_interface.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
