# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Administrator/Desktop/ECE 551/ECE551_FinalProject_RunhengLei (submit version)/LA_dig_tb.sv}
