A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     08/31/2018 15:22:38 PAGE     1


MACRO ASSEMBLER A51 V8.2.5.0
OBJECT MODULE PLACED IN .\Output\OPTIONS_SN8F5708.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE OPTIONS_SN8F5708.A51 SET(SMALL) DEBUG PRINT(.\LST\OPTIONS_SN8F5708.lst)
                       OBJECT(.\Output\OPTIONS_SN8F5708.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 

                       2     ;------------------------------------------------------------------------------

                       3     ;

                       4     ;  Copyright (c) 2015 SONiX Technology Co., Ltd.

                       5     ;  Version 2.1 - SN8F5708, SN8F5707, SN8F5705, SN8F57081, SN8F57082, SN8F57084, SN8F57085, 
                             SN8F57086, SN8F57087

                       6     ;        Version 2.2 - Add code option address for MP5

                       7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***

                       8     ;------------------------------------------------------------------------------

                       9     ;

                      10     ;  This preference, such as watchdog, external reset pin, and clock source, is preloaded 

                      11     ;  during the microcontroller's power-on. It is strongly recommanded to use configuration 

                      12     ;  wizard to set these parameters up appropriately.

                      13     ;

                      14     ;------------------------------------------------------------------------------

  4000                15     ROM_SIZE                EQU             0x4000

                      16     ;

                      17     ;   <o> Program Memory Security <0x01=> Disable <0x00=> Enable

  0001                18         SECURITY_SET    EQU     0x01        ;       {0x3FFF}

                      19     ;   <i> The debug interface cannot read program memory if this security option is enable.

                      20     ;   <i> Erase Full Chip can be proformmed to erase original code/data and unlock security.

                      21     ;

                      22     ;   <o.1..3> CPU Clock Source <0x07=> IHRC 32 MHz <0x03=> IHRC 32 MHz with RTC <0x01=> X'ta
                             l 12 MHz <0x00=> X'tal 4 MHz <0x02=> External Clock

  000E                23         CLOCKSRC_SET    EQU     0x0E        ;       {0x3FFF}

                      24     ;   <i> IHRC 32 MHz: on-chip internal clock with or without Timer 0 real time clock.

                      25     ;   <i> X'tal 12 MHz: off-chip crystal between 8 MHz and 16 MHz.

                      26     ;   <i> X'tal 4 MHz: off-chip crystal between 1 MHz and 8 MHz.

                      27     ;   <i> External Clock: external clock input from XIN pin.

                      28     ;

                      29     ;   <o> Noise Filter <0x01=> Disable <0x00=> Enable

  0000                30         NOISEFILT_SET   EQU     0x00        ;       {0x3FFC}

                      31     ;

                      32     ;   <h> Reset Sources

                      33     ;       <o.1..2> VDD Voltage (Low Voltage Detection) <0x00=> LVD_Max <0x01=> LVD_H <0x02=> 
                             LVD_M <0x03=> LVD_L

  0006                34             LVDMODE_SET     EQU     0x06    ;       {0x3FFC}

                      35     ;       <i> LVD_Max: 3.3 V or below triggers reset.

                      36     ;       <i> LVD_H: 2.4 V or below triggers reset with LVD33 indicator.

                      37     ;       <i> LVD_M: 1.8 V or below triggers reset with LVD24 indicator.

                      38     ;       <i> LVD_L: 1.8 V or below triggers reset.

                      39     ;

                      40     ;       <o.4..5> External Reset / GPIO Shared Pin <0x00=> Reset with De-bounce <0x02=> Rese
                             t without De-bounce <0x03=> GPIO

  0030                41             RESETPIN_SET    EQU     0x30    ;       {0x3FFC}

                      42     ;       <i> Reset with De-bounce: Triggers reset if this pin is pulled low over 4 ms.

                      43     ;       <i> Reset without De-bounce: Triggers reset immediately if this pin is pulled low.

                      44     ;       <i> GPIO: The shared pin is reserved for general purpose input/output.

                      45     ;       <i> The de-bounce period is based on Internal Low R-C Clock which has a gentle inac
                             curacy.

                      46     ;

                      47     ;       <o.4..7> Watchdog Reset <0x00=> Always <0x05=> Enable <0x0A=> Disable

  0050                48             WATCHDOG_SET    EQU     0x50    ;       {0x3FFF}

                      49     ;       <i> Always: Trun on watchdog function including Normal, IDLE, and SLEEP mode.

                      50     ;       <i> Enable: Turn on watchdog function only in Normal mode.

                      51     ;       <i> Disable: Turn off watchdog function.

                      52     ;

A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     08/31/2018 15:22:38 PAGE     2

                      53     ;       <o.6..7> Watchdog Overflow Period <0x00=> 64 ms <0x01=> 128 ms <0x02=> 256 ms <0x03
                             => 512 ms

  00C0                54             WATCHCLK_SET    EQU     0xC0    ;       {0x3FFC}

                      55     ;       <i> The watchdog overflow period is based on Internal Low R-C Clock which has a gen
                             tle inaccuracy.

                      56     ;   </h>

                      57     

                      58     

----                  59         CSEG    AT      0x3FF6

3FF6 FF               60         DB      0xFF

3FF7 FF               61         DB      0xFF

3FF8 FF               62         DB      0xFF

3FF9 FF               63         DB      0xFF

3FFA FF               64         DB      0xFF

3FFB FF               65         DB      0xFF

3FFC F6               66         DB      WATCHCLK_SET + RESETPIN_SET + LVDMODE_SET + NOISEFILT_SET

3FFD 5A               67         DB      0x5A

3FFE A5               68         DB      0xA5

3FFF 5F               69         DB      WATCHDOG_SET + CLOCKSRC_SET + SECURITY_SET

                      70         END

A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     08/31/2018 15:22:38 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

CLOCKSRC_SET . . .  N NUMB   000EH   A   
LVDMODE_SET. . . .  N NUMB   0006H   A   
NOISEFILT_SET. . .  N NUMB   0000H   A   
RESETPIN_SET . . .  N NUMB   0030H   A   
ROM_SIZE . . . . .  N NUMB   4000H   A   
SECURITY_SET . . .  N NUMB   0001H   A   
WATCHCLK_SET . . .  N NUMB   00C0H   A   
WATCHDOG_SET . . .  N NUMB   0050H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
