# ALU-Family

## Overview
This repository contains a parameterized ALU family implemented in SystemVerilog.  
The goal is to design, simulate, and verify ALU components for RISC-V and generic architectures.

### Features
- Integer ALU (ADD, SUB, AND, OR, XOR)
- Shifter/Rotator
- Multiply-Accumulate Unit
- Optional Divider

### Tools
- Verilog/SystemVerilog Editor: VSCode
- Simulation: ModelSim / Icarus Verilog
- Waveform Viewer: GTKWave
