
stm32-maze-solver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a778  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800a900  0800a900  0000b900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a924  0800a924  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a924  0800a924  0000b924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a92c  0800a92c  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a92c  0800a92c  0000b92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a930  0800a930  0000b930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800a934  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c07c  2**0
                  CONTENTS
 10 .bss          00000b0c  2000007c  2000007c  0000c07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b88  20000b88  0000c07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bb3a  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004486  00000000  00000000  00027be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001890  00000000  00000000  0002c070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012fb  00000000  00000000  0002d900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005a88  00000000  00000000  0002ebfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020212  00000000  00000000  00034683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e10eb  00000000  00000000  00054895  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00135980  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b50  00000000  00000000  001359c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0013c514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a8e8 	.word	0x0800a8e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800a8e8 	.word	0x0800a8e8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <control_motor_init>:

/**
 * @brief Inicializa el control de motores
 */
void control_motor_init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
    // Iniciar PWM en ambos canales
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // Motor izquierdo (PC8)
 80004f8:	2108      	movs	r1, #8
 80004fa:	4805      	ldr	r0, [pc, #20]	@ (8000510 <control_motor_init+0x1c>)
 80004fc:	f005 fdc0 	bl	8006080 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Motor derecho (PC9)
 8000500:	210c      	movs	r1, #12
 8000502:	4803      	ldr	r0, [pc, #12]	@ (8000510 <control_motor_init+0x1c>)
 8000504:	f005 fdbc 	bl	8006080 <HAL_TIM_PWM_Start>

    // comienza yendo para adelante
    avanza();
 8000508:	f000 f88c 	bl	8000624 <avanza>
}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000234 	.word	0x20000234

08000514 <set_motor_izq>:
 * @brief Configura motor izquierdo
 * @param estado: MOTOR_AVANCE, MOTOR_RETROCESO o MOTOR_FRENADO
 * @param pwm: Valor PWM (0-1000)
 */
void set_motor_izq(motor_estado_t estado, uint16_t pwm)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	4603      	mov	r3, r0
 800051c:	460a      	mov	r2, r1
 800051e:	71fb      	strb	r3, [r7, #7]
 8000520:	4613      	mov	r3, r2
 8000522:	80bb      	strh	r3, [r7, #4]
    switch (estado)
 8000524:	79fb      	ldrb	r3, [r7, #7]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d002      	beq.n	8000530 <set_motor_izq+0x1c>
 800052a:	2b01      	cmp	r3, #1
 800052c:	d00d      	beq.n	800054a <set_motor_izq+0x36>
 800052e:	e019      	b.n	8000564 <set_motor_izq+0x50>
    {
    case MOTOR_AVANCE:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_SET);   // MI0 = 1
 8000530:	2201      	movs	r2, #1
 8000532:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000536:	4817      	ldr	r0, [pc, #92]	@ (8000594 <set_motor_izq+0x80>)
 8000538:	f001 ff78 	bl	800242c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_RESET); // MI1 = 0
 800053c:	2200      	movs	r2, #0
 800053e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000542:	4814      	ldr	r0, [pc, #80]	@ (8000594 <set_motor_izq+0x80>)
 8000544:	f001 ff72 	bl	800242c <HAL_GPIO_WritePin>
        break;
 8000548:	e01b      	b.n	8000582 <set_motor_izq+0x6e>

    case MOTOR_RETROCESO:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_RESET); // MI0 = 0
 800054a:	2200      	movs	r2, #0
 800054c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000550:	4810      	ldr	r0, [pc, #64]	@ (8000594 <set_motor_izq+0x80>)
 8000552:	f001 ff6b 	bl	800242c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_SET);   // MI1 = 1
 8000556:	2201      	movs	r2, #1
 8000558:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800055c:	480d      	ldr	r0, [pc, #52]	@ (8000594 <set_motor_izq+0x80>)
 800055e:	f001 ff65 	bl	800242c <HAL_GPIO_WritePin>
        break;
 8000562:	e00e      	b.n	8000582 <set_motor_izq+0x6e>

    case MOTOR_FRENADO:
    default:
        HAL_GPIO_WritePin(MI0_GPIO_Port, MI0_Pin, GPIO_PIN_RESET); // MI0 = 0
 8000564:	2200      	movs	r2, #0
 8000566:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800056a:	480a      	ldr	r0, [pc, #40]	@ (8000594 <set_motor_izq+0x80>)
 800056c:	f001 ff5e 	bl	800242c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MI1_GPIO_Port, MI1_Pin, GPIO_PIN_RESET); // MI1 = 0
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000576:	4807      	ldr	r0, [pc, #28]	@ (8000594 <set_motor_izq+0x80>)
 8000578:	f001 ff58 	bl	800242c <HAL_GPIO_WritePin>
        pwm = 0;                                                   // Forzar PWM a 0 en frenado
 800057c:	2300      	movs	r3, #0
 800057e:	80bb      	strh	r3, [r7, #4]
        break;
 8000580:	bf00      	nop
    }

    // Establecer PWM, aca le definimos la velocidad
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm);
 8000582:	4b05      	ldr	r3, [pc, #20]	@ (8000598 <set_motor_izq+0x84>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	88ba      	ldrh	r2, [r7, #4]
 8000588:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800058a:	bf00      	nop
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40020400 	.word	0x40020400
 8000598:	20000234 	.word	0x20000234

0800059c <set_motor_der>:
 * @brief Configura motor derecho
 * @param estado: MOTOR_AVANCE, MOTOR_RETROCESO o MOTOR_FRENADO
 * @param pwm: Valor PWM (0-1000)
 */
void set_motor_der(motor_estado_t estado, uint16_t pwm)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	80bb      	strh	r3, [r7, #4]
    switch (estado)
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d002      	beq.n	80005b8 <set_motor_der+0x1c>
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d00d      	beq.n	80005d2 <set_motor_der+0x36>
 80005b6:	e019      	b.n	80005ec <set_motor_der+0x50>
    {
    case MOTOR_AVANCE:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_SET);   // MD0 = 1
 80005b8:	2201      	movs	r2, #1
 80005ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005be:	4817      	ldr	r0, [pc, #92]	@ (800061c <set_motor_der+0x80>)
 80005c0:	f001 ff34 	bl	800242c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_RESET); // MD1 = 0
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005ca:	4814      	ldr	r0, [pc, #80]	@ (800061c <set_motor_der+0x80>)
 80005cc:	f001 ff2e 	bl	800242c <HAL_GPIO_WritePin>
        break;
 80005d0:	e01b      	b.n	800060a <set_motor_der+0x6e>

    case MOTOR_RETROCESO:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_RESET); // MD0 = 0
 80005d2:	2200      	movs	r2, #0
 80005d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d8:	4810      	ldr	r0, [pc, #64]	@ (800061c <set_motor_der+0x80>)
 80005da:	f001 ff27 	bl	800242c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_SET);   // MD1 = 1
 80005de:	2201      	movs	r2, #1
 80005e0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005e4:	480d      	ldr	r0, [pc, #52]	@ (800061c <set_motor_der+0x80>)
 80005e6:	f001 ff21 	bl	800242c <HAL_GPIO_WritePin>
        break;
 80005ea:	e00e      	b.n	800060a <set_motor_der+0x6e>

    case MOTOR_FRENADO:
    default:
        HAL_GPIO_WritePin(MD0_GPIO_Port, MD0_Pin, GPIO_PIN_RESET); // MD0 = 0
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005f2:	480a      	ldr	r0, [pc, #40]	@ (800061c <set_motor_der+0x80>)
 80005f4:	f001 ff1a 	bl	800242c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MD1_GPIO_Port, MD1_Pin, GPIO_PIN_RESET); // MD1 = 0
 80005f8:	2200      	movs	r2, #0
 80005fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005fe:	4807      	ldr	r0, [pc, #28]	@ (800061c <set_motor_der+0x80>)
 8000600:	f001 ff14 	bl	800242c <HAL_GPIO_WritePin>
        pwm = 0;                                                   // Forzar PWM a 0 en frenado
 8000604:	2300      	movs	r3, #0
 8000606:	80bb      	strh	r3, [r7, #4]
        break;
 8000608:	bf00      	nop
    }

    // Establecer VELOCIDAD
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pwm);
 800060a:	4b05      	ldr	r3, [pc, #20]	@ (8000620 <set_motor_der+0x84>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	88ba      	ldrh	r2, [r7, #4]
 8000610:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40020400 	.word	0x40020400
 8000620:	20000234 	.word	0x20000234

08000624 <avanza>:

/**
 * @brief Avanza con ambos motores al 70% de velocidad
 */
void avanza(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_AVANCE, VELOCIDAD_AVANCE);
 8000628:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 800062c:	2000      	movs	r0, #0
 800062e:	f7ff ff71 	bl	8000514 <set_motor_izq>
    set_motor_der(MOTOR_AVANCE, VELOCIDAD_AVANCE);
 8000632:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8000636:	2000      	movs	r0, #0
 8000638:	f7ff ffb0 	bl	800059c <set_motor_der>
}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}

08000640 <gira90izq>:
/**
 * @brief Gira 90 grados a la izquierda y luego continúa avanzando
 * Motor izq retrocede, motor der avanza al 100%
 */
void gira90izq(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_RETROCESO, VELOCIDAD_GIRO);
 8000644:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000648:	2001      	movs	r0, #1
 800064a:	f7ff ff63 	bl	8000514 <set_motor_izq>
    set_motor_der(MOTOR_AVANCE, VELOCIDAD_GIRO);
 800064e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000652:	2000      	movs	r0, #0
 8000654:	f7ff ffa2 	bl	800059c <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_90);
 8000658:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800065c:	f000 fec8 	bl	80013f0 <HAL_Delay>

    // Después del giro, continuar avanzando
    avanza();
 8000660:	f7ff ffe0 	bl	8000624 <avanza>
}
 8000664:	bf00      	nop
 8000666:	bd80      	pop	{r7, pc}

08000668 <gira90der>:
/**
 * @brief Gira 90 grados a la derecha y luego continúa avanzando
 * Motor der retrocede, motor izq avanza al 100%
 */
void gira90der(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_AVANCE, VELOCIDAD_GIRO);
 800066c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000670:	2000      	movs	r0, #0
 8000672:	f7ff ff4f 	bl	8000514 <set_motor_izq>
    set_motor_der(MOTOR_RETROCESO, VELOCIDAD_GIRO);
 8000676:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800067a:	2001      	movs	r0, #1
 800067c:	f7ff ff8e 	bl	800059c <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_90);
 8000680:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000684:	f000 feb4 	bl	80013f0 <HAL_Delay>

    // Después del giro, continuar avanzando
    avanza();
 8000688:	f7ff ffcc 	bl	8000624 <avanza>
}
 800068c:	bf00      	nop
 800068e:	bd80      	pop	{r7, pc}

08000690 <gira180>:
/**
 * @brief Gira 180 grados y luego continúa avanzando
 * Motor der retrocede, motor izq avanza al 100%
 */
void gira180(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_AVANCE, VELOCIDAD_GIRO);
 8000694:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000698:	2000      	movs	r0, #0
 800069a:	f7ff ff3b 	bl	8000514 <set_motor_izq>
    set_motor_der(MOTOR_RETROCESO, VELOCIDAD_GIRO);
 800069e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80006a2:	2001      	movs	r0, #1
 80006a4:	f7ff ff7a 	bl	800059c <set_motor_der>

    HAL_Delay(TIEMPO_GIRO_180);
 80006a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006ac:	f000 fea0 	bl	80013f0 <HAL_Delay>

    // Después del giro, continuar avanzando
    avanza();
 80006b0:	f7ff ffb8 	bl	8000624 <avanza>
}
 80006b4:	bf00      	nop
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <termino>:

/**
 * @brief Detiene ambos motores (cuando ganemos)
 */
void termino(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
    set_motor_izq(MOTOR_FRENADO, 0);
 80006bc:	2100      	movs	r1, #0
 80006be:	2002      	movs	r0, #2
 80006c0:	f7ff ff28 	bl	8000514 <set_motor_izq>
    set_motor_der(MOTOR_FRENADO, 0);
 80006c4:	2100      	movs	r1, #0
 80006c6:	2002      	movs	r0, #2
 80006c8:	f7ff ff68 	bl	800059c <set_motor_der>
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d4:	f000 fe1a 	bl	800130c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d8:	f000 f834 	bl	8000744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006dc:	f000 fa30 	bl	8000b40 <MX_GPIO_Init>
  MX_DMA_Init();
 80006e0:	f000 fa0e 	bl	8000b00 <MX_DMA_Init>
  MX_I2C1_Init();
 80006e4:	f000 f8f8 	bl	80008d8 <MX_I2C1_Init>
  MX_I2S3_Init();
 80006e8:	f000 f924 	bl	8000934 <MX_I2S3_Init>
  MX_SPI1_Init();
 80006ec:	f000 f950 	bl	8000990 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80006f0:	f009 fca4 	bl	800a03c <MX_USB_HOST_Init>
  MX_ADC1_Init();
 80006f4:	f000 f890 	bl	8000818 <MX_ADC1_Init>
  MX_TIM3_Init();
 80006f8:	f000 f980 	bl	80009fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Inicializar el módulo de motores
  control_motor_init();
 80006fc:	f7ff fefa 	bl	80004f4 <control_motor_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000700:	f009 fcc2 	bl	800a088 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    // OJO SOLO PARA PROBAR EL LUNES LOS TIEMPOS DE LOS GIROS
    avanza(); // Comenzar avanzando 1 SEGUNDO
 8000704:	f7ff ff8e 	bl	8000624 <avanza>
    HAL_Delay(1000);
 8000708:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800070c:	f000 fe70 	bl	80013f0 <HAL_Delay>

    // Simular detección de pared - girar a la derecha
    gira90der(); // Gira Y SIGUE AVANZANDO POR 2 SEGUNDOS
 8000710:	f7ff ffaa 	bl	8000668 <gira90der>
    HAL_Delay(2000);
 8000714:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000718:	f000 fe6a 	bl	80013f0 <HAL_Delay>

    // Otro obstáculo - girar a la izquierda
    gira90izq(); // Gira Y SIGUE AVANZANDO
 800071c:	f7ff ff90 	bl	8000640 <gira90izq>
    HAL_Delay(2000);
 8000720:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000724:	f000 fe64 	bl	80013f0 <HAL_Delay>

    // Callejón sin salida - dar media vuelta
    gira180(); // Gira Y SIGUE AVANZANDO POR 3 SEGUNDOS
 8000728:	f7ff ffb2 	bl	8000690 <gira180>
    HAL_Delay(3000);
 800072c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000730:	f000 fe5e 	bl	80013f0 <HAL_Delay>

    // SIMULA QUE TERMINÓ
    termino();
 8000734:	f7ff ffc0 	bl	80006b8 <termino>
    HAL_Delay(5000); // Pausa antes de reiniciar
 8000738:	f241 3088 	movw	r0, #5000	@ 0x1388
 800073c:	f000 fe58 	bl	80013f0 <HAL_Delay>
    MX_USB_HOST_Process();
 8000740:	bf00      	nop
 8000742:	e7dd      	b.n	8000700 <main+0x30>

08000744 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b094      	sub	sp, #80	@ 0x50
 8000748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074a:	f107 0320 	add.w	r3, r7, #32
 800074e:	2230      	movs	r2, #48	@ 0x30
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f00a f83a 	bl	800a7cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000758:	f107 030c 	add.w	r3, r7, #12
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]
 8000766:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000768:	2300      	movs	r3, #0
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	4b28      	ldr	r3, [pc, #160]	@ (8000810 <SystemClock_Config+0xcc>)
 800076e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000770:	4a27      	ldr	r2, [pc, #156]	@ (8000810 <SystemClock_Config+0xcc>)
 8000772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000776:	6413      	str	r3, [r2, #64]	@ 0x40
 8000778:	4b25      	ldr	r3, [pc, #148]	@ (8000810 <SystemClock_Config+0xcc>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000784:	2300      	movs	r3, #0
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	4b22      	ldr	r3, [pc, #136]	@ (8000814 <SystemClock_Config+0xd0>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a21      	ldr	r2, [pc, #132]	@ (8000814 <SystemClock_Config+0xd0>)
 800078e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4b1f      	ldr	r3, [pc, #124]	@ (8000814 <SystemClock_Config+0xd0>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007a0:	2301      	movs	r3, #1
 80007a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007aa:	2302      	movs	r3, #2
 80007ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007b4:	2308      	movs	r3, #8
 80007b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007b8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80007bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007be:	2302      	movs	r3, #2
 80007c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007c2:	2307      	movs	r3, #7
 80007c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c6:	f107 0320 	add.w	r3, r7, #32
 80007ca:	4618      	mov	r0, r3
 80007cc:	f004 fd60 	bl	8005290 <HAL_RCC_OscConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007d6:	f000 fad1 	bl	8000d7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80007da:	230f      	movs	r3, #15
 80007dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007de:	2302      	movs	r3, #2
 80007e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007f2:	f107 030c 	add.w	r3, r7, #12
 80007f6:	2105      	movs	r1, #5
 80007f8:	4618      	mov	r0, r3
 80007fa:	f004 ffc1 	bl	8005780 <HAL_RCC_ClockConfig>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000804:	f000 faba 	bl	8000d7c <Error_Handler>
  }
}
 8000808:	bf00      	nop
 800080a:	3750      	adds	r7, #80	@ 0x50
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40023800 	.word	0x40023800
 8000814:	40007000 	.word	0x40007000

08000818 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800081e:	463b      	mov	r3, r7
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 800082a:	4b28      	ldr	r3, [pc, #160]	@ (80008cc <MX_ADC1_Init+0xb4>)
 800082c:	4a28      	ldr	r2, [pc, #160]	@ (80008d0 <MX_ADC1_Init+0xb8>)
 800082e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000830:	4b26      	ldr	r3, [pc, #152]	@ (80008cc <MX_ADC1_Init+0xb4>)
 8000832:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000836:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000838:	4b24      	ldr	r3, [pc, #144]	@ (80008cc <MX_ADC1_Init+0xb4>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800083e:	4b23      	ldr	r3, [pc, #140]	@ (80008cc <MX_ADC1_Init+0xb4>)
 8000840:	2201      	movs	r2, #1
 8000842:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000844:	4b21      	ldr	r3, [pc, #132]	@ (80008cc <MX_ADC1_Init+0xb4>)
 8000846:	2201      	movs	r2, #1
 8000848:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800084a:	4b20      	ldr	r3, [pc, #128]	@ (80008cc <MX_ADC1_Init+0xb4>)
 800084c:	2200      	movs	r2, #0
 800084e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000852:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <MX_ADC1_Init+0xb4>)
 8000854:	2200      	movs	r2, #0
 8000856:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000858:	4b1c      	ldr	r3, [pc, #112]	@ (80008cc <MX_ADC1_Init+0xb4>)
 800085a:	4a1e      	ldr	r2, [pc, #120]	@ (80008d4 <MX_ADC1_Init+0xbc>)
 800085c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800085e:	4b1b      	ldr	r3, [pc, #108]	@ (80008cc <MX_ADC1_Init+0xb4>)
 8000860:	2200      	movs	r2, #0
 8000862:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000864:	4b19      	ldr	r3, [pc, #100]	@ (80008cc <MX_ADC1_Init+0xb4>)
 8000866:	2202      	movs	r2, #2
 8000868:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800086a:	4b18      	ldr	r3, [pc, #96]	@ (80008cc <MX_ADC1_Init+0xb4>)
 800086c:	2201      	movs	r2, #1
 800086e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000872:	4b16      	ldr	r3, [pc, #88]	@ (80008cc <MX_ADC1_Init+0xb4>)
 8000874:	2200      	movs	r2, #0
 8000876:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000878:	4814      	ldr	r0, [pc, #80]	@ (80008cc <MX_ADC1_Init+0xb4>)
 800087a:	f000 fddd 	bl	8001438 <HAL_ADC_Init>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000884:	f000 fa7a 	bl	8000d7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_8;
 8000888:	2308      	movs	r3, #8
 800088a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800088c:	2301      	movs	r3, #1
 800088e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8000890:	2305      	movs	r3, #5
 8000892:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000894:	463b      	mov	r3, r7
 8000896:	4619      	mov	r1, r3
 8000898:	480c      	ldr	r0, [pc, #48]	@ (80008cc <MX_ADC1_Init+0xb4>)
 800089a:	f000 fe11 	bl	80014c0 <HAL_ADC_ConfigChannel>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008a4:	f000 fa6a 	bl	8000d7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_9;
 80008a8:	2309      	movs	r3, #9
 80008aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80008ac:	2302      	movs	r3, #2
 80008ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008b0:	463b      	mov	r3, r7
 80008b2:	4619      	mov	r1, r3
 80008b4:	4805      	ldr	r0, [pc, #20]	@ (80008cc <MX_ADC1_Init+0xb4>)
 80008b6:	f000 fe03 	bl	80014c0 <HAL_ADC_ConfigChannel>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80008c0:	f000 fa5c 	bl	8000d7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 80008c4:	bf00      	nop
 80008c6:	3710      	adds	r7, #16
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20000098 	.word	0x20000098
 80008d0:	40012000 	.word	0x40012000
 80008d4:	0f000001 	.word	0x0f000001

080008d8 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <MX_I2C1_Init+0x50>)
 80008de:	4a13      	ldr	r2, [pc, #76]	@ (800092c <MX_I2C1_Init+0x54>)
 80008e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008e2:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <MX_I2C1_Init+0x50>)
 80008e4:	4a12      	ldr	r2, [pc, #72]	@ (8000930 <MX_I2C1_Init+0x58>)
 80008e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <MX_I2C1_Init+0x50>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <MX_I2C1_Init+0x50>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000928 <MX_I2C1_Init+0x50>)
 80008f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <MX_I2C1_Init+0x50>)
 80008fe:	2200      	movs	r2, #0
 8000900:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000902:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <MX_I2C1_Init+0x50>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <MX_I2C1_Init+0x50>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800090e:	4b06      	ldr	r3, [pc, #24]	@ (8000928 <MX_I2C1_Init+0x50>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000914:	4804      	ldr	r0, [pc, #16]	@ (8000928 <MX_I2C1_Init+0x50>)
 8000916:	f003 fed7 	bl	80046c8 <HAL_I2C_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000920:	f000 fa2c 	bl	8000d7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}
 8000928:	20000140 	.word	0x20000140
 800092c:	40005400 	.word	0x40005400
 8000930:	000186a0 	.word	0x000186a0

08000934 <MX_I2S3_Init>:
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000938:	4b13      	ldr	r3, [pc, #76]	@ (8000988 <MX_I2S3_Init+0x54>)
 800093a:	4a14      	ldr	r2, [pc, #80]	@ (800098c <MX_I2S3_Init+0x58>)
 800093c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800093e:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <MX_I2S3_Init+0x54>)
 8000940:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000944:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <MX_I2S3_Init+0x54>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800094c:	4b0e      	ldr	r3, [pc, #56]	@ (8000988 <MX_I2S3_Init+0x54>)
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000952:	4b0d      	ldr	r3, [pc, #52]	@ (8000988 <MX_I2S3_Init+0x54>)
 8000954:	2200      	movs	r2, #0
 8000956:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000958:	4b0b      	ldr	r3, [pc, #44]	@ (8000988 <MX_I2S3_Init+0x54>)
 800095a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800095e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000960:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_I2S3_Init+0x54>)
 8000962:	2200      	movs	r2, #0
 8000964:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000966:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <MX_I2S3_Init+0x54>)
 8000968:	2200      	movs	r2, #0
 800096a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800096c:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <MX_I2S3_Init+0x54>)
 800096e:	2200      	movs	r2, #0
 8000970:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000972:	4805      	ldr	r0, [pc, #20]	@ (8000988 <MX_I2S3_Init+0x54>)
 8000974:	f003 ffec 	bl	8004950 <HAL_I2S_Init>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800097e:	f000 f9fd 	bl	8000d7c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20000194 	.word	0x20000194
 800098c:	40003c00 	.word	0x40003c00

08000990 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000994:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <MX_SPI1_Init+0x64>)
 8000996:	4a18      	ldr	r2, [pc, #96]	@ (80009f8 <MX_SPI1_Init+0x68>)
 8000998:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800099a:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_SPI1_Init+0x64>)
 800099c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009a2:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009a8:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009ae:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009b4:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009c2:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c8:	4b0a      	ldr	r3, [pc, #40]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ce:	4b09      	ldr	r3, [pc, #36]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d4:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009da:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009dc:	220a      	movs	r2, #10
 80009de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_SPI1_Init+0x64>)
 80009e2:	f005 fa1b 	bl	8005e1c <HAL_SPI_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80009ec:	f000 f9c6 	bl	8000d7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	200001dc 	.word	0x200001dc
 80009f8:	40013000 	.word	0x40013000

080009fc <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08e      	sub	sp, #56	@ 0x38
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a10:	f107 0320 	add.w	r3, r7, #32
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
 8000a28:	615a      	str	r2, [r3, #20]
 8000a2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a2c:	4b32      	ldr	r3, [pc, #200]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a2e:	4a33      	ldr	r2, [pc, #204]	@ (8000afc <MX_TIM3_Init+0x100>)
 8000a30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8000a32:	4b31      	ldr	r3, [pc, #196]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a34:	2253      	movs	r2, #83	@ 0x53
 8000a36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a38:	4b2f      	ldr	r3, [pc, #188]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a44:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a46:	4b2c      	ldr	r3, [pc, #176]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a52:	4829      	ldr	r0, [pc, #164]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a54:	f005 fa6b 	bl	8005f2e <HAL_TIM_Base_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a5e:	f000 f98d 	bl	8000d7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a68:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4822      	ldr	r0, [pc, #136]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a70:	f005 fc90 	bl	8006394 <HAL_TIM_ConfigClockSource>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a7a:	f000 f97f 	bl	8000d7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a7e:	481e      	ldr	r0, [pc, #120]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a80:	f005 faa4 	bl	8005fcc <HAL_TIM_PWM_Init>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a8a:	f000 f977 	bl	8000d7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a96:	f107 0320 	add.w	r3, r7, #32
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4816      	ldr	r0, [pc, #88]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000a9e:	f006 f857 	bl	8006b50 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000aa8:	f000 f968 	bl	8000d7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000aac:	2360      	movs	r3, #96	@ 0x60
 8000aae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000abc:	1d3b      	adds	r3, r7, #4
 8000abe:	2208      	movs	r2, #8
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	480d      	ldr	r0, [pc, #52]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000ac4:	f005 fba4 	bl	8006210 <HAL_TIM_PWM_ConfigChannel>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000ace:	f000 f955 	bl	8000d7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	220c      	movs	r2, #12
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4807      	ldr	r0, [pc, #28]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000ada:	f005 fb99 	bl	8006210 <HAL_TIM_PWM_ConfigChannel>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000ae4:	f000 f94a 	bl	8000d7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ae8:	4803      	ldr	r0, [pc, #12]	@ (8000af8 <MX_TIM3_Init+0xfc>)
 8000aea:	f000 fb1f 	bl	800112c <HAL_TIM_MspPostInit>
}
 8000aee:	bf00      	nop
 8000af0:	3738      	adds	r7, #56	@ 0x38
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000234 	.word	0x20000234
 8000afc:	40000400 	.word	0x40000400

08000b00 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MX_DMA_Init+0x3c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b3c <MX_DMA_Init+0x3c>)
 8000b10:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <MX_DMA_Init+0x3c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000b22:	2200      	movs	r2, #0
 8000b24:	2100      	movs	r1, #0
 8000b26:	2038      	movs	r0, #56	@ 0x38
 8000b28:	f000 ffc3 	bl	8001ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b2c:	2038      	movs	r0, #56	@ 0x38
 8000b2e:	f000 ffdc 	bl	8001aea <HAL_NVIC_EnableIRQ>
}
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800

08000b40 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08c      	sub	sp, #48	@ 0x30
 8000b44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b46:	f107 031c 	add.w	r3, r7, #28
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]
 8000b54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	61bb      	str	r3, [r7, #24]
 8000b5a:	4b82      	ldr	r3, [pc, #520]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	4a81      	ldr	r2, [pc, #516]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b60:	f043 0310 	orr.w	r3, r3, #16
 8000b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b66:	4b7f      	ldr	r3, [pc, #508]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	f003 0310 	and.w	r3, r3, #16
 8000b6e:	61bb      	str	r3, [r7, #24]
 8000b70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
 8000b76:	4b7b      	ldr	r3, [pc, #492]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	4a7a      	ldr	r2, [pc, #488]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b7c:	f043 0304 	orr.w	r3, r3, #4
 8000b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b82:	4b78      	ldr	r3, [pc, #480]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	4b74      	ldr	r3, [pc, #464]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	4a73      	ldr	r2, [pc, #460]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000b98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9e:	4b71      	ldr	r3, [pc, #452]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	4b6d      	ldr	r3, [pc, #436]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	4a6c      	ldr	r2, [pc, #432]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bba:	4b6a      	ldr	r3, [pc, #424]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	4b66      	ldr	r3, [pc, #408]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	4a65      	ldr	r2, [pc, #404]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bd0:	f043 0302 	orr.w	r3, r3, #2
 8000bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd6:	4b63      	ldr	r3, [pc, #396]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	4b5f      	ldr	r3, [pc, #380]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a5e      	ldr	r2, [pc, #376]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bec:	f043 0308 	orr.w	r3, r3, #8
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b5c      	ldr	r3, [pc, #368]	@ (8000d64 <MX_GPIO_Init+0x224>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2108      	movs	r1, #8
 8000c02:	4859      	ldr	r0, [pc, #356]	@ (8000d68 <MX_GPIO_Init+0x228>)
 8000c04:	f001 fc12 	bl	800242c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	4857      	ldr	r0, [pc, #348]	@ (8000d6c <MX_GPIO_Init+0x22c>)
 8000c0e:	f001 fc0d 	bl	800242c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MI0_Pin | MI1_Pin | MD0_Pin | MD1_Pin, GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8000c18:	4855      	ldr	r0, [pc, #340]	@ (8000d70 <MX_GPIO_Init+0x230>)
 8000c1a:	f001 fc07 	bl	800242c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin, GPIO_PIN_RESET);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000c24:	4853      	ldr	r0, [pc, #332]	@ (8000d74 <MX_GPIO_Init+0x234>)
 8000c26:	f001 fc01 	bl	800242c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000c2a:	2308      	movs	r3, #8
 8000c2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000c3a:	f107 031c 	add.w	r3, r7, #28
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4849      	ldr	r0, [pc, #292]	@ (8000d68 <MX_GPIO_Init+0x228>)
 8000c42:	f001 fa57 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000c46:	2301      	movs	r3, #1
 8000c48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c56:	f107 031c 	add.w	r3, r7, #28
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4843      	ldr	r0, [pc, #268]	@ (8000d6c <MX_GPIO_Init+0x22c>)
 8000c5e:	f001 fa49 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000c62:	2308      	movs	r3, #8
 8000c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c72:	2305      	movs	r3, #5
 8000c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c76:	f107 031c 	add.w	r3, r7, #28
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	483b      	ldr	r0, [pc, #236]	@ (8000d6c <MX_GPIO_Init+0x22c>)
 8000c7e:	f001 fa39 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c82:	2301      	movs	r3, #1
 8000c84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c86:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000c8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c90:	f107 031c 	add.w	r3, r7, #28
 8000c94:	4619      	mov	r1, r3
 8000c96:	4838      	ldr	r0, [pc, #224]	@ (8000d78 <MX_GPIO_Init+0x238>)
 8000c98:	f001 fa2c 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	4619      	mov	r1, r3
 8000cae:	4830      	ldr	r0, [pc, #192]	@ (8000d70 <MX_GPIO_Init+0x230>)
 8000cb0:	f001 fa20 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000cb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000cca:	f107 031c 	add.w	r3, r7, #28
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4827      	ldr	r0, [pc, #156]	@ (8000d70 <MX_GPIO_Init+0x230>)
 8000cd2:	f001 fa0f 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MI0_Pin MI1_Pin MD0_Pin MD1_Pin */
  GPIO_InitStruct.Pin = MI0_Pin | MI1_Pin | MD0_Pin | MD1_Pin;
 8000cd6:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8000cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	4619      	mov	r1, r3
 8000cee:	4820      	ldr	r0, [pc, #128]	@ (8000d70 <MX_GPIO_Init+0x230>)
 8000cf0:	f001 fa00 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 8000cf4:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2300      	movs	r3, #0
 8000d04:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d06:	f107 031c 	add.w	r3, r7, #28
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4819      	ldr	r0, [pc, #100]	@ (8000d74 <MX_GPIO_Init+0x234>)
 8000d0e:	f001 f9f1 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WallSensor_Pin LineSensor_Pin */
  GPIO_InitStruct.Pin = WallSensor_Pin | LineSensor_Pin;
 8000d12:	23c0      	movs	r3, #192	@ 0xc0
 8000d14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d16:	2300      	movs	r3, #0
 8000d18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1e:	f107 031c 	add.w	r3, r7, #28
 8000d22:	4619      	mov	r1, r3
 8000d24:	4811      	ldr	r0, [pc, #68]	@ (8000d6c <MX_GPIO_Init+0x22c>)
 8000d26:	f001 f9e5 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000d2a:	2320      	movs	r3, #32
 8000d2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d36:	f107 031c 	add.w	r3, r7, #28
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	480d      	ldr	r0, [pc, #52]	@ (8000d74 <MX_GPIO_Init+0x234>)
 8000d3e:	f001 f9d9 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d46:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000d50:	f107 031c 	add.w	r3, r7, #28
 8000d54:	4619      	mov	r1, r3
 8000d56:	4804      	ldr	r0, [pc, #16]	@ (8000d68 <MX_GPIO_Init+0x228>)
 8000d58:	f001 f9cc 	bl	80020f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d5c:	bf00      	nop
 8000d5e:	3730      	adds	r7, #48	@ 0x30
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40023800 	.word	0x40023800
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	40020800 	.word	0x40020800
 8000d70:	40020400 	.word	0x40020400
 8000d74:	40020c00 	.word	0x40020c00
 8000d78:	40020000 	.word	0x40020000

08000d7c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d80:	b672      	cpsid	i
}
 8000d82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <Error_Handler+0x8>

08000d88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <HAL_MspInit+0x4c>)
 8000d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d96:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd4 <HAL_MspInit+0x4c>)
 8000d98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd4 <HAL_MspInit+0x4c>)
 8000da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	603b      	str	r3, [r7, #0]
 8000dae:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <HAL_MspInit+0x4c>)
 8000db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db2:	4a08      	ldr	r2, [pc, #32]	@ (8000dd4 <HAL_MspInit+0x4c>)
 8000db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dba:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <HAL_MspInit+0x4c>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dc2:	603b      	str	r3, [r7, #0]
 8000dc4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dc6:	2007      	movs	r0, #7
 8000dc8:	f000 fe68 	bl	8001a9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40023800 	.word	0x40023800

08000dd8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	@ 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a2f      	ldr	r2, [pc, #188]	@ (8000eb4 <HAL_ADC_MspInit+0xdc>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d157      	bne.n	8000eaa <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	4b2e      	ldr	r3, [pc, #184]	@ (8000eb8 <HAL_ADC_MspInit+0xe0>)
 8000e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e02:	4a2d      	ldr	r2, [pc, #180]	@ (8000eb8 <HAL_ADC_MspInit+0xe0>)
 8000e04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <HAL_ADC_MspInit+0xe0>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	4b27      	ldr	r3, [pc, #156]	@ (8000eb8 <HAL_ADC_MspInit+0xe0>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a26      	ldr	r2, [pc, #152]	@ (8000eb8 <HAL_ADC_MspInit+0xe0>)
 8000e20:	f043 0302 	orr.w	r3, r3, #2
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b24      	ldr	r3, [pc, #144]	@ (8000eb8 <HAL_ADC_MspInit+0xe0>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = RightSensor_Pin|LeftSensor_Pin;
 8000e32:	2303      	movs	r3, #3
 8000e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e36:	2303      	movs	r3, #3
 8000e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	481d      	ldr	r0, [pc, #116]	@ (8000ebc <HAL_ADC_MspInit+0xe4>)
 8000e46:	f001 f955 	bl	80020f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e4c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ec4 <HAL_ADC_MspInit+0xec>)
 8000e4e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000e50:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e62:	4b17      	ldr	r3, [pc, #92]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e68:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e70:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e72:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e78:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e7a:	4b11      	ldr	r3, [pc, #68]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e80:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e8e:	480c      	ldr	r0, [pc, #48]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000e90:	f000 fe46 	bl	8001b20 <HAL_DMA_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000e9a:	f7ff ff6f 	bl	8000d7c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a07      	ldr	r2, [pc, #28]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000ea2:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ea4:	4a06      	ldr	r2, [pc, #24]	@ (8000ec0 <HAL_ADC_MspInit+0xe8>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000eaa:	bf00      	nop
 8000eac:	3728      	adds	r7, #40	@ 0x28
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40012000 	.word	0x40012000
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	40020400 	.word	0x40020400
 8000ec0:	200000e0 	.word	0x200000e0
 8000ec4:	40026410 	.word	0x40026410

08000ec8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	@ 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a19      	ldr	r2, [pc, #100]	@ (8000f4c <HAL_I2C_MspInit+0x84>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d12c      	bne.n	8000f44 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	4b18      	ldr	r3, [pc, #96]	@ (8000f50 <HAL_I2C_MspInit+0x88>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a17      	ldr	r2, [pc, #92]	@ (8000f50 <HAL_I2C_MspInit+0x88>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b15      	ldr	r3, [pc, #84]	@ (8000f50 <HAL_I2C_MspInit+0x88>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000f06:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f0c:	2312      	movs	r3, #18
 8000f0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f10:	2301      	movs	r3, #1
 8000f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f18:	2304      	movs	r3, #4
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1c:	f107 0314 	add.w	r3, r7, #20
 8000f20:	4619      	mov	r1, r3
 8000f22:	480c      	ldr	r0, [pc, #48]	@ (8000f54 <HAL_I2C_MspInit+0x8c>)
 8000f24:	f001 f8e6 	bl	80020f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <HAL_I2C_MspInit+0x88>)
 8000f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f30:	4a07      	ldr	r2, [pc, #28]	@ (8000f50 <HAL_I2C_MspInit+0x88>)
 8000f32:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f36:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f38:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <HAL_I2C_MspInit+0x88>)
 8000f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f44:	bf00      	nop
 8000f46:	3728      	adds	r7, #40	@ 0x28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40005400 	.word	0x40005400
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40020400 	.word	0x40020400

08000f58 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08e      	sub	sp, #56	@ 0x38
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a31      	ldr	r2, [pc, #196]	@ (8001048 <HAL_I2S_MspInit+0xf0>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d15a      	bne.n	800103e <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000f8c:	23c0      	movs	r3, #192	@ 0xc0
 8000f8e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000f90:	2302      	movs	r3, #2
 8000f92:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f004 fdfd 	bl	8005b98 <HAL_RCCEx_PeriphCLKConfig>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000fa4:	f7ff feea 	bl	8000d7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000fa8:	2300      	movs	r3, #0
 8000faa:	613b      	str	r3, [r7, #16]
 8000fac:	4b27      	ldr	r3, [pc, #156]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb0:	4a26      	ldr	r2, [pc, #152]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb8:	4b24      	ldr	r3, [pc, #144]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000fc0:	613b      	str	r3, [r7, #16]
 8000fc2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	4b20      	ldr	r3, [pc, #128]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd8:	f003 0301 	and.w	r3, r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	4b19      	ldr	r3, [pc, #100]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe8:	4a18      	ldr	r2, [pc, #96]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff0:	4b16      	ldr	r3, [pc, #88]	@ (800104c <HAL_I2S_MspInit+0xf4>)
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000ffc:	2310      	movs	r3, #16
 8000ffe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001000:	2302      	movs	r3, #2
 8001002:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2300      	movs	r3, #0
 800100a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800100c:	2306      	movs	r3, #6
 800100e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001014:	4619      	mov	r1, r3
 8001016:	480e      	ldr	r0, [pc, #56]	@ (8001050 <HAL_I2S_MspInit+0xf8>)
 8001018:	f001 f86c 	bl	80020f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 800101c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800102e:	2306      	movs	r3, #6
 8001030:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001036:	4619      	mov	r1, r3
 8001038:	4806      	ldr	r0, [pc, #24]	@ (8001054 <HAL_I2S_MspInit+0xfc>)
 800103a:	f001 f85b 	bl	80020f4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800103e:	bf00      	nop
 8001040:	3738      	adds	r7, #56	@ 0x38
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40003c00 	.word	0x40003c00
 800104c:	40023800 	.word	0x40023800
 8001050:	40020000 	.word	0x40020000
 8001054:	40020800 	.word	0x40020800

08001058 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	@ 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a19      	ldr	r2, [pc, #100]	@ (80010dc <HAL_SPI_MspInit+0x84>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d12b      	bne.n	80010d2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <HAL_SPI_MspInit+0x88>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001082:	4a17      	ldr	r2, [pc, #92]	@ (80010e0 <HAL_SPI_MspInit+0x88>)
 8001084:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001088:	6453      	str	r3, [r2, #68]	@ 0x44
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <HAL_SPI_MspInit+0x88>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800108e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <HAL_SPI_MspInit+0x88>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a10      	ldr	r2, [pc, #64]	@ (80010e0 <HAL_SPI_MspInit+0x88>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <HAL_SPI_MspInit+0x88>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80010b2:	23e0      	movs	r3, #224	@ 0xe0
 80010b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	2302      	movs	r3, #2
 80010b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	2300      	movs	r3, #0
 80010c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010c2:	2305      	movs	r3, #5
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <HAL_SPI_MspInit+0x8c>)
 80010ce:	f001 f811 	bl	80020f4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010d2:	bf00      	nop
 80010d4:	3728      	adds	r7, #40	@ 0x28
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40013000 	.word	0x40013000
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40020000 	.word	0x40020000

080010e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001124 <HAL_TIM_Base_MspInit+0x3c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d10d      	bne.n	8001116 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <HAL_TIM_Base_MspInit+0x40>)
 8001100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001102:	4a09      	ldr	r2, [pc, #36]	@ (8001128 <HAL_TIM_Base_MspInit+0x40>)
 8001104:	f043 0302 	orr.w	r3, r3, #2
 8001108:	6413      	str	r3, [r2, #64]	@ 0x40
 800110a:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <HAL_TIM_Base_MspInit+0x40>)
 800110c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001116:	bf00      	nop
 8001118:	3714      	adds	r7, #20
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40000400 	.word	0x40000400
 8001128:	40023800 	.word	0x40023800

0800112c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a12      	ldr	r2, [pc, #72]	@ (8001194 <HAL_TIM_MspPostInit+0x68>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d11e      	bne.n	800118c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <HAL_TIM_MspPostInit+0x6c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a10      	ldr	r2, [pc, #64]	@ (8001198 <HAL_TIM_MspPostInit+0x6c>)
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <HAL_TIM_MspPostInit+0x6c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Vel_I_Pin|Vel_D_Pin;
 800116a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800116e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001170:	2302      	movs	r3, #2
 8001172:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2300      	movs	r3, #0
 800117a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800117c:	2302      	movs	r3, #2
 800117e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001180:	f107 030c 	add.w	r3, r7, #12
 8001184:	4619      	mov	r1, r3
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <HAL_TIM_MspPostInit+0x70>)
 8001188:	f000 ffb4 	bl	80020f4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800118c:	bf00      	nop
 800118e:	3720      	adds	r7, #32
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40000400 	.word	0x40000400
 8001198:	40023800 	.word	0x40023800
 800119c:	40020800 	.word	0x40020800

080011a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <NMI_Handler+0x4>

080011a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <HardFault_Handler+0x4>

080011b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <MemManage_Handler+0x4>

080011b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <BusFault_Handler+0x4>

080011c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <UsageFault_Handler+0x4>

080011c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f6:	f000 f8db 	bl	80013b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001204:	4802      	ldr	r0, [pc, #8]	@ (8001210 <DMA2_Stream0_IRQHandler+0x10>)
 8001206:	f000 fd39 	bl	8001c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	200000e0 	.word	0x200000e0

08001214 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001218:	4802      	ldr	r0, [pc, #8]	@ (8001224 <OTG_FS_IRQHandler+0x10>)
 800121a:	f001 fc01 	bl	8002a20 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20000660 	.word	0x20000660

08001228 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001230:	4a14      	ldr	r2, [pc, #80]	@ (8001284 <_sbrk+0x5c>)
 8001232:	4b15      	ldr	r3, [pc, #84]	@ (8001288 <_sbrk+0x60>)
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800123c:	4b13      	ldr	r3, [pc, #76]	@ (800128c <_sbrk+0x64>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d102      	bne.n	800124a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001244:	4b11      	ldr	r3, [pc, #68]	@ (800128c <_sbrk+0x64>)
 8001246:	4a12      	ldr	r2, [pc, #72]	@ (8001290 <_sbrk+0x68>)
 8001248:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800124a:	4b10      	ldr	r3, [pc, #64]	@ (800128c <_sbrk+0x64>)
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4413      	add	r3, r2
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	429a      	cmp	r2, r3
 8001256:	d207      	bcs.n	8001268 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001258:	f009 fad0 	bl	800a7fc <__errno>
 800125c:	4603      	mov	r3, r0
 800125e:	220c      	movs	r2, #12
 8001260:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001262:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001266:	e009      	b.n	800127c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001268:	4b08      	ldr	r3, [pc, #32]	@ (800128c <_sbrk+0x64>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800126e:	4b07      	ldr	r3, [pc, #28]	@ (800128c <_sbrk+0x64>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4413      	add	r3, r2
 8001276:	4a05      	ldr	r2, [pc, #20]	@ (800128c <_sbrk+0x64>)
 8001278:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800127a:	68fb      	ldr	r3, [r7, #12]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20020000 	.word	0x20020000
 8001288:	00000400 	.word	0x00000400
 800128c:	2000027c 	.word	0x2000027c
 8001290:	20000b88 	.word	0x20000b88

08001294 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <SystemInit+0x20>)
 800129a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800129e:	4a05      	ldr	r2, [pc, #20]	@ (80012b4 <SystemInit+0x20>)
 80012a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80012b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80012bc:	f7ff ffea 	bl	8001294 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012c0:	480c      	ldr	r0, [pc, #48]	@ (80012f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012c2:	490d      	ldr	r1, [pc, #52]	@ (80012f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012c4:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c8:	e002      	b.n	80012d0 <LoopCopyDataInit>

080012ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ce:	3304      	adds	r3, #4

080012d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d4:	d3f9      	bcc.n	80012ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001304 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012dc:	e001      	b.n	80012e2 <LoopFillZerobss>

080012de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e0:	3204      	adds	r2, #4

080012e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e4:	d3fb      	bcc.n	80012de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012e6:	f009 fa8f 	bl	800a808 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ea:	f7ff f9f1 	bl	80006d0 <main>
  bx  lr    
 80012ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80012f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012f8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80012fc:	0800a934 	.word	0x0800a934
  ldr r2, =_sbss
 8001300:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001304:	20000b88 	.word	0x20000b88

08001308 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001308:	e7fe      	b.n	8001308 <ADC_IRQHandler>
	...

0800130c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001310:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <HAL_Init+0x40>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a0d      	ldr	r2, [pc, #52]	@ (800134c <HAL_Init+0x40>)
 8001316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800131a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800131c:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <HAL_Init+0x40>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a0a      	ldr	r2, [pc, #40]	@ (800134c <HAL_Init+0x40>)
 8001322:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001326:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <HAL_Init+0x40>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a07      	ldr	r2, [pc, #28]	@ (800134c <HAL_Init+0x40>)
 800132e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001332:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001334:	2003      	movs	r0, #3
 8001336:	f000 fbb1 	bl	8001a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800133a:	2000      	movs	r0, #0
 800133c:	f000 f808 	bl	8001350 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001340:	f7ff fd22 	bl	8000d88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40023c00 	.word	0x40023c00

08001350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001358:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <HAL_InitTick+0x54>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <HAL_InitTick+0x58>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4619      	mov	r1, r3
 8001362:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001366:	fbb3 f3f1 	udiv	r3, r3, r1
 800136a:	fbb2 f3f3 	udiv	r3, r2, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f000 fbc9 	bl	8001b06 <HAL_SYSTICK_Config>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e00e      	b.n	800139c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2b0f      	cmp	r3, #15
 8001382:	d80a      	bhi.n	800139a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001384:	2200      	movs	r2, #0
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800138c:	f000 fb91 	bl	8001ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001390:	4a06      	ldr	r2, [pc, #24]	@ (80013ac <HAL_InitTick+0x5c>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001396:	2300      	movs	r3, #0
 8001398:	e000      	b.n	800139c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000000 	.word	0x20000000
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20000004 	.word	0x20000004

080013b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b4:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <HAL_IncTick+0x20>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_IncTick+0x24>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4413      	add	r3, r2
 80013c0:	4a04      	ldr	r2, [pc, #16]	@ (80013d4 <HAL_IncTick+0x24>)
 80013c2:	6013      	str	r3, [r2, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000008 	.word	0x20000008
 80013d4:	20000280 	.word	0x20000280

080013d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return uwTick;
 80013dc:	4b03      	ldr	r3, [pc, #12]	@ (80013ec <HAL_GetTick+0x14>)
 80013de:	681b      	ldr	r3, [r3, #0]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000280 	.word	0x20000280

080013f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f8:	f7ff ffee 	bl	80013d8 <HAL_GetTick>
 80013fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001408:	d005      	beq.n	8001416 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140a:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <HAL_Delay+0x44>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4413      	add	r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001416:	bf00      	nop
 8001418:	f7ff ffde 	bl	80013d8 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	429a      	cmp	r2, r3
 8001426:	d8f7      	bhi.n	8001418 <HAL_Delay+0x28>
  {
  }
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000008 	.word	0x20000008

08001438 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001440:	2300      	movs	r3, #0
 8001442:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e033      	b.n	80014b6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001452:	2b00      	cmp	r3, #0
 8001454:	d109      	bne.n	800146a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff fcbe 	bl	8000dd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2200      	movs	r2, #0
 8001466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146e:	f003 0310 	and.w	r3, r3, #16
 8001472:	2b00      	cmp	r3, #0
 8001474:	d118      	bne.n	80014a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800147e:	f023 0302 	bic.w	r3, r3, #2
 8001482:	f043 0202 	orr.w	r2, r3, #2
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f000 f93a 	bl	8001704 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	f023 0303 	bic.w	r3, r3, #3
 800149e:	f043 0201 	orr.w	r2, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80014a6:	e001      	b.n	80014ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d101      	bne.n	80014dc <HAL_ADC_ConfigChannel+0x1c>
 80014d8:	2302      	movs	r3, #2
 80014da:	e105      	b.n	80016e8 <HAL_ADC_ConfigChannel+0x228>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2201      	movs	r2, #1
 80014e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b09      	cmp	r3, #9
 80014ea:	d925      	bls.n	8001538 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	68d9      	ldr	r1, [r3, #12]
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	4613      	mov	r3, r2
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	4413      	add	r3, r2
 8001500:	3b1e      	subs	r3, #30
 8001502:	2207      	movs	r2, #7
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	43da      	mvns	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	400a      	ands	r2, r1
 8001510:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	68d9      	ldr	r1, [r3, #12]
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	b29b      	uxth	r3, r3
 8001522:	4618      	mov	r0, r3
 8001524:	4603      	mov	r3, r0
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4403      	add	r3, r0
 800152a:	3b1e      	subs	r3, #30
 800152c:	409a      	lsls	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	430a      	orrs	r2, r1
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	e022      	b.n	800157e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	6919      	ldr	r1, [r3, #16]
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	b29b      	uxth	r3, r3
 8001544:	461a      	mov	r2, r3
 8001546:	4613      	mov	r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	4413      	add	r3, r2
 800154c:	2207      	movs	r2, #7
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	43da      	mvns	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	400a      	ands	r2, r1
 800155a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6919      	ldr	r1, [r3, #16]
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	689a      	ldr	r2, [r3, #8]
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	b29b      	uxth	r3, r3
 800156c:	4618      	mov	r0, r3
 800156e:	4603      	mov	r3, r0
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	4403      	add	r3, r0
 8001574:	409a      	lsls	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	430a      	orrs	r2, r1
 800157c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b06      	cmp	r3, #6
 8001584:	d824      	bhi.n	80015d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	4613      	mov	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4413      	add	r3, r2
 8001596:	3b05      	subs	r3, #5
 8001598:	221f      	movs	r2, #31
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43da      	mvns	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	400a      	ands	r2, r1
 80015a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	4618      	mov	r0, r3
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	685a      	ldr	r2, [r3, #4]
 80015ba:	4613      	mov	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	3b05      	subs	r3, #5
 80015c2:	fa00 f203 	lsl.w	r2, r0, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	430a      	orrs	r2, r1
 80015cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80015ce:	e04c      	b.n	800166a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b0c      	cmp	r3, #12
 80015d6:	d824      	bhi.n	8001622 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	4613      	mov	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4413      	add	r3, r2
 80015e8:	3b23      	subs	r3, #35	@ 0x23
 80015ea:	221f      	movs	r2, #31
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43da      	mvns	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	400a      	ands	r2, r1
 80015f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	b29b      	uxth	r3, r3
 8001606:	4618      	mov	r0, r3
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685a      	ldr	r2, [r3, #4]
 800160c:	4613      	mov	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4413      	add	r3, r2
 8001612:	3b23      	subs	r3, #35	@ 0x23
 8001614:	fa00 f203 	lsl.w	r2, r0, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	430a      	orrs	r2, r1
 800161e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001620:	e023      	b.n	800166a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	4613      	mov	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4413      	add	r3, r2
 8001632:	3b41      	subs	r3, #65	@ 0x41
 8001634:	221f      	movs	r2, #31
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43da      	mvns	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	400a      	ands	r2, r1
 8001642:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	b29b      	uxth	r3, r3
 8001650:	4618      	mov	r0, r3
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	3b41      	subs	r3, #65	@ 0x41
 800165e:	fa00 f203 	lsl.w	r2, r0, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	430a      	orrs	r2, r1
 8001668:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800166a:	4b22      	ldr	r3, [pc, #136]	@ (80016f4 <HAL_ADC_ConfigChannel+0x234>)
 800166c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a21      	ldr	r2, [pc, #132]	@ (80016f8 <HAL_ADC_ConfigChannel+0x238>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d109      	bne.n	800168c <HAL_ADC_ConfigChannel+0x1cc>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b12      	cmp	r3, #18
 800167e:	d105      	bne.n	800168c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a19      	ldr	r2, [pc, #100]	@ (80016f8 <HAL_ADC_ConfigChannel+0x238>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d123      	bne.n	80016de <HAL_ADC_ConfigChannel+0x21e>
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b10      	cmp	r3, #16
 800169c:	d003      	beq.n	80016a6 <HAL_ADC_ConfigChannel+0x1e6>
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2b11      	cmp	r3, #17
 80016a4:	d11b      	bne.n	80016de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b10      	cmp	r3, #16
 80016b8:	d111      	bne.n	80016de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016ba:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <HAL_ADC_ConfigChannel+0x23c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a10      	ldr	r2, [pc, #64]	@ (8001700 <HAL_ADC_ConfigChannel+0x240>)
 80016c0:	fba2 2303 	umull	r2, r3, r2, r3
 80016c4:	0c9a      	lsrs	r2, r3, #18
 80016c6:	4613      	mov	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80016d0:	e002      	b.n	80016d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	3b01      	subs	r3, #1
 80016d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f9      	bne.n	80016d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	40012300 	.word	0x40012300
 80016f8:	40012000 	.word	0x40012000
 80016fc:	20000000 	.word	0x20000000
 8001700:	431bde83 	.word	0x431bde83

08001704 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800170c:	4b79      	ldr	r3, [pc, #484]	@ (80018f4 <ADC_Init+0x1f0>)
 800170e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	685a      	ldr	r2, [r3, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	431a      	orrs	r2, r3
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001738:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	6859      	ldr	r1, [r3, #4]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	691b      	ldr	r3, [r3, #16]
 8001744:	021a      	lsls	r2, r3, #8
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	430a      	orrs	r2, r1
 800174c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	685a      	ldr	r2, [r3, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800175c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	6859      	ldr	r1, [r3, #4]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689a      	ldr	r2, [r3, #8]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800177e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	6899      	ldr	r1, [r3, #8]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68da      	ldr	r2, [r3, #12]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001796:	4a58      	ldr	r2, [pc, #352]	@ (80018f8 <ADC_Init+0x1f4>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d022      	beq.n	80017e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6899      	ldr	r1, [r3, #8]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	6899      	ldr	r1, [r3, #8]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	e00f      	b.n	8001802 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	689a      	ldr	r2, [r3, #8]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	689a      	ldr	r2, [r3, #8]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001800:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f022 0202 	bic.w	r2, r2, #2
 8001810:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6899      	ldr	r1, [r3, #8]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	7e1b      	ldrb	r3, [r3, #24]
 800181c:	005a      	lsls	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	430a      	orrs	r2, r1
 8001824:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 3020 	ldrb.w	r3, [r3, #32]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d01b      	beq.n	8001868 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800183e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800184e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6859      	ldr	r1, [r3, #4]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185a:	3b01      	subs	r3, #1
 800185c:	035a      	lsls	r2, r3, #13
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	430a      	orrs	r2, r1
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	e007      	b.n	8001878 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	685a      	ldr	r2, [r3, #4]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001876:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001886:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	3b01      	subs	r3, #1
 8001894:	051a      	lsls	r2, r3, #20
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	430a      	orrs	r2, r1
 800189c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80018ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6899      	ldr	r1, [r3, #8]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80018ba:	025a      	lsls	r2, r3, #9
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	430a      	orrs	r2, r1
 80018c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	689a      	ldr	r2, [r3, #8]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80018d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6899      	ldr	r1, [r3, #8]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	029a      	lsls	r2, r3, #10
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	430a      	orrs	r2, r1
 80018e6:	609a      	str	r2, [r3, #8]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	40012300 	.word	0x40012300
 80018f8:	0f000001 	.word	0x0f000001

080018fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800190c:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001918:	4013      	ands	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192e:	4a04      	ldr	r2, [pc, #16]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	60d3      	str	r3, [r2, #12]
}
 8001934:	bf00      	nop
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001948:	4b04      	ldr	r3, [pc, #16]	@ (800195c <__NVIC_GetPriorityGrouping+0x18>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196e:	2b00      	cmp	r3, #0
 8001970:	db0b      	blt.n	800198a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	f003 021f 	and.w	r2, r3, #31
 8001978:	4907      	ldr	r1, [pc, #28]	@ (8001998 <__NVIC_EnableIRQ+0x38>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	095b      	lsrs	r3, r3, #5
 8001980:	2001      	movs	r0, #1
 8001982:	fa00 f202 	lsl.w	r2, r0, r2
 8001986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	e000e100 	.word	0xe000e100

0800199c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	6039      	str	r1, [r7, #0]
 80019a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	db0a      	blt.n	80019c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	490c      	ldr	r1, [pc, #48]	@ (80019e8 <__NVIC_SetPriority+0x4c>)
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	0112      	lsls	r2, r2, #4
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	440b      	add	r3, r1
 80019c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c4:	e00a      	b.n	80019dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4908      	ldr	r1, [pc, #32]	@ (80019ec <__NVIC_SetPriority+0x50>)
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	3b04      	subs	r3, #4
 80019d4:	0112      	lsls	r2, r2, #4
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	440b      	add	r3, r1
 80019da:	761a      	strb	r2, [r3, #24]
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	e000e100 	.word	0xe000e100
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	@ 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	f1c3 0307 	rsb	r3, r3, #7
 8001a0a:	2b04      	cmp	r3, #4
 8001a0c:	bf28      	it	cs
 8001a0e:	2304      	movcs	r3, #4
 8001a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3304      	adds	r3, #4
 8001a16:	2b06      	cmp	r3, #6
 8001a18:	d902      	bls.n	8001a20 <NVIC_EncodePriority+0x30>
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3b03      	subs	r3, #3
 8001a1e:	e000      	b.n	8001a22 <NVIC_EncodePriority+0x32>
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43da      	mvns	r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	401a      	ands	r2, r3
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a42:	43d9      	mvns	r1, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	4313      	orrs	r3, r2
         );
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3724      	adds	r7, #36	@ 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a68:	d301      	bcc.n	8001a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e00f      	b.n	8001a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <SysTick_Config+0x40>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a76:	210f      	movs	r1, #15
 8001a78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a7c:	f7ff ff8e 	bl	800199c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a80:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <SysTick_Config+0x40>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a86:	4b04      	ldr	r3, [pc, #16]	@ (8001a98 <SysTick_Config+0x40>)
 8001a88:	2207      	movs	r2, #7
 8001a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	e000e010 	.word	0xe000e010

08001a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ff29 	bl	80018fc <__NVIC_SetPriorityGrouping>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b086      	sub	sp, #24
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac4:	f7ff ff3e 	bl	8001944 <__NVIC_GetPriorityGrouping>
 8001ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	6978      	ldr	r0, [r7, #20]
 8001ad0:	f7ff ff8e 	bl	80019f0 <NVIC_EncodePriority>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff5d 	bl	800199c <__NVIC_SetPriority>
}
 8001ae2:	bf00      	nop
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	4603      	mov	r3, r0
 8001af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff31 	bl	8001960 <__NVIC_EnableIRQ>
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff ffa2 	bl	8001a58 <SysTick_Config>
 8001b14:	4603      	mov	r3, r0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b2c:	f7ff fc54 	bl	80013d8 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e099      	b.n	8001c70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2202      	movs	r2, #2
 8001b40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f022 0201 	bic.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b5c:	e00f      	b.n	8001b7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b5e:	f7ff fc3b 	bl	80013d8 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b05      	cmp	r3, #5
 8001b6a:	d908      	bls.n	8001b7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2220      	movs	r2, #32
 8001b70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2203      	movs	r2, #3
 8001b76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e078      	b.n	8001c70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1e8      	bne.n	8001b5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	4b38      	ldr	r3, [pc, #224]	@ (8001c78 <HAL_DMA_Init+0x158>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a1b      	ldr	r3, [r3, #32]
 8001bc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd4:	2b04      	cmp	r3, #4
 8001bd6:	d107      	bne.n	8001be8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be0:	4313      	orrs	r3, r2
 8001be2:	697a      	ldr	r2, [r7, #20]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f023 0307 	bic.w	r3, r3, #7
 8001bfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c04:	697a      	ldr	r2, [r7, #20]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0e:	2b04      	cmp	r3, #4
 8001c10:	d117      	bne.n	8001c42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d00e      	beq.n	8001c42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 f9e9 	bl	8001ffc <DMA_CheckFifoParam>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d008      	beq.n	8001c42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2240      	movs	r2, #64	@ 0x40
 8001c34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e016      	b.n	8001c70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 f9a0 	bl	8001f90 <DMA_CalcBaseAndBitshift>
 8001c50:	4603      	mov	r3, r0
 8001c52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c58:	223f      	movs	r2, #63	@ 0x3f
 8001c5a:	409a      	lsls	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3718      	adds	r7, #24
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	f010803f 	.word	0xf010803f

08001c7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c88:	4b8e      	ldr	r3, [pc, #568]	@ (8001ec4 <HAL_DMA_IRQHandler+0x248>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a8e      	ldr	r2, [pc, #568]	@ (8001ec8 <HAL_DMA_IRQHandler+0x24c>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0a9b      	lsrs	r3, r3, #10
 8001c94:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca6:	2208      	movs	r2, #8
 8001ca8:	409a      	lsls	r2, r3
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	4013      	ands	r3, r2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d01a      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d013      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f022 0204 	bic.w	r2, r2, #4
 8001cce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd4:	2208      	movs	r2, #8
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce0:	f043 0201 	orr.w	r2, r3, #1
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cec:	2201      	movs	r2, #1
 8001cee:	409a      	lsls	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d012      	beq.n	8001d1e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00b      	beq.n	8001d1e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d16:	f043 0202 	orr.w	r2, r3, #2
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d22:	2204      	movs	r2, #4
 8001d24:	409a      	lsls	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d012      	beq.n	8001d54 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00b      	beq.n	8001d54 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d40:	2204      	movs	r2, #4
 8001d42:	409a      	lsls	r2, r3
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d4c:	f043 0204 	orr.w	r2, r3, #4
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d58:	2210      	movs	r2, #16
 8001d5a:	409a      	lsls	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d043      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d03c      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d76:	2210      	movs	r2, #16
 8001d78:	409a      	lsls	r2, r3
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d018      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d108      	bne.n	8001dac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d024      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	4798      	blx	r3
 8001daa:	e01f      	b.n	8001dec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d01b      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	4798      	blx	r3
 8001dbc:	e016      	b.n	8001dec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d107      	bne.n	8001ddc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 0208 	bic.w	r2, r2, #8
 8001dda:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df0:	2220      	movs	r2, #32
 8001df2:	409a      	lsls	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f000 808f 	beq.w	8001f1c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0310 	and.w	r3, r3, #16
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 8087 	beq.w	8001f1c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e12:	2220      	movs	r2, #32
 8001e14:	409a      	lsls	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b05      	cmp	r3, #5
 8001e24:	d136      	bne.n	8001e94 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0216 	bic.w	r2, r2, #22
 8001e34:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	695a      	ldr	r2, [r3, #20]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e44:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d103      	bne.n	8001e56 <HAL_DMA_IRQHandler+0x1da>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d007      	beq.n	8001e66 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0208 	bic.w	r2, r2, #8
 8001e64:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e6a:	223f      	movs	r2, #63	@ 0x3f
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d07e      	beq.n	8001f88 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	4798      	blx	r3
        }
        return;
 8001e92:	e079      	b.n	8001f88 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d01d      	beq.n	8001ede <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10d      	bne.n	8001ecc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d031      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	4798      	blx	r3
 8001ec0:	e02c      	b.n	8001f1c <HAL_DMA_IRQHandler+0x2a0>
 8001ec2:	bf00      	nop
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d023      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	4798      	blx	r3
 8001edc:	e01e      	b.n	8001f1c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d10f      	bne.n	8001f0c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f022 0210 	bic.w	r2, r2, #16
 8001efa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d032      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d022      	beq.n	8001f76 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2205      	movs	r2, #5
 8001f34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 0201 	bic.w	r2, r2, #1
 8001f46:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d307      	bcc.n	8001f64 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f2      	bne.n	8001f48 <HAL_DMA_IRQHandler+0x2cc>
 8001f62:	e000      	b.n	8001f66 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001f64:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d005      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	4798      	blx	r3
 8001f86:	e000      	b.n	8001f8a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f88:	bf00      	nop
    }
  }
}
 8001f8a:	3718      	adds	r7, #24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	3b10      	subs	r3, #16
 8001fa0:	4a14      	ldr	r2, [pc, #80]	@ (8001ff4 <DMA_CalcBaseAndBitshift+0x64>)
 8001fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001faa:	4a13      	ldr	r2, [pc, #76]	@ (8001ff8 <DMA_CalcBaseAndBitshift+0x68>)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4413      	add	r3, r2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d909      	bls.n	8001fd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fc6:	f023 0303 	bic.w	r3, r3, #3
 8001fca:	1d1a      	adds	r2, r3, #4
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	659a      	str	r2, [r3, #88]	@ 0x58
 8001fd0:	e007      	b.n	8001fe2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	aaaaaaab 	.word	0xaaaaaaab
 8001ff8:	0800a91c 	.word	0x0800a91c

08001ffc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d11f      	bne.n	8002056 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	2b03      	cmp	r3, #3
 800201a:	d856      	bhi.n	80020ca <DMA_CheckFifoParam+0xce>
 800201c:	a201      	add	r2, pc, #4	@ (adr r2, 8002024 <DMA_CheckFifoParam+0x28>)
 800201e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002022:	bf00      	nop
 8002024:	08002035 	.word	0x08002035
 8002028:	08002047 	.word	0x08002047
 800202c:	08002035 	.word	0x08002035
 8002030:	080020cb 	.word	0x080020cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002038:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d046      	beq.n	80020ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002044:	e043      	b.n	80020ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800204e:	d140      	bne.n	80020d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002054:	e03d      	b.n	80020d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800205e:	d121      	bne.n	80020a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b03      	cmp	r3, #3
 8002064:	d837      	bhi.n	80020d6 <DMA_CheckFifoParam+0xda>
 8002066:	a201      	add	r2, pc, #4	@ (adr r2, 800206c <DMA_CheckFifoParam+0x70>)
 8002068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800206c:	0800207d 	.word	0x0800207d
 8002070:	08002083 	.word	0x08002083
 8002074:	0800207d 	.word	0x0800207d
 8002078:	08002095 	.word	0x08002095
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	73fb      	strb	r3, [r7, #15]
      break;
 8002080:	e030      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002086:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d025      	beq.n	80020da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002092:	e022      	b.n	80020da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002098:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800209c:	d11f      	bne.n	80020de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020a2:	e01c      	b.n	80020de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d903      	bls.n	80020b2 <DMA_CheckFifoParam+0xb6>
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	d003      	beq.n	80020b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020b0:	e018      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	73fb      	strb	r3, [r7, #15]
      break;
 80020b6:	e015      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00e      	beq.n	80020e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	73fb      	strb	r3, [r7, #15]
      break;
 80020c8:	e00b      	b.n	80020e2 <DMA_CheckFifoParam+0xe6>
      break;
 80020ca:	bf00      	nop
 80020cc:	e00a      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      break;
 80020ce:	bf00      	nop
 80020d0:	e008      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      break;
 80020d2:	bf00      	nop
 80020d4:	e006      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      break;
 80020d6:	bf00      	nop
 80020d8:	e004      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      break;
 80020da:	bf00      	nop
 80020dc:	e002      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80020de:	bf00      	nop
 80020e0:	e000      	b.n	80020e4 <DMA_CheckFifoParam+0xe8>
      break;
 80020e2:	bf00      	nop
    }
  } 
  
  return status; 
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop

080020f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b089      	sub	sp, #36	@ 0x24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002106:	2300      	movs	r3, #0
 8002108:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800210a:	2300      	movs	r3, #0
 800210c:	61fb      	str	r3, [r7, #28]
 800210e:	e16b      	b.n	80023e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002110:	2201      	movs	r2, #1
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	4013      	ands	r3, r2
 8002122:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	429a      	cmp	r2, r3
 800212a:	f040 815a 	bne.w	80023e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 0303 	and.w	r3, r3, #3
 8002136:	2b01      	cmp	r3, #1
 8002138:	d005      	beq.n	8002146 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002142:	2b02      	cmp	r3, #2
 8002144:	d130      	bne.n	80021a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	2203      	movs	r2, #3
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43db      	mvns	r3, r3
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	4013      	ands	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	68da      	ldr	r2, [r3, #12]
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4313      	orrs	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800217c:	2201      	movs	r2, #1
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	091b      	lsrs	r3, r3, #4
 8002192:	f003 0201 	and.w	r2, r3, #1
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4313      	orrs	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d017      	beq.n	80021e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	2203      	movs	r2, #3
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4313      	orrs	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d123      	bne.n	8002238 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	08da      	lsrs	r2, r3, #3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3208      	adds	r2, #8
 80021f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	220f      	movs	r2, #15
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	691a      	ldr	r2, [r3, #16]
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4313      	orrs	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	08da      	lsrs	r2, r3, #3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3208      	adds	r2, #8
 8002232:	69b9      	ldr	r1, [r7, #24]
 8002234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	2203      	movs	r2, #3
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 0203 	and.w	r2, r3, #3
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 80b4 	beq.w	80023e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	4b60      	ldr	r3, [pc, #384]	@ (8002400 <HAL_GPIO_Init+0x30c>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	4a5f      	ldr	r2, [pc, #380]	@ (8002400 <HAL_GPIO_Init+0x30c>)
 8002284:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002288:	6453      	str	r3, [r2, #68]	@ 0x44
 800228a:	4b5d      	ldr	r3, [pc, #372]	@ (8002400 <HAL_GPIO_Init+0x30c>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002296:	4a5b      	ldr	r2, [pc, #364]	@ (8002404 <HAL_GPIO_Init+0x310>)
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	089b      	lsrs	r3, r3, #2
 800229c:	3302      	adds	r3, #2
 800229e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	220f      	movs	r2, #15
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a52      	ldr	r2, [pc, #328]	@ (8002408 <HAL_GPIO_Init+0x314>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d02b      	beq.n	800231a <HAL_GPIO_Init+0x226>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a51      	ldr	r2, [pc, #324]	@ (800240c <HAL_GPIO_Init+0x318>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d025      	beq.n	8002316 <HAL_GPIO_Init+0x222>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a50      	ldr	r2, [pc, #320]	@ (8002410 <HAL_GPIO_Init+0x31c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d01f      	beq.n	8002312 <HAL_GPIO_Init+0x21e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002414 <HAL_GPIO_Init+0x320>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d019      	beq.n	800230e <HAL_GPIO_Init+0x21a>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002418 <HAL_GPIO_Init+0x324>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d013      	beq.n	800230a <HAL_GPIO_Init+0x216>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a4d      	ldr	r2, [pc, #308]	@ (800241c <HAL_GPIO_Init+0x328>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00d      	beq.n	8002306 <HAL_GPIO_Init+0x212>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002420 <HAL_GPIO_Init+0x32c>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d007      	beq.n	8002302 <HAL_GPIO_Init+0x20e>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002424 <HAL_GPIO_Init+0x330>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d101      	bne.n	80022fe <HAL_GPIO_Init+0x20a>
 80022fa:	2307      	movs	r3, #7
 80022fc:	e00e      	b.n	800231c <HAL_GPIO_Init+0x228>
 80022fe:	2308      	movs	r3, #8
 8002300:	e00c      	b.n	800231c <HAL_GPIO_Init+0x228>
 8002302:	2306      	movs	r3, #6
 8002304:	e00a      	b.n	800231c <HAL_GPIO_Init+0x228>
 8002306:	2305      	movs	r3, #5
 8002308:	e008      	b.n	800231c <HAL_GPIO_Init+0x228>
 800230a:	2304      	movs	r3, #4
 800230c:	e006      	b.n	800231c <HAL_GPIO_Init+0x228>
 800230e:	2303      	movs	r3, #3
 8002310:	e004      	b.n	800231c <HAL_GPIO_Init+0x228>
 8002312:	2302      	movs	r3, #2
 8002314:	e002      	b.n	800231c <HAL_GPIO_Init+0x228>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <HAL_GPIO_Init+0x228>
 800231a:	2300      	movs	r3, #0
 800231c:	69fa      	ldr	r2, [r7, #28]
 800231e:	f002 0203 	and.w	r2, r2, #3
 8002322:	0092      	lsls	r2, r2, #2
 8002324:	4093      	lsls	r3, r2
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4313      	orrs	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800232c:	4935      	ldr	r1, [pc, #212]	@ (8002404 <HAL_GPIO_Init+0x310>)
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	089b      	lsrs	r3, r3, #2
 8002332:	3302      	adds	r3, #2
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800233a:	4b3b      	ldr	r3, [pc, #236]	@ (8002428 <HAL_GPIO_Init+0x334>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	43db      	mvns	r3, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4013      	ands	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800235e:	4a32      	ldr	r2, [pc, #200]	@ (8002428 <HAL_GPIO_Init+0x334>)
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002364:	4b30      	ldr	r3, [pc, #192]	@ (8002428 <HAL_GPIO_Init+0x334>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	4313      	orrs	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002388:	4a27      	ldr	r2, [pc, #156]	@ (8002428 <HAL_GPIO_Init+0x334>)
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800238e:	4b26      	ldr	r3, [pc, #152]	@ (8002428 <HAL_GPIO_Init+0x334>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	43db      	mvns	r3, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4013      	ands	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002428 <HAL_GPIO_Init+0x334>)
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <HAL_GPIO_Init+0x334>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4313      	orrs	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023dc:	4a12      	ldr	r2, [pc, #72]	@ (8002428 <HAL_GPIO_Init+0x334>)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	3301      	adds	r3, #1
 80023e6:	61fb      	str	r3, [r7, #28]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	2b0f      	cmp	r3, #15
 80023ec:	f67f ae90 	bls.w	8002110 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023f0:	bf00      	nop
 80023f2:	bf00      	nop
 80023f4:	3724      	adds	r7, #36	@ 0x24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40023800 	.word	0x40023800
 8002404:	40013800 	.word	0x40013800
 8002408:	40020000 	.word	0x40020000
 800240c:	40020400 	.word	0x40020400
 8002410:	40020800 	.word	0x40020800
 8002414:	40020c00 	.word	0x40020c00
 8002418:	40021000 	.word	0x40021000
 800241c:	40021400 	.word	0x40021400
 8002420:	40021800 	.word	0x40021800
 8002424:	40021c00 	.word	0x40021c00
 8002428:	40013c00 	.word	0x40013c00

0800242c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	807b      	strh	r3, [r7, #2]
 8002438:	4613      	mov	r3, r2
 800243a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800243c:	787b      	ldrb	r3, [r7, #1]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002442:	887a      	ldrh	r2, [r7, #2]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002448:	e003      	b.n	8002452 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800244a:	887b      	ldrh	r3, [r7, #2]
 800244c:	041a      	lsls	r2, r3, #16
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	619a      	str	r2, [r3, #24]
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b086      	sub	sp, #24
 8002462:	af02      	add	r7, sp, #8
 8002464:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e059      	b.n	8002524 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d106      	bne.n	8002490 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f007 fe34 	bl	800a0f8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2203      	movs	r2, #3
 8002494:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800249e:	d102      	bne.n	80024a6 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f004 fc41 	bl	8006d32 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6818      	ldr	r0, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	7c1a      	ldrb	r2, [r3, #16]
 80024b8:	f88d 2000 	strb.w	r2, [sp]
 80024bc:	3304      	adds	r3, #4
 80024be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024c0:	f004 fbc2 	bl	8006c48 <USB_CoreInit>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d005      	beq.n	80024d6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2202      	movs	r2, #2
 80024ce:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e026      	b.n	8002524 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2101      	movs	r1, #1
 80024dc:	4618      	mov	r0, r3
 80024de:	f004 fc39 	bl	8006d54 <USB_SetCurrentMode>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d005      	beq.n	80024f4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2202      	movs	r2, #2
 80024ec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e017      	b.n	8002524 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6818      	ldr	r0, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	7c1a      	ldrb	r2, [r3, #16]
 80024fc:	f88d 2000 	strb.w	r2, [sp]
 8002500:	3304      	adds	r3, #4
 8002502:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002504:	f004 fde2 	bl	80070cc <USB_HostInit>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d005      	beq.n	800251a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2202      	movs	r2, #2
 8002512:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e004      	b.n	8002524 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2201      	movs	r2, #1
 800251e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800252c:	b590      	push	{r4, r7, lr}
 800252e:	b08b      	sub	sp, #44	@ 0x2c
 8002530:	af04      	add	r7, sp, #16
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	4608      	mov	r0, r1
 8002536:	4611      	mov	r1, r2
 8002538:	461a      	mov	r2, r3
 800253a:	4603      	mov	r3, r0
 800253c:	70fb      	strb	r3, [r7, #3]
 800253e:	460b      	mov	r3, r1
 8002540:	70bb      	strb	r3, [r7, #2]
 8002542:	4613      	mov	r3, r2
 8002544:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002546:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002548:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002550:	2b01      	cmp	r3, #1
 8002552:	d101      	bne.n	8002558 <HAL_HCD_HC_Init+0x2c>
 8002554:	2302      	movs	r3, #2
 8002556:	e09d      	b.n	8002694 <HAL_HCD_HC_Init+0x168>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	3319      	adds	r3, #25
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002574:	78fa      	ldrb	r2, [r7, #3]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	3314      	adds	r3, #20
 8002584:	787a      	ldrb	r2, [r7, #1]
 8002586:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002588:	78fa      	ldrb	r2, [r7, #3]
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	4613      	mov	r3, r2
 800258e:	011b      	lsls	r3, r3, #4
 8002590:	1a9b      	subs	r3, r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	440b      	add	r3, r1
 8002596:	3315      	adds	r3, #21
 8002598:	78fa      	ldrb	r2, [r7, #3]
 800259a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800259c:	78fa      	ldrb	r2, [r7, #3]
 800259e:	6879      	ldr	r1, [r7, #4]
 80025a0:	4613      	mov	r3, r2
 80025a2:	011b      	lsls	r3, r3, #4
 80025a4:	1a9b      	subs	r3, r3, r2
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	440b      	add	r3, r1
 80025aa:	3326      	adds	r3, #38	@ 0x26
 80025ac:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80025b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80025b2:	78fa      	ldrb	r2, [r7, #3]
 80025b4:	78bb      	ldrb	r3, [r7, #2]
 80025b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025ba:	b2d8      	uxtb	r0, r3
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	1a9b      	subs	r3, r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	440b      	add	r3, r1
 80025c8:	3316      	adds	r3, #22
 80025ca:	4602      	mov	r2, r0
 80025cc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80025ce:	78fb      	ldrb	r3, [r7, #3]
 80025d0:	4619      	mov	r1, r3
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 fbc8 	bl	8002d68 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80025d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	da0a      	bge.n	80025f6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80025e0:	78fa      	ldrb	r2, [r7, #3]
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	4613      	mov	r3, r2
 80025e6:	011b      	lsls	r3, r3, #4
 80025e8:	1a9b      	subs	r3, r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	3317      	adds	r3, #23
 80025f0:	2201      	movs	r2, #1
 80025f2:	701a      	strb	r2, [r3, #0]
 80025f4:	e009      	b.n	800260a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80025f6:	78fa      	ldrb	r2, [r7, #3]
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	4613      	mov	r3, r2
 80025fc:	011b      	lsls	r3, r3, #4
 80025fe:	1a9b      	subs	r3, r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	3317      	adds	r3, #23
 8002606:	2200      	movs	r2, #0
 8002608:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f004 fec0 	bl	8007394 <USB_GetHostSpeed>
 8002614:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002616:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800261a:	2b01      	cmp	r3, #1
 800261c:	d10b      	bne.n	8002636 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800261e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002622:	2b01      	cmp	r3, #1
 8002624:	d107      	bne.n	8002636 <HAL_HCD_HC_Init+0x10a>
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d104      	bne.n	8002636 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	2bbc      	cmp	r3, #188	@ 0xbc
 8002630:	d901      	bls.n	8002636 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002632:	23bc      	movs	r3, #188	@ 0xbc
 8002634:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002636:	78fa      	ldrb	r2, [r7, #3]
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	1a9b      	subs	r3, r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	3318      	adds	r3, #24
 8002646:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800264a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800264c:	78fa      	ldrb	r2, [r7, #3]
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	b298      	uxth	r0, r3
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	1a9b      	subs	r3, r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	3328      	adds	r3, #40	@ 0x28
 8002660:	4602      	mov	r2, r0
 8002662:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6818      	ldr	r0, [r3, #0]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	b29b      	uxth	r3, r3
 800266c:	787c      	ldrb	r4, [r7, #1]
 800266e:	78ba      	ldrb	r2, [r7, #2]
 8002670:	78f9      	ldrb	r1, [r7, #3]
 8002672:	9302      	str	r3, [sp, #8]
 8002674:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002678:	9301      	str	r3, [sp, #4]
 800267a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800267e:	9300      	str	r3, [sp, #0]
 8002680:	4623      	mov	r3, r4
 8002682:	f004 feaf 	bl	80073e4 <USB_HC_Init>
 8002686:	4603      	mov	r3, r0
 8002688:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002692:	7bfb      	ldrb	r3, [r7, #15]
}
 8002694:	4618      	mov	r0, r3
 8002696:	371c      	adds	r7, #28
 8002698:	46bd      	mov	sp, r7
 800269a:	bd90      	pop	{r4, r7, pc}

0800269c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	460b      	mov	r3, r1
 80026a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80026a8:	2300      	movs	r3, #0
 80026aa:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_HCD_HC_Halt+0x1e>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e00f      	b.n	80026da <HAL_HCD_HC_Halt+0x3e>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	78fa      	ldrb	r2, [r7, #3]
 80026c8:	4611      	mov	r1, r2
 80026ca:	4618      	mov	r0, r3
 80026cc:	f005 fa41 	bl	8007b52 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	4608      	mov	r0, r1
 80026ee:	4611      	mov	r1, r2
 80026f0:	461a      	mov	r2, r3
 80026f2:	4603      	mov	r3, r0
 80026f4:	70fb      	strb	r3, [r7, #3]
 80026f6:	460b      	mov	r3, r1
 80026f8:	70bb      	strb	r3, [r7, #2]
 80026fa:	4613      	mov	r3, r2
 80026fc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80026fe:	78fa      	ldrb	r2, [r7, #3]
 8002700:	6879      	ldr	r1, [r7, #4]
 8002702:	4613      	mov	r3, r2
 8002704:	011b      	lsls	r3, r3, #4
 8002706:	1a9b      	subs	r3, r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	440b      	add	r3, r1
 800270c:	3317      	adds	r3, #23
 800270e:	78ba      	ldrb	r2, [r7, #2]
 8002710:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002712:	78fa      	ldrb	r2, [r7, #3]
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	1a9b      	subs	r3, r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	3326      	adds	r3, #38	@ 0x26
 8002722:	787a      	ldrb	r2, [r7, #1]
 8002724:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002726:	7c3b      	ldrb	r3, [r7, #16]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d114      	bne.n	8002756 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800272c:	78fa      	ldrb	r2, [r7, #3]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	011b      	lsls	r3, r3, #4
 8002734:	1a9b      	subs	r3, r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	332a      	adds	r3, #42	@ 0x2a
 800273c:	2203      	movs	r2, #3
 800273e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002740:	78fa      	ldrb	r2, [r7, #3]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	1a9b      	subs	r3, r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	3319      	adds	r3, #25
 8002750:	7f3a      	ldrb	r2, [r7, #28]
 8002752:	701a      	strb	r2, [r3, #0]
 8002754:	e009      	b.n	800276a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002756:	78fa      	ldrb	r2, [r7, #3]
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	1a9b      	subs	r3, r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	332a      	adds	r3, #42	@ 0x2a
 8002766:	2202      	movs	r2, #2
 8002768:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800276a:	787b      	ldrb	r3, [r7, #1]
 800276c:	2b03      	cmp	r3, #3
 800276e:	f200 8102 	bhi.w	8002976 <HAL_HCD_HC_SubmitRequest+0x292>
 8002772:	a201      	add	r2, pc, #4	@ (adr r2, 8002778 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002778:	08002789 	.word	0x08002789
 800277c:	08002961 	.word	0x08002961
 8002780:	0800284d 	.word	0x0800284d
 8002784:	080028d7 	.word	0x080028d7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002788:	7c3b      	ldrb	r3, [r7, #16]
 800278a:	2b01      	cmp	r3, #1
 800278c:	f040 80f5 	bne.w	800297a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002790:	78bb      	ldrb	r3, [r7, #2]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d12d      	bne.n	80027f2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002796:	8b3b      	ldrh	r3, [r7, #24]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d109      	bne.n	80027b0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800279c:	78fa      	ldrb	r2, [r7, #3]
 800279e:	6879      	ldr	r1, [r7, #4]
 80027a0:	4613      	mov	r3, r2
 80027a2:	011b      	lsls	r3, r3, #4
 80027a4:	1a9b      	subs	r3, r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	333d      	adds	r3, #61	@ 0x3d
 80027ac:	2201      	movs	r2, #1
 80027ae:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	4613      	mov	r3, r2
 80027b6:	011b      	lsls	r3, r3, #4
 80027b8:	1a9b      	subs	r3, r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	333d      	adds	r3, #61	@ 0x3d
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10a      	bne.n	80027dc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027c6:	78fa      	ldrb	r2, [r7, #3]
 80027c8:	6879      	ldr	r1, [r7, #4]
 80027ca:	4613      	mov	r3, r2
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	1a9b      	subs	r3, r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	440b      	add	r3, r1
 80027d4:	332a      	adds	r3, #42	@ 0x2a
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80027da:	e0ce      	b.n	800297a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	332a      	adds	r3, #42	@ 0x2a
 80027ec:	2202      	movs	r2, #2
 80027ee:	701a      	strb	r2, [r3, #0]
      break;
 80027f0:	e0c3      	b.n	800297a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80027f2:	78fa      	ldrb	r2, [r7, #3]
 80027f4:	6879      	ldr	r1, [r7, #4]
 80027f6:	4613      	mov	r3, r2
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	1a9b      	subs	r3, r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	440b      	add	r3, r1
 8002800:	331a      	adds	r3, #26
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b01      	cmp	r3, #1
 8002806:	f040 80b8 	bne.w	800297a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800280a:	78fa      	ldrb	r2, [r7, #3]
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	4613      	mov	r3, r2
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	1a9b      	subs	r3, r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	440b      	add	r3, r1
 8002818:	333c      	adds	r3, #60	@ 0x3c
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d10a      	bne.n	8002836 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002820:	78fa      	ldrb	r2, [r7, #3]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	332a      	adds	r3, #42	@ 0x2a
 8002830:	2200      	movs	r2, #0
 8002832:	701a      	strb	r2, [r3, #0]
      break;
 8002834:	e0a1      	b.n	800297a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002836:	78fa      	ldrb	r2, [r7, #3]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	1a9b      	subs	r3, r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	332a      	adds	r3, #42	@ 0x2a
 8002846:	2202      	movs	r2, #2
 8002848:	701a      	strb	r2, [r3, #0]
      break;
 800284a:	e096      	b.n	800297a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800284c:	78bb      	ldrb	r3, [r7, #2]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d120      	bne.n	8002894 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002852:	78fa      	ldrb	r2, [r7, #3]
 8002854:	6879      	ldr	r1, [r7, #4]
 8002856:	4613      	mov	r3, r2
 8002858:	011b      	lsls	r3, r3, #4
 800285a:	1a9b      	subs	r3, r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	440b      	add	r3, r1
 8002860:	333d      	adds	r3, #61	@ 0x3d
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10a      	bne.n	800287e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002868:	78fa      	ldrb	r2, [r7, #3]
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	4613      	mov	r3, r2
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	1a9b      	subs	r3, r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	332a      	adds	r3, #42	@ 0x2a
 8002878:	2200      	movs	r2, #0
 800287a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800287c:	e07e      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800287e:	78fa      	ldrb	r2, [r7, #3]
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	011b      	lsls	r3, r3, #4
 8002886:	1a9b      	subs	r3, r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	332a      	adds	r3, #42	@ 0x2a
 800288e:	2202      	movs	r2, #2
 8002890:	701a      	strb	r2, [r3, #0]
      break;
 8002892:	e073      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002894:	78fa      	ldrb	r2, [r7, #3]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	1a9b      	subs	r3, r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	333c      	adds	r3, #60	@ 0x3c
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10a      	bne.n	80028c0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	1a9b      	subs	r3, r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	332a      	adds	r3, #42	@ 0x2a
 80028ba:	2200      	movs	r2, #0
 80028bc:	701a      	strb	r2, [r3, #0]
      break;
 80028be:	e05d      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80028c0:	78fa      	ldrb	r2, [r7, #3]
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	332a      	adds	r3, #42	@ 0x2a
 80028d0:	2202      	movs	r2, #2
 80028d2:	701a      	strb	r2, [r3, #0]
      break;
 80028d4:	e052      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80028d6:	78bb      	ldrb	r3, [r7, #2]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d120      	bne.n	800291e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80028dc:	78fa      	ldrb	r2, [r7, #3]
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	333d      	adds	r3, #61	@ 0x3d
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10a      	bne.n	8002908 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80028f2:	78fa      	ldrb	r2, [r7, #3]
 80028f4:	6879      	ldr	r1, [r7, #4]
 80028f6:	4613      	mov	r3, r2
 80028f8:	011b      	lsls	r3, r3, #4
 80028fa:	1a9b      	subs	r3, r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	440b      	add	r3, r1
 8002900:	332a      	adds	r3, #42	@ 0x2a
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002906:	e039      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	011b      	lsls	r3, r3, #4
 8002910:	1a9b      	subs	r3, r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	332a      	adds	r3, #42	@ 0x2a
 8002918:	2202      	movs	r2, #2
 800291a:	701a      	strb	r2, [r3, #0]
      break;
 800291c:	e02e      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800291e:	78fa      	ldrb	r2, [r7, #3]
 8002920:	6879      	ldr	r1, [r7, #4]
 8002922:	4613      	mov	r3, r2
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	1a9b      	subs	r3, r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	440b      	add	r3, r1
 800292c:	333c      	adds	r3, #60	@ 0x3c
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d10a      	bne.n	800294a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002934:	78fa      	ldrb	r2, [r7, #3]
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	4613      	mov	r3, r2
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	1a9b      	subs	r3, r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	440b      	add	r3, r1
 8002942:	332a      	adds	r3, #42	@ 0x2a
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
      break;
 8002948:	e018      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800294a:	78fa      	ldrb	r2, [r7, #3]
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	4613      	mov	r3, r2
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	1a9b      	subs	r3, r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	332a      	adds	r3, #42	@ 0x2a
 800295a:	2202      	movs	r2, #2
 800295c:	701a      	strb	r2, [r3, #0]
      break;
 800295e:	e00d      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002960:	78fa      	ldrb	r2, [r7, #3]
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	1a9b      	subs	r3, r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	332a      	adds	r3, #42	@ 0x2a
 8002970:	2200      	movs	r2, #0
 8002972:	701a      	strb	r2, [r3, #0]
      break;
 8002974:	e002      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002976:	bf00      	nop
 8002978:	e000      	b.n	800297c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800297a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800297c:	78fa      	ldrb	r2, [r7, #3]
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	1a9b      	subs	r3, r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	440b      	add	r3, r1
 800298a:	332c      	adds	r3, #44	@ 0x2c
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002990:	78fa      	ldrb	r2, [r7, #3]
 8002992:	8b39      	ldrh	r1, [r7, #24]
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	1a9b      	subs	r3, r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4403      	add	r3, r0
 80029a0:	3334      	adds	r3, #52	@ 0x34
 80029a2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80029a4:	78fa      	ldrb	r2, [r7, #3]
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	440b      	add	r3, r1
 80029b2:	334c      	adds	r3, #76	@ 0x4c
 80029b4:	2200      	movs	r2, #0
 80029b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80029b8:	78fa      	ldrb	r2, [r7, #3]
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	4613      	mov	r3, r2
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	3338      	adds	r3, #56	@ 0x38
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	3315      	adds	r3, #21
 80029dc:	78fa      	ldrb	r2, [r7, #3]
 80029de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80029e0:	78fa      	ldrb	r2, [r7, #3]
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	4613      	mov	r3, r2
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	1a9b      	subs	r3, r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	334d      	adds	r3, #77	@ 0x4d
 80029f0:	2200      	movs	r2, #0
 80029f2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	4613      	mov	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	3310      	adds	r3, #16
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	4413      	add	r3, r2
 8002a08:	1d19      	adds	r1, r3, #4
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	799b      	ldrb	r3, [r3, #6]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	f004 fe14 	bl	800763c <USB_HC_StartXfer>
 8002a14:	4603      	mov	r3, r0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop

08002a20 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f004 fb02 	bl	8007040 <USB_GetMode>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	f040 80fb 	bne.w	8002c3a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f004 fac5 	bl	8006fd8 <USB_ReadInterrupts>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f000 80f1 	beq.w	8002c38 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f004 fabc 	bl	8006fd8 <USB_ReadInterrupts>
 8002a60:	4603      	mov	r3, r0
 8002a62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a6a:	d104      	bne.n	8002a76 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002a74:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f004 faac 	bl	8006fd8 <USB_ReadInterrupts>
 8002a80:	4603      	mov	r3, r0
 8002a82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a8a:	d104      	bne.n	8002a96 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002a94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f004 fa9c 	bl	8006fd8 <USB_ReadInterrupts>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aa6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002aaa:	d104      	bne.n	8002ab6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002ab4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f004 fa8c 	bl	8006fd8 <USB_ReadInterrupts>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d103      	bne.n	8002ad2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2202      	movs	r2, #2
 8002ad0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f004 fa7e 	bl	8006fd8 <USB_ReadInterrupts>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ae2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ae6:	d120      	bne.n	8002b2a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002af0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d113      	bne.n	8002b2a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002b02:	2110      	movs	r1, #16
 8002b04:	6938      	ldr	r0, [r7, #16]
 8002b06:	f004 f971 	bl	8006dec <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002b0a:	6938      	ldr	r0, [r7, #16]
 8002b0c:	f004 f9a0 	bl	8006e50 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	7a5b      	ldrb	r3, [r3, #9]
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d105      	bne.n	8002b24 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f004 fb98 	bl	8007254 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f007 fb65 	bl	800a1f4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f004 fa52 	bl	8006fd8 <USB_ReadInterrupts>
 8002b34:	4603      	mov	r3, r0
 8002b36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b3e:	d102      	bne.n	8002b46 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f001 fd4d 	bl	80045e0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f004 fa44 	bl	8006fd8 <USB_ReadInterrupts>
 8002b50:	4603      	mov	r3, r0
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d106      	bne.n	8002b68 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f007 fb2e 	bl	800a1bc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2208      	movs	r2, #8
 8002b66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f004 fa33 	bl	8006fd8 <USB_ReadInterrupts>
 8002b72:	4603      	mov	r3, r0
 8002b74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b7c:	d139      	bne.n	8002bf2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f004 ffd4 	bl	8007b30 <USB_HC_ReadInterrupt>
 8002b88:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	617b      	str	r3, [r7, #20]
 8002b8e:	e025      	b.n	8002bdc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f003 030f 	and.w	r3, r3, #15
 8002b96:	68ba      	ldr	r2, [r7, #8]
 8002b98:	fa22 f303 	lsr.w	r3, r2, r3
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d018      	beq.n	8002bd6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	015a      	lsls	r2, r3, #5
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4413      	add	r3, r2
 8002bac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bba:	d106      	bne.n	8002bca <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f905 	bl	8002dd2 <HCD_HC_IN_IRQHandler>
 8002bc8:	e005      	b.n	8002bd6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	4619      	mov	r1, r3
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 ff67 	bl	8003aa4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	795b      	ldrb	r3, [r3, #5]
 8002be0:	461a      	mov	r2, r3
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d3d3      	bcc.n	8002b90 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bf0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f004 f9ee 	bl	8006fd8 <USB_ReadInterrupts>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	f003 0310 	and.w	r3, r3, #16
 8002c02:	2b10      	cmp	r3, #16
 8002c04:	d101      	bne.n	8002c0a <HAL_HCD_IRQHandler+0x1ea>
 8002c06:	2301      	movs	r3, #1
 8002c08:	e000      	b.n	8002c0c <HAL_HCD_IRQHandler+0x1ec>
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d014      	beq.n	8002c3a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699a      	ldr	r2, [r3, #24]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0210 	bic.w	r2, r2, #16
 8002c1e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f001 fbfe 	bl	8004422 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	699a      	ldr	r2, [r3, #24]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f042 0210 	orr.w	r2, r2, #16
 8002c34:	619a      	str	r2, [r3, #24]
 8002c36:	e000      	b.n	8002c3a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002c38:	bf00      	nop
    }
  }
}
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d101      	bne.n	8002c56 <HAL_HCD_Start+0x16>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e013      	b.n	8002c7e <HAL_HCD_Start+0x3e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2101      	movs	r1, #1
 8002c64:	4618      	mov	r0, r3
 8002c66:	f004 fb5c 	bl	8007322 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f004 f84e 	bl	8006d10 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b082      	sub	sp, #8
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d101      	bne.n	8002c9c <HAL_HCD_Stop+0x16>
 8002c98:	2302      	movs	r3, #2
 8002c9a:	e00d      	b.n	8002cb8 <HAL_HCD_Stop+0x32>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f005 f8af 	bl	8007e0c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f004 fafe 	bl	80072ce <USB_ResetPort>
 8002cd2:	4603      	mov	r3, r0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002ce8:	78fa      	ldrb	r2, [r7, #3]
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	4613      	mov	r3, r2
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	1a9b      	subs	r3, r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	334c      	adds	r3, #76	@ 0x4c
 8002cf8:	781b      	ldrb	r3, [r3, #0]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
 8002d0e:	460b      	mov	r3, r1
 8002d10:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	4613      	mov	r3, r2
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	1a9b      	subs	r3, r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	440b      	add	r3, r1
 8002d20:	3338      	adds	r3, #56	@ 0x38
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f004 fb40 	bl	80073c2 <USB_GetCurrentFrame>
 8002d42:	4603      	mov	r3, r0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f004 fb1b 	bl	8007394 <USB_GetHostSpeed>
 8002d5e:	4603      	mov	r3, r0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3708      	adds	r7, #8
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002d74:	78fa      	ldrb	r2, [r7, #3]
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	1a9b      	subs	r3, r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	331a      	adds	r3, #26
 8002d84:	2200      	movs	r2, #0
 8002d86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	331b      	adds	r3, #27
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002d9c:	78fa      	ldrb	r2, [r7, #3]
 8002d9e:	6879      	ldr	r1, [r7, #4]
 8002da0:	4613      	mov	r3, r2
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	1a9b      	subs	r3, r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	3325      	adds	r3, #37	@ 0x25
 8002dac:	2200      	movs	r2, #0
 8002dae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002db0:	78fa      	ldrb	r2, [r7, #3]
 8002db2:	6879      	ldr	r1, [r7, #4]
 8002db4:	4613      	mov	r3, r2
 8002db6:	011b      	lsls	r3, r3, #4
 8002db8:	1a9b      	subs	r3, r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	3324      	adds	r3, #36	@ 0x24
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b086      	sub	sp, #24
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	460b      	mov	r3, r1
 8002ddc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	4611      	mov	r1, r2
 8002df0:	4618      	mov	r0, r3
 8002df2:	f004 f904 	bl	8006ffe <USB_ReadChInterrupts>
 8002df6:	4603      	mov	r3, r0
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	d11a      	bne.n	8002e36 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	015a      	lsls	r2, r3, #5
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	4413      	add	r3, r2
 8002e08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	2304      	movs	r3, #4
 8002e10:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002e12:	78fa      	ldrb	r2, [r7, #3]
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	4613      	mov	r3, r2
 8002e18:	011b      	lsls	r3, r3, #4
 8002e1a:	1a9b      	subs	r3, r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	440b      	add	r3, r1
 8002e20:	334d      	adds	r3, #77	@ 0x4d
 8002e22:	2207      	movs	r2, #7
 8002e24:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	78fa      	ldrb	r2, [r7, #3]
 8002e2c:	4611      	mov	r1, r2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f004 fe8f 	bl	8007b52 <USB_HC_Halt>
 8002e34:	e09e      	b.n	8002f74 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f004 f8dd 	bl	8006ffe <USB_ReadChInterrupts>
 8002e44:	4603      	mov	r3, r0
 8002e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e4e:	d11b      	bne.n	8002e88 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	015a      	lsls	r2, r3, #5
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	4413      	add	r3, r2
 8002e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e62:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	334d      	adds	r3, #77	@ 0x4d
 8002e74:	2208      	movs	r2, #8
 8002e76:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	4611      	mov	r1, r2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f004 fe66 	bl	8007b52 <USB_HC_Halt>
 8002e86:	e075      	b.n	8002f74 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f004 f8b4 	bl	8006ffe <USB_ReadChInterrupts>
 8002e96:	4603      	mov	r3, r0
 8002e98:	f003 0308 	and.w	r3, r3, #8
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d11a      	bne.n	8002ed6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002ea0:	78fb      	ldrb	r3, [r7, #3]
 8002ea2:	015a      	lsls	r2, r3, #5
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eac:	461a      	mov	r2, r3
 8002eae:	2308      	movs	r3, #8
 8002eb0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002eb2:	78fa      	ldrb	r2, [r7, #3]
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	011b      	lsls	r3, r3, #4
 8002eba:	1a9b      	subs	r3, r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	334d      	adds	r3, #77	@ 0x4d
 8002ec2:	2206      	movs	r2, #6
 8002ec4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f004 fe3f 	bl	8007b52 <USB_HC_Halt>
 8002ed4:	e04e      	b.n	8002f74 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	78fa      	ldrb	r2, [r7, #3]
 8002edc:	4611      	mov	r1, r2
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f004 f88d 	bl	8006ffe <USB_ReadChInterrupts>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eee:	d11b      	bne.n	8002f28 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002ef0:	78fb      	ldrb	r3, [r7, #3]
 8002ef2:	015a      	lsls	r2, r3, #5
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002efc:	461a      	mov	r2, r3
 8002efe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002f04:	78fa      	ldrb	r2, [r7, #3]
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	1a9b      	subs	r3, r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	334d      	adds	r3, #77	@ 0x4d
 8002f14:	2209      	movs	r2, #9
 8002f16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	4611      	mov	r1, r2
 8002f20:	4618      	mov	r0, r3
 8002f22:	f004 fe16 	bl	8007b52 <USB_HC_Halt>
 8002f26:	e025      	b.n	8002f74 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	78fa      	ldrb	r2, [r7, #3]
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f004 f864 	bl	8006ffe <USB_ReadChInterrupts>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f3c:	2b80      	cmp	r3, #128	@ 0x80
 8002f3e:	d119      	bne.n	8002f74 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002f40:	78fb      	ldrb	r3, [r7, #3]
 8002f42:	015a      	lsls	r2, r3, #5
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	4413      	add	r3, r2
 8002f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	2380      	movs	r3, #128	@ 0x80
 8002f50:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002f52:	78fa      	ldrb	r2, [r7, #3]
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	4613      	mov	r3, r2
 8002f58:	011b      	lsls	r3, r3, #4
 8002f5a:	1a9b      	subs	r3, r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	334d      	adds	r3, #77	@ 0x4d
 8002f62:	2207      	movs	r2, #7
 8002f64:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	78fa      	ldrb	r2, [r7, #3]
 8002f6c:	4611      	mov	r1, r2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f004 fdef 	bl	8007b52 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	4611      	mov	r1, r2
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f004 f83e 	bl	8006ffe <USB_ReadChInterrupts>
 8002f82:	4603      	mov	r3, r0
 8002f84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f8c:	d112      	bne.n	8002fb4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	4611      	mov	r1, r2
 8002f96:	4618      	mov	r0, r3
 8002f98:	f004 fddb 	bl	8007b52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	015a      	lsls	r2, r3, #5
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fa8:	461a      	mov	r2, r3
 8002faa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fae:	6093      	str	r3, [r2, #8]
 8002fb0:	f000 bd75 	b.w	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	78fa      	ldrb	r2, [r7, #3]
 8002fba:	4611      	mov	r1, r2
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f004 f81e 	bl	8006ffe <USB_ReadChInterrupts>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	f003 0301 	and.w	r3, r3, #1
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	f040 8128 	bne.w	800321e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002fce:	78fb      	ldrb	r3, [r7, #3]
 8002fd0:	015a      	lsls	r2, r3, #5
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fda:	461a      	mov	r2, r3
 8002fdc:	2320      	movs	r3, #32
 8002fde:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	1a9b      	subs	r3, r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	331b      	adds	r3, #27
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d119      	bne.n	800302a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	331b      	adds	r3, #27
 8003006:	2200      	movs	r2, #0
 8003008:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800300a:	78fb      	ldrb	r3, [r7, #3]
 800300c:	015a      	lsls	r2, r3, #5
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4413      	add	r3, r2
 8003012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	0151      	lsls	r1, r2, #5
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	440a      	add	r2, r1
 8003020:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003024:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003028:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	799b      	ldrb	r3, [r3, #6]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d01b      	beq.n	800306a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003032:	78fa      	ldrb	r2, [r7, #3]
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	1a9b      	subs	r3, r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	440b      	add	r3, r1
 8003040:	3330      	adds	r3, #48	@ 0x30
 8003042:	6819      	ldr	r1, [r3, #0]
 8003044:	78fb      	ldrb	r3, [r7, #3]
 8003046:	015a      	lsls	r2, r3, #5
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	4413      	add	r3, r2
 800304c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003056:	78fa      	ldrb	r2, [r7, #3]
 8003058:	1ac9      	subs	r1, r1, r3
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4403      	add	r3, r0
 8003066:	3338      	adds	r3, #56	@ 0x38
 8003068:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	1a9b      	subs	r3, r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	440b      	add	r3, r1
 8003078:	334d      	adds	r3, #77	@ 0x4d
 800307a:	2201      	movs	r2, #1
 800307c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800307e:	78fa      	ldrb	r2, [r7, #3]
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	4613      	mov	r3, r2
 8003084:	011b      	lsls	r3, r3, #4
 8003086:	1a9b      	subs	r3, r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	440b      	add	r3, r1
 800308c:	3344      	adds	r3, #68	@ 0x44
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003092:	78fb      	ldrb	r3, [r7, #3]
 8003094:	015a      	lsls	r2, r3, #5
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4413      	add	r3, r2
 800309a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800309e:	461a      	mov	r2, r3
 80030a0:	2301      	movs	r3, #1
 80030a2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	1a9b      	subs	r3, r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	440b      	add	r3, r1
 80030b2:	3326      	adds	r3, #38	@ 0x26
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00a      	beq.n	80030d0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80030ba:	78fa      	ldrb	r2, [r7, #3]
 80030bc:	6879      	ldr	r1, [r7, #4]
 80030be:	4613      	mov	r3, r2
 80030c0:	011b      	lsls	r3, r3, #4
 80030c2:	1a9b      	subs	r3, r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	440b      	add	r3, r1
 80030c8:	3326      	adds	r3, #38	@ 0x26
 80030ca:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d110      	bne.n	80030f2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	78fa      	ldrb	r2, [r7, #3]
 80030d6:	4611      	mov	r1, r2
 80030d8:	4618      	mov	r0, r3
 80030da:	f004 fd3a 	bl	8007b52 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80030de:	78fb      	ldrb	r3, [r7, #3]
 80030e0:	015a      	lsls	r2, r3, #5
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4413      	add	r3, r2
 80030e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ea:	461a      	mov	r2, r3
 80030ec:	2310      	movs	r3, #16
 80030ee:	6093      	str	r3, [r2, #8]
 80030f0:	e03d      	b.n	800316e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80030f2:	78fa      	ldrb	r2, [r7, #3]
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	3326      	adds	r3, #38	@ 0x26
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b03      	cmp	r3, #3
 8003106:	d00a      	beq.n	800311e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	3326      	adds	r3, #38	@ 0x26
 8003118:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800311a:	2b01      	cmp	r3, #1
 800311c:	d127      	bne.n	800316e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800311e:	78fb      	ldrb	r3, [r7, #3]
 8003120:	015a      	lsls	r2, r3, #5
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4413      	add	r3, r2
 8003126:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	0151      	lsls	r1, r2, #5
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	440a      	add	r2, r1
 8003134:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003138:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800313c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	334c      	adds	r3, #76	@ 0x4c
 800314e:	2201      	movs	r2, #1
 8003150:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003152:	78fa      	ldrb	r2, [r7, #3]
 8003154:	6879      	ldr	r1, [r7, #4]
 8003156:	4613      	mov	r3, r2
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	1a9b      	subs	r3, r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	440b      	add	r3, r1
 8003160:	334c      	adds	r3, #76	@ 0x4c
 8003162:	781a      	ldrb	r2, [r3, #0]
 8003164:	78fb      	ldrb	r3, [r7, #3]
 8003166:	4619      	mov	r1, r3
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f007 f851 	bl	800a210 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	799b      	ldrb	r3, [r3, #6]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d13b      	bne.n	80031ee <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003176:	78fa      	ldrb	r2, [r7, #3]
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	011b      	lsls	r3, r3, #4
 800317e:	1a9b      	subs	r3, r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	440b      	add	r3, r1
 8003184:	3338      	adds	r3, #56	@ 0x38
 8003186:	6819      	ldr	r1, [r3, #0]
 8003188:	78fa      	ldrb	r2, [r7, #3]
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	1a9b      	subs	r3, r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4403      	add	r3, r0
 8003196:	3328      	adds	r3, #40	@ 0x28
 8003198:	881b      	ldrh	r3, [r3, #0]
 800319a:	440b      	add	r3, r1
 800319c:	1e59      	subs	r1, r3, #1
 800319e:	78fa      	ldrb	r2, [r7, #3]
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	011b      	lsls	r3, r3, #4
 80031a6:	1a9b      	subs	r3, r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4403      	add	r3, r0
 80031ac:	3328      	adds	r3, #40	@ 0x28
 80031ae:	881b      	ldrh	r3, [r3, #0]
 80031b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f000 8470 	beq.w	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80031be:	78fa      	ldrb	r2, [r7, #3]
 80031c0:	6879      	ldr	r1, [r7, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	1a9b      	subs	r3, r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	440b      	add	r3, r1
 80031cc:	333c      	adds	r3, #60	@ 0x3c
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	f083 0301 	eor.w	r3, r3, #1
 80031d6:	b2d8      	uxtb	r0, r3
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	4613      	mov	r3, r2
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	1a9b      	subs	r3, r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	440b      	add	r3, r1
 80031e4:	333c      	adds	r3, #60	@ 0x3c
 80031e6:	4602      	mov	r2, r0
 80031e8:	701a      	strb	r2, [r3, #0]
 80031ea:	f000 bc58 	b.w	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80031ee:	78fa      	ldrb	r2, [r7, #3]
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	4613      	mov	r3, r2
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	1a9b      	subs	r3, r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	333c      	adds	r3, #60	@ 0x3c
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	f083 0301 	eor.w	r3, r3, #1
 8003206:	b2d8      	uxtb	r0, r3
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	4613      	mov	r3, r2
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	1a9b      	subs	r3, r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	440b      	add	r3, r1
 8003214:	333c      	adds	r3, #60	@ 0x3c
 8003216:	4602      	mov	r2, r0
 8003218:	701a      	strb	r2, [r3, #0]
 800321a:	f000 bc40 	b.w	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	4611      	mov	r1, r2
 8003226:	4618      	mov	r0, r3
 8003228:	f003 fee9 	bl	8006ffe <USB_ReadChInterrupts>
 800322c:	4603      	mov	r3, r0
 800322e:	f003 0320 	and.w	r3, r3, #32
 8003232:	2b20      	cmp	r3, #32
 8003234:	d131      	bne.n	800329a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003236:	78fb      	ldrb	r3, [r7, #3]
 8003238:	015a      	lsls	r2, r3, #5
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	4413      	add	r3, r2
 800323e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003242:	461a      	mov	r2, r3
 8003244:	2320      	movs	r3, #32
 8003246:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	331a      	adds	r3, #26
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b01      	cmp	r3, #1
 800325c:	f040 841f 	bne.w	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003260:	78fa      	ldrb	r2, [r7, #3]
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	4613      	mov	r3, r2
 8003266:	011b      	lsls	r3, r3, #4
 8003268:	1a9b      	subs	r3, r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	331b      	adds	r3, #27
 8003270:	2201      	movs	r2, #1
 8003272:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	334d      	adds	r3, #77	@ 0x4d
 8003284:	2203      	movs	r2, #3
 8003286:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	78fa      	ldrb	r2, [r7, #3]
 800328e:	4611      	mov	r1, r2
 8003290:	4618      	mov	r0, r3
 8003292:	f004 fc5e 	bl	8007b52 <USB_HC_Halt>
 8003296:	f000 bc02 	b.w	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	4611      	mov	r1, r2
 80032a2:	4618      	mov	r0, r3
 80032a4:	f003 feab 	bl	8006ffe <USB_ReadChInterrupts>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	f040 8305 	bne.w	80038be <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80032b4:	78fb      	ldrb	r3, [r7, #3]
 80032b6:	015a      	lsls	r2, r3, #5
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	4413      	add	r3, r2
 80032bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032c0:	461a      	mov	r2, r3
 80032c2:	2302      	movs	r3, #2
 80032c4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80032c6:	78fa      	ldrb	r2, [r7, #3]
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	4613      	mov	r3, r2
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	1a9b      	subs	r3, r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	440b      	add	r3, r1
 80032d4:	334d      	adds	r3, #77	@ 0x4d
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d114      	bne.n	8003306 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032dc:	78fa      	ldrb	r2, [r7, #3]
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	4613      	mov	r3, r2
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	334d      	adds	r3, #77	@ 0x4d
 80032ec:	2202      	movs	r2, #2
 80032ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	334c      	adds	r3, #76	@ 0x4c
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]
 8003304:	e2cc      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003306:	78fa      	ldrb	r2, [r7, #3]
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	011b      	lsls	r3, r3, #4
 800330e:	1a9b      	subs	r3, r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	334d      	adds	r3, #77	@ 0x4d
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	2b06      	cmp	r3, #6
 800331a:	d114      	bne.n	8003346 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800331c:	78fa      	ldrb	r2, [r7, #3]
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	011b      	lsls	r3, r3, #4
 8003324:	1a9b      	subs	r3, r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	334d      	adds	r3, #77	@ 0x4d
 800332c:	2202      	movs	r2, #2
 800332e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003330:	78fa      	ldrb	r2, [r7, #3]
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	4613      	mov	r3, r2
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	1a9b      	subs	r3, r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	334c      	adds	r3, #76	@ 0x4c
 8003340:	2205      	movs	r2, #5
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	e2ac      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003346:	78fa      	ldrb	r2, [r7, #3]
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	1a9b      	subs	r3, r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	334d      	adds	r3, #77	@ 0x4d
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	2b07      	cmp	r3, #7
 800335a:	d00b      	beq.n	8003374 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800335c:	78fa      	ldrb	r2, [r7, #3]
 800335e:	6879      	ldr	r1, [r7, #4]
 8003360:	4613      	mov	r3, r2
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	1a9b      	subs	r3, r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	334d      	adds	r3, #77	@ 0x4d
 800336c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800336e:	2b09      	cmp	r3, #9
 8003370:	f040 80a6 	bne.w	80034c0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	1a9b      	subs	r3, r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	334d      	adds	r3, #77	@ 0x4d
 8003384:	2202      	movs	r2, #2
 8003386:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003388:	78fa      	ldrb	r2, [r7, #3]
 800338a:	6879      	ldr	r1, [r7, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	011b      	lsls	r3, r3, #4
 8003390:	1a9b      	subs	r3, r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	3344      	adds	r3, #68	@ 0x44
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	1c59      	adds	r1, r3, #1
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	1a9b      	subs	r3, r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4403      	add	r3, r0
 80033a8:	3344      	adds	r3, #68	@ 0x44
 80033aa:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	1a9b      	subs	r3, r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	3344      	adds	r3, #68	@ 0x44
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d943      	bls.n	800344a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	440b      	add	r3, r1
 80033d0:	3344      	adds	r3, #68	@ 0x44
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80033d6:	78fa      	ldrb	r2, [r7, #3]
 80033d8:	6879      	ldr	r1, [r7, #4]
 80033da:	4613      	mov	r3, r2
 80033dc:	011b      	lsls	r3, r3, #4
 80033de:	1a9b      	subs	r3, r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	440b      	add	r3, r1
 80033e4:	331a      	adds	r3, #26
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d123      	bne.n	8003434 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	6879      	ldr	r1, [r7, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	1a9b      	subs	r3, r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	440b      	add	r3, r1
 80033fa:	331b      	adds	r3, #27
 80033fc:	2200      	movs	r2, #0
 80033fe:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003400:	78fa      	ldrb	r2, [r7, #3]
 8003402:	6879      	ldr	r1, [r7, #4]
 8003404:	4613      	mov	r3, r2
 8003406:	011b      	lsls	r3, r3, #4
 8003408:	1a9b      	subs	r3, r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	331c      	adds	r3, #28
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	015a      	lsls	r2, r3, #5
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4413      	add	r3, r2
 800341c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	78fa      	ldrb	r2, [r7, #3]
 8003424:	0151      	lsls	r1, r2, #5
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	440a      	add	r2, r1
 800342a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800342e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003432:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003434:	78fa      	ldrb	r2, [r7, #3]
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	334c      	adds	r3, #76	@ 0x4c
 8003444:	2204      	movs	r2, #4
 8003446:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003448:	e229      	b.n	800389e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800344a:	78fa      	ldrb	r2, [r7, #3]
 800344c:	6879      	ldr	r1, [r7, #4]
 800344e:	4613      	mov	r3, r2
 8003450:	011b      	lsls	r3, r3, #4
 8003452:	1a9b      	subs	r3, r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	440b      	add	r3, r1
 8003458:	334c      	adds	r3, #76	@ 0x4c
 800345a:	2202      	movs	r2, #2
 800345c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	1a9b      	subs	r3, r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	3326      	adds	r3, #38	@ 0x26
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00b      	beq.n	800348c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	4613      	mov	r3, r2
 800347a:	011b      	lsls	r3, r3, #4
 800347c:	1a9b      	subs	r3, r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	3326      	adds	r3, #38	@ 0x26
 8003484:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003486:	2b02      	cmp	r3, #2
 8003488:	f040 8209 	bne.w	800389e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800348c:	78fb      	ldrb	r3, [r7, #3]
 800348e:	015a      	lsls	r2, r3, #5
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	4413      	add	r3, r2
 8003494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034a2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034aa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80034ac:	78fb      	ldrb	r3, [r7, #3]
 80034ae:	015a      	lsls	r2, r3, #5
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4413      	add	r3, r2
 80034b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034b8:	461a      	mov	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034be:	e1ee      	b.n	800389e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	334d      	adds	r3, #77	@ 0x4d
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	2b05      	cmp	r3, #5
 80034d4:	f040 80c8 	bne.w	8003668 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034d8:	78fa      	ldrb	r2, [r7, #3]
 80034da:	6879      	ldr	r1, [r7, #4]
 80034dc:	4613      	mov	r3, r2
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	1a9b      	subs	r3, r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	440b      	add	r3, r1
 80034e6:	334d      	adds	r3, #77	@ 0x4d
 80034e8:	2202      	movs	r2, #2
 80034ea:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	331b      	adds	r3, #27
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	f040 81ce 	bne.w	80038a0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	3326      	adds	r3, #38	@ 0x26
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	2b03      	cmp	r3, #3
 8003518:	d16b      	bne.n	80035f2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800351a:	78fa      	ldrb	r2, [r7, #3]
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	4613      	mov	r3, r2
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	1a9b      	subs	r3, r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	440b      	add	r3, r1
 8003528:	3348      	adds	r3, #72	@ 0x48
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	1c59      	adds	r1, r3, #1
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	1a9b      	subs	r3, r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	4403      	add	r3, r0
 800353a:	3348      	adds	r3, #72	@ 0x48
 800353c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800353e:	78fa      	ldrb	r2, [r7, #3]
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	4613      	mov	r3, r2
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	3348      	adds	r3, #72	@ 0x48
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b02      	cmp	r3, #2
 8003552:	d943      	bls.n	80035dc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003554:	78fa      	ldrb	r2, [r7, #3]
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	3348      	adds	r3, #72	@ 0x48
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003568:	78fa      	ldrb	r2, [r7, #3]
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	4613      	mov	r3, r2
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	1a9b      	subs	r3, r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	331b      	adds	r3, #27
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800357c:	78fa      	ldrb	r2, [r7, #3]
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	4613      	mov	r3, r2
 8003582:	011b      	lsls	r3, r3, #4
 8003584:	1a9b      	subs	r3, r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	440b      	add	r3, r1
 800358a:	3344      	adds	r3, #68	@ 0x44
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b02      	cmp	r3, #2
 8003590:	d809      	bhi.n	80035a6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003592:	78fa      	ldrb	r2, [r7, #3]
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	4613      	mov	r3, r2
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	1a9b      	subs	r3, r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	331c      	adds	r3, #28
 80035a2:	2201      	movs	r2, #1
 80035a4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80035a6:	78fb      	ldrb	r3, [r7, #3]
 80035a8:	015a      	lsls	r2, r3, #5
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	4413      	add	r3, r2
 80035ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	0151      	lsls	r1, r2, #5
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	440a      	add	r2, r1
 80035bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80035c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035c4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80035c6:	78fa      	ldrb	r2, [r7, #3]
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	4613      	mov	r3, r2
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	1a9b      	subs	r3, r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	440b      	add	r3, r1
 80035d4:	334c      	adds	r3, #76	@ 0x4c
 80035d6:	2204      	movs	r2, #4
 80035d8:	701a      	strb	r2, [r3, #0]
 80035da:	e014      	b.n	8003606 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035dc:	78fa      	ldrb	r2, [r7, #3]
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	334c      	adds	r3, #76	@ 0x4c
 80035ec:	2202      	movs	r2, #2
 80035ee:	701a      	strb	r2, [r3, #0]
 80035f0:	e009      	b.n	8003606 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035f2:	78fa      	ldrb	r2, [r7, #3]
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	4613      	mov	r3, r2
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	1a9b      	subs	r3, r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	440b      	add	r3, r1
 8003600:	334c      	adds	r3, #76	@ 0x4c
 8003602:	2202      	movs	r2, #2
 8003604:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003606:	78fa      	ldrb	r2, [r7, #3]
 8003608:	6879      	ldr	r1, [r7, #4]
 800360a:	4613      	mov	r3, r2
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	1a9b      	subs	r3, r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	440b      	add	r3, r1
 8003614:	3326      	adds	r3, #38	@ 0x26
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00b      	beq.n	8003634 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800361c:	78fa      	ldrb	r2, [r7, #3]
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	4613      	mov	r3, r2
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	1a9b      	subs	r3, r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	3326      	adds	r3, #38	@ 0x26
 800362c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800362e:	2b02      	cmp	r3, #2
 8003630:	f040 8136 	bne.w	80038a0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003634:	78fb      	ldrb	r3, [r7, #3]
 8003636:	015a      	lsls	r2, r3, #5
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4413      	add	r3, r2
 800363c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800364a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003652:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003654:	78fb      	ldrb	r3, [r7, #3]
 8003656:	015a      	lsls	r2, r3, #5
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	4413      	add	r3, r2
 800365c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003660:	461a      	mov	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6013      	str	r3, [r2, #0]
 8003666:	e11b      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003668:	78fa      	ldrb	r2, [r7, #3]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	011b      	lsls	r3, r3, #4
 8003670:	1a9b      	subs	r3, r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	334d      	adds	r3, #77	@ 0x4d
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b03      	cmp	r3, #3
 800367c:	f040 8081 	bne.w	8003782 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003680:	78fa      	ldrb	r2, [r7, #3]
 8003682:	6879      	ldr	r1, [r7, #4]
 8003684:	4613      	mov	r3, r2
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	1a9b      	subs	r3, r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	334d      	adds	r3, #77	@ 0x4d
 8003690:	2202      	movs	r2, #2
 8003692:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003694:	78fa      	ldrb	r2, [r7, #3]
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	4613      	mov	r3, r2
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	1a9b      	subs	r3, r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	331b      	adds	r3, #27
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	f040 80fa 	bne.w	80038a0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036ac:	78fa      	ldrb	r2, [r7, #3]
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	334c      	adds	r3, #76	@ 0x4c
 80036bc:	2202      	movs	r2, #2
 80036be:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80036c0:	78fb      	ldrb	r3, [r7, #3]
 80036c2:	015a      	lsls	r2, r3, #5
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	4413      	add	r3, r2
 80036c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	0151      	lsls	r1, r2, #5
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	440a      	add	r2, r1
 80036d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036de:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80036e0:	78fb      	ldrb	r3, [r7, #3]
 80036e2:	015a      	lsls	r2, r3, #5
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	4413      	add	r3, r2
 80036e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	78fa      	ldrb	r2, [r7, #3]
 80036f0:	0151      	lsls	r1, r2, #5
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	440a      	add	r2, r1
 80036f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036fe:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003700:	78fb      	ldrb	r3, [r7, #3]
 8003702:	015a      	lsls	r2, r3, #5
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	4413      	add	r3, r2
 8003708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	78fa      	ldrb	r2, [r7, #3]
 8003710:	0151      	lsls	r1, r2, #5
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	440a      	add	r2, r1
 8003716:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800371a:	f023 0320 	bic.w	r3, r3, #32
 800371e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	3326      	adds	r3, #38	@ 0x26
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00b      	beq.n	800374e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003736:	78fa      	ldrb	r2, [r7, #3]
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	4613      	mov	r3, r2
 800373c:	011b      	lsls	r3, r3, #4
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	440b      	add	r3, r1
 8003744:	3326      	adds	r3, #38	@ 0x26
 8003746:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003748:	2b02      	cmp	r3, #2
 800374a:	f040 80a9 	bne.w	80038a0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800374e:	78fb      	ldrb	r3, [r7, #3]
 8003750:	015a      	lsls	r2, r3, #5
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	4413      	add	r3, r2
 8003756:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003764:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800376c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800376e:	78fb      	ldrb	r3, [r7, #3]
 8003770:	015a      	lsls	r2, r3, #5
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	4413      	add	r3, r2
 8003776:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800377a:	461a      	mov	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6013      	str	r3, [r2, #0]
 8003780:	e08e      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003782:	78fa      	ldrb	r2, [r7, #3]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	011b      	lsls	r3, r3, #4
 800378a:	1a9b      	subs	r3, r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	334d      	adds	r3, #77	@ 0x4d
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	2b04      	cmp	r3, #4
 8003796:	d143      	bne.n	8003820 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003798:	78fa      	ldrb	r2, [r7, #3]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	334d      	adds	r3, #77	@ 0x4d
 80037a8:	2202      	movs	r2, #2
 80037aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037ac:	78fa      	ldrb	r2, [r7, #3]
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	4613      	mov	r3, r2
 80037b2:	011b      	lsls	r3, r3, #4
 80037b4:	1a9b      	subs	r3, r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	334c      	adds	r3, #76	@ 0x4c
 80037bc:	2202      	movs	r2, #2
 80037be:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037c0:	78fa      	ldrb	r2, [r7, #3]
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	4613      	mov	r3, r2
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	3326      	adds	r3, #38	@ 0x26
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00a      	beq.n	80037ec <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80037d6:	78fa      	ldrb	r2, [r7, #3]
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	4613      	mov	r3, r2
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	1a9b      	subs	r3, r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	440b      	add	r3, r1
 80037e4:	3326      	adds	r3, #38	@ 0x26
 80037e6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d159      	bne.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80037ec:	78fb      	ldrb	r3, [r7, #3]
 80037ee:	015a      	lsls	r2, r3, #5
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	4413      	add	r3, r2
 80037f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003802:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800380a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800380c:	78fb      	ldrb	r3, [r7, #3]
 800380e:	015a      	lsls	r2, r3, #5
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	4413      	add	r3, r2
 8003814:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003818:	461a      	mov	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6013      	str	r3, [r2, #0]
 800381e:	e03f      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003820:	78fa      	ldrb	r2, [r7, #3]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	1a9b      	subs	r3, r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	334d      	adds	r3, #77	@ 0x4d
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	2b08      	cmp	r3, #8
 8003834:	d126      	bne.n	8003884 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003836:	78fa      	ldrb	r2, [r7, #3]
 8003838:	6879      	ldr	r1, [r7, #4]
 800383a:	4613      	mov	r3, r2
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	1a9b      	subs	r3, r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	440b      	add	r3, r1
 8003844:	334d      	adds	r3, #77	@ 0x4d
 8003846:	2202      	movs	r2, #2
 8003848:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800384a:	78fa      	ldrb	r2, [r7, #3]
 800384c:	6879      	ldr	r1, [r7, #4]
 800384e:	4613      	mov	r3, r2
 8003850:	011b      	lsls	r3, r3, #4
 8003852:	1a9b      	subs	r3, r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	440b      	add	r3, r1
 8003858:	3344      	adds	r3, #68	@ 0x44
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	1c59      	adds	r1, r3, #1
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	4613      	mov	r3, r2
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4403      	add	r3, r0
 800386a:	3344      	adds	r3, #68	@ 0x44
 800386c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800386e:	78fa      	ldrb	r2, [r7, #3]
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	1a9b      	subs	r3, r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	440b      	add	r3, r1
 800387c:	334c      	adds	r3, #76	@ 0x4c
 800387e:	2204      	movs	r2, #4
 8003880:	701a      	strb	r2, [r3, #0]
 8003882:	e00d      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003884:	78fa      	ldrb	r2, [r7, #3]
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	011b      	lsls	r3, r3, #4
 800388c:	1a9b      	subs	r3, r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	334d      	adds	r3, #77	@ 0x4d
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b02      	cmp	r3, #2
 8003898:	f000 8100 	beq.w	8003a9c <HCD_HC_IN_IRQHandler+0xcca>
 800389c:	e000      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800389e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80038a0:	78fa      	ldrb	r2, [r7, #3]
 80038a2:	6879      	ldr	r1, [r7, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	1a9b      	subs	r3, r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	440b      	add	r3, r1
 80038ae:	334c      	adds	r3, #76	@ 0x4c
 80038b0:	781a      	ldrb	r2, [r3, #0]
 80038b2:	78fb      	ldrb	r3, [r7, #3]
 80038b4:	4619      	mov	r1, r3
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f006 fcaa 	bl	800a210 <HAL_HCD_HC_NotifyURBChange_Callback>
 80038bc:	e0ef      	b.n	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	78fa      	ldrb	r2, [r7, #3]
 80038c4:	4611      	mov	r1, r2
 80038c6:	4618      	mov	r0, r3
 80038c8:	f003 fb99 	bl	8006ffe <USB_ReadChInterrupts>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d2:	2b40      	cmp	r3, #64	@ 0x40
 80038d4:	d12f      	bne.n	8003936 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80038d6:	78fb      	ldrb	r3, [r7, #3]
 80038d8:	015a      	lsls	r2, r3, #5
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	4413      	add	r3, r2
 80038de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038e2:	461a      	mov	r2, r3
 80038e4:	2340      	movs	r3, #64	@ 0x40
 80038e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80038e8:	78fa      	ldrb	r2, [r7, #3]
 80038ea:	6879      	ldr	r1, [r7, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	1a9b      	subs	r3, r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	334d      	adds	r3, #77	@ 0x4d
 80038f8:	2205      	movs	r2, #5
 80038fa:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80038fc:	78fa      	ldrb	r2, [r7, #3]
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4613      	mov	r3, r2
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	331a      	adds	r3, #26
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d109      	bne.n	8003926 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003912:	78fa      	ldrb	r2, [r7, #3]
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	3344      	adds	r3, #68	@ 0x44
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	78fa      	ldrb	r2, [r7, #3]
 800392c:	4611      	mov	r1, r2
 800392e:	4618      	mov	r0, r3
 8003930:	f004 f90f 	bl	8007b52 <USB_HC_Halt>
 8003934:	e0b3      	b.n	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	78fa      	ldrb	r2, [r7, #3]
 800393c:	4611      	mov	r1, r2
 800393e:	4618      	mov	r0, r3
 8003940:	f003 fb5d 	bl	8006ffe <USB_ReadChInterrupts>
 8003944:	4603      	mov	r3, r0
 8003946:	f003 0310 	and.w	r3, r3, #16
 800394a:	2b10      	cmp	r3, #16
 800394c:	f040 80a7 	bne.w	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003950:	78fa      	ldrb	r2, [r7, #3]
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	4613      	mov	r3, r2
 8003956:	011b      	lsls	r3, r3, #4
 8003958:	1a9b      	subs	r3, r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	3326      	adds	r3, #38	@ 0x26
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	2b03      	cmp	r3, #3
 8003964:	d11b      	bne.n	800399e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003966:	78fa      	ldrb	r2, [r7, #3]
 8003968:	6879      	ldr	r1, [r7, #4]
 800396a:	4613      	mov	r3, r2
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	1a9b      	subs	r3, r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	440b      	add	r3, r1
 8003974:	3344      	adds	r3, #68	@ 0x44
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800397a:	78fa      	ldrb	r2, [r7, #3]
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	011b      	lsls	r3, r3, #4
 8003982:	1a9b      	subs	r3, r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	440b      	add	r3, r1
 8003988:	334d      	adds	r3, #77	@ 0x4d
 800398a:	2204      	movs	r2, #4
 800398c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	4611      	mov	r1, r2
 8003996:	4618      	mov	r0, r3
 8003998:	f004 f8db 	bl	8007b52 <USB_HC_Halt>
 800399c:	e03f      	b.n	8003a1e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	3326      	adds	r3, #38	@ 0x26
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039b4:	78fa      	ldrb	r2, [r7, #3]
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	4613      	mov	r3, r2
 80039ba:	011b      	lsls	r3, r3, #4
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	3326      	adds	r3, #38	@ 0x26
 80039c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d129      	bne.n	8003a1e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80039ca:	78fa      	ldrb	r2, [r7, #3]
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4613      	mov	r3, r2
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	440b      	add	r3, r1
 80039d8:	3344      	adds	r3, #68	@ 0x44
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	799b      	ldrb	r3, [r3, #6]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00a      	beq.n	80039fc <HCD_HC_IN_IRQHandler+0xc2a>
 80039e6:	78fa      	ldrb	r2, [r7, #3]
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	1a9b      	subs	r3, r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	331b      	adds	r3, #27
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d110      	bne.n	8003a1e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80039fc:	78fa      	ldrb	r2, [r7, #3]
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	4613      	mov	r3, r2
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	1a9b      	subs	r3, r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	334d      	adds	r3, #77	@ 0x4d
 8003a0c:	2204      	movs	r2, #4
 8003a0e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	78fa      	ldrb	r2, [r7, #3]
 8003a16:	4611      	mov	r1, r2
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f004 f89a 	bl	8007b52 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003a1e:	78fa      	ldrb	r2, [r7, #3]
 8003a20:	6879      	ldr	r1, [r7, #4]
 8003a22:	4613      	mov	r3, r2
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	1a9b      	subs	r3, r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	440b      	add	r3, r1
 8003a2c:	331b      	adds	r3, #27
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d129      	bne.n	8003a88 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a34:	78fa      	ldrb	r2, [r7, #3]
 8003a36:	6879      	ldr	r1, [r7, #4]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	1a9b      	subs	r3, r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	440b      	add	r3, r1
 8003a42:	331b      	adds	r3, #27
 8003a44:	2200      	movs	r2, #0
 8003a46:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a48:	78fb      	ldrb	r3, [r7, #3]
 8003a4a:	015a      	lsls	r2, r3, #5
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4413      	add	r3, r2
 8003a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	78fa      	ldrb	r2, [r7, #3]
 8003a58:	0151      	lsls	r1, r2, #5
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	440a      	add	r2, r1
 8003a5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a66:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	78fa      	ldrb	r2, [r7, #3]
 8003a78:	0151      	lsls	r1, r2, #5
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	440a      	add	r2, r1
 8003a7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a82:	f043 0320 	orr.w	r3, r3, #32
 8003a86:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003a88:	78fb      	ldrb	r3, [r7, #3]
 8003a8a:	015a      	lsls	r2, r3, #5
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	4413      	add	r3, r2
 8003a90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a94:	461a      	mov	r2, r3
 8003a96:	2310      	movs	r3, #16
 8003a98:	6093      	str	r3, [r2, #8]
 8003a9a:	e000      	b.n	8003a9e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003a9c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	78fa      	ldrb	r2, [r7, #3]
 8003ac0:	4611      	mov	r1, r2
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f003 fa9b 	bl	8006ffe <USB_ReadChInterrupts>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d11b      	bne.n	8003b0a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003ad2:	78fb      	ldrb	r3, [r7, #3]
 8003ad4:	015a      	lsls	r2, r3, #5
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4413      	add	r3, r2
 8003ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ade:	461a      	mov	r2, r3
 8003ae0:	2304      	movs	r3, #4
 8003ae2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003ae4:	78fa      	ldrb	r2, [r7, #3]
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	011b      	lsls	r3, r3, #4
 8003aec:	1a9b      	subs	r3, r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	440b      	add	r3, r1
 8003af2:	334d      	adds	r3, #77	@ 0x4d
 8003af4:	2207      	movs	r2, #7
 8003af6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	4611      	mov	r1, r2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f004 f826 	bl	8007b52 <USB_HC_Halt>
 8003b06:	f000 bc89 	b.w	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	78fa      	ldrb	r2, [r7, #3]
 8003b10:	4611      	mov	r1, r2
 8003b12:	4618      	mov	r0, r3
 8003b14:	f003 fa73 	bl	8006ffe <USB_ReadChInterrupts>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f003 0320 	and.w	r3, r3, #32
 8003b1e:	2b20      	cmp	r3, #32
 8003b20:	f040 8082 	bne.w	8003c28 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003b24:	78fb      	ldrb	r3, [r7, #3]
 8003b26:	015a      	lsls	r2, r3, #5
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b30:	461a      	mov	r2, r3
 8003b32:	2320      	movs	r3, #32
 8003b34:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003b36:	78fa      	ldrb	r2, [r7, #3]
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	011b      	lsls	r3, r3, #4
 8003b3e:	1a9b      	subs	r3, r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	440b      	add	r3, r1
 8003b44:	3319      	adds	r3, #25
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d124      	bne.n	8003b96 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003b4c:	78fa      	ldrb	r2, [r7, #3]
 8003b4e:	6879      	ldr	r1, [r7, #4]
 8003b50:	4613      	mov	r3, r2
 8003b52:	011b      	lsls	r3, r3, #4
 8003b54:	1a9b      	subs	r3, r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	440b      	add	r3, r1
 8003b5a:	3319      	adds	r3, #25
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b60:	78fa      	ldrb	r2, [r7, #3]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	011b      	lsls	r3, r3, #4
 8003b68:	1a9b      	subs	r3, r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	334c      	adds	r3, #76	@ 0x4c
 8003b70:	2202      	movs	r2, #2
 8003b72:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003b74:	78fa      	ldrb	r2, [r7, #3]
 8003b76:	6879      	ldr	r1, [r7, #4]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	011b      	lsls	r3, r3, #4
 8003b7c:	1a9b      	subs	r3, r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	440b      	add	r3, r1
 8003b82:	334d      	adds	r3, #77	@ 0x4d
 8003b84:	2203      	movs	r2, #3
 8003b86:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	4611      	mov	r1, r2
 8003b90:	4618      	mov	r0, r3
 8003b92:	f003 ffde 	bl	8007b52 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003b96:	78fa      	ldrb	r2, [r7, #3]
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	1a9b      	subs	r3, r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	331a      	adds	r3, #26
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	f040 8437 	bne.w	800441c <HCD_HC_OUT_IRQHandler+0x978>
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	331b      	adds	r3, #27
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f040 842b 	bne.w	800441c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003bc6:	78fa      	ldrb	r2, [r7, #3]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	3326      	adds	r3, #38	@ 0x26
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d009      	beq.n	8003bf0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	331b      	adds	r3, #27
 8003bec:	2201      	movs	r2, #1
 8003bee:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003bf0:	78fa      	ldrb	r2, [r7, #3]
 8003bf2:	6879      	ldr	r1, [r7, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	011b      	lsls	r3, r3, #4
 8003bf8:	1a9b      	subs	r3, r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	334d      	adds	r3, #77	@ 0x4d
 8003c00:	2203      	movs	r2, #3
 8003c02:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	4611      	mov	r1, r2
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f003 ffa0 	bl	8007b52 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c12:	78fa      	ldrb	r2, [r7, #3]
 8003c14:	6879      	ldr	r1, [r7, #4]
 8003c16:	4613      	mov	r3, r2
 8003c18:	011b      	lsls	r3, r3, #4
 8003c1a:	1a9b      	subs	r3, r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	440b      	add	r3, r1
 8003c20:	3344      	adds	r3, #68	@ 0x44
 8003c22:	2200      	movs	r2, #0
 8003c24:	601a      	str	r2, [r3, #0]
 8003c26:	e3f9      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	78fa      	ldrb	r2, [r7, #3]
 8003c2e:	4611      	mov	r1, r2
 8003c30:	4618      	mov	r0, r3
 8003c32:	f003 f9e4 	bl	8006ffe <USB_ReadChInterrupts>
 8003c36:	4603      	mov	r3, r0
 8003c38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c40:	d111      	bne.n	8003c66 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003c42:	78fb      	ldrb	r3, [r7, #3]
 8003c44:	015a      	lsls	r2, r3, #5
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	4413      	add	r3, r2
 8003c4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c4e:	461a      	mov	r2, r3
 8003c50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c54:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	78fa      	ldrb	r2, [r7, #3]
 8003c5c:	4611      	mov	r1, r2
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f003 ff77 	bl	8007b52 <USB_HC_Halt>
 8003c64:	e3da      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	78fa      	ldrb	r2, [r7, #3]
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f003 f9c5 	bl	8006ffe <USB_ReadChInterrupts>
 8003c74:	4603      	mov	r3, r0
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d168      	bne.n	8003d50 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003c7e:	78fa      	ldrb	r2, [r7, #3]
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	1a9b      	subs	r3, r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	440b      	add	r3, r1
 8003c8c:	3344      	adds	r3, #68	@ 0x44
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	78fa      	ldrb	r2, [r7, #3]
 8003c98:	4611      	mov	r1, r2
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f003 f9af 	bl	8006ffe <USB_ReadChInterrupts>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca6:	2b40      	cmp	r3, #64	@ 0x40
 8003ca8:	d112      	bne.n	8003cd0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003caa:	78fa      	ldrb	r2, [r7, #3]
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	011b      	lsls	r3, r3, #4
 8003cb2:	1a9b      	subs	r3, r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	3319      	adds	r3, #25
 8003cba:	2201      	movs	r2, #1
 8003cbc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003cbe:	78fb      	ldrb	r3, [r7, #3]
 8003cc0:	015a      	lsls	r2, r3, #5
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cca:	461a      	mov	r2, r3
 8003ccc:	2340      	movs	r3, #64	@ 0x40
 8003cce:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003cd0:	78fa      	ldrb	r2, [r7, #3]
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	1a9b      	subs	r3, r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	331b      	adds	r3, #27
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d019      	beq.n	8003d1a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003ce6:	78fa      	ldrb	r2, [r7, #3]
 8003ce8:	6879      	ldr	r1, [r7, #4]
 8003cea:	4613      	mov	r3, r2
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	1a9b      	subs	r3, r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	440b      	add	r3, r1
 8003cf4:	331b      	adds	r3, #27
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003cfa:	78fb      	ldrb	r3, [r7, #3]
 8003cfc:	015a      	lsls	r2, r3, #5
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	4413      	add	r3, r2
 8003d02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	78fa      	ldrb	r2, [r7, #3]
 8003d0a:	0151      	lsls	r1, r2, #5
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	440a      	add	r2, r1
 8003d10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d18:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003d1a:	78fb      	ldrb	r3, [r7, #3]
 8003d1c:	015a      	lsls	r2, r3, #5
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4413      	add	r3, r2
 8003d22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d26:	461a      	mov	r2, r3
 8003d28:	2301      	movs	r3, #1
 8003d2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	334d      	adds	r3, #77	@ 0x4d
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	4611      	mov	r1, r2
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f003 ff02 	bl	8007b52 <USB_HC_Halt>
 8003d4e:	e365      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	78fa      	ldrb	r2, [r7, #3]
 8003d56:	4611      	mov	r1, r2
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f003 f950 	bl	8006ffe <USB_ReadChInterrupts>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d64:	2b40      	cmp	r3, #64	@ 0x40
 8003d66:	d139      	bne.n	8003ddc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003d68:	78fa      	ldrb	r2, [r7, #3]
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	011b      	lsls	r3, r3, #4
 8003d70:	1a9b      	subs	r3, r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	440b      	add	r3, r1
 8003d76:	334d      	adds	r3, #77	@ 0x4d
 8003d78:	2205      	movs	r2, #5
 8003d7a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003d7c:	78fa      	ldrb	r2, [r7, #3]
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	4613      	mov	r3, r2
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	1a9b      	subs	r3, r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	331a      	adds	r3, #26
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003d92:	78fa      	ldrb	r2, [r7, #3]
 8003d94:	6879      	ldr	r1, [r7, #4]
 8003d96:	4613      	mov	r3, r2
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	1a9b      	subs	r3, r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	440b      	add	r3, r1
 8003da0:	3319      	adds	r3, #25
 8003da2:	2201      	movs	r2, #1
 8003da4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003da6:	78fa      	ldrb	r2, [r7, #3]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	1a9b      	subs	r3, r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	3344      	adds	r3, #68	@ 0x44
 8003db6:	2200      	movs	r2, #0
 8003db8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f003 fec5 	bl	8007b52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	015a      	lsls	r2, r3, #5
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4413      	add	r3, r2
 8003dd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2340      	movs	r3, #64	@ 0x40
 8003dd8:	6093      	str	r3, [r2, #8]
 8003dda:	e31f      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	78fa      	ldrb	r2, [r7, #3]
 8003de2:	4611      	mov	r1, r2
 8003de4:	4618      	mov	r0, r3
 8003de6:	f003 f90a 	bl	8006ffe <USB_ReadChInterrupts>
 8003dea:	4603      	mov	r3, r0
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d11a      	bne.n	8003e2a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003df4:	78fb      	ldrb	r3, [r7, #3]
 8003df6:	015a      	lsls	r2, r3, #5
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e00:	461a      	mov	r2, r3
 8003e02:	2308      	movs	r3, #8
 8003e04:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003e06:	78fa      	ldrb	r2, [r7, #3]
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	1a9b      	subs	r3, r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	440b      	add	r3, r1
 8003e14:	334d      	adds	r3, #77	@ 0x4d
 8003e16:	2206      	movs	r2, #6
 8003e18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	4611      	mov	r1, r2
 8003e22:	4618      	mov	r0, r3
 8003e24:	f003 fe95 	bl	8007b52 <USB_HC_Halt>
 8003e28:	e2f8      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	4611      	mov	r1, r2
 8003e32:	4618      	mov	r0, r3
 8003e34:	f003 f8e3 	bl	8006ffe <USB_ReadChInterrupts>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	f003 0310 	and.w	r3, r3, #16
 8003e3e:	2b10      	cmp	r3, #16
 8003e40:	d144      	bne.n	8003ecc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003e42:	78fa      	ldrb	r2, [r7, #3]
 8003e44:	6879      	ldr	r1, [r7, #4]
 8003e46:	4613      	mov	r3, r2
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	1a9b      	subs	r3, r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	440b      	add	r3, r1
 8003e50:	3344      	adds	r3, #68	@ 0x44
 8003e52:	2200      	movs	r2, #0
 8003e54:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003e56:	78fa      	ldrb	r2, [r7, #3]
 8003e58:	6879      	ldr	r1, [r7, #4]
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	011b      	lsls	r3, r3, #4
 8003e5e:	1a9b      	subs	r3, r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	440b      	add	r3, r1
 8003e64:	334d      	adds	r3, #77	@ 0x4d
 8003e66:	2204      	movs	r2, #4
 8003e68:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003e6a:	78fa      	ldrb	r2, [r7, #3]
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	1a9b      	subs	r3, r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	440b      	add	r3, r1
 8003e78:	3319      	adds	r3, #25
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d114      	bne.n	8003eaa <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003e80:	78fa      	ldrb	r2, [r7, #3]
 8003e82:	6879      	ldr	r1, [r7, #4]
 8003e84:	4613      	mov	r3, r2
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	1a9b      	subs	r3, r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	3318      	adds	r3, #24
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d109      	bne.n	8003eaa <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003e96:	78fa      	ldrb	r2, [r7, #3]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	3319      	adds	r3, #25
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	78fa      	ldrb	r2, [r7, #3]
 8003eb0:	4611      	mov	r1, r2
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f003 fe4d 	bl	8007b52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	015a      	lsls	r2, r3, #5
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	2310      	movs	r3, #16
 8003ec8:	6093      	str	r3, [r2, #8]
 8003eca:	e2a7      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f003 f892 	bl	8006ffe <USB_ReadChInterrupts>
 8003eda:	4603      	mov	r3, r0
 8003edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee0:	2b80      	cmp	r3, #128	@ 0x80
 8003ee2:	f040 8083 	bne.w	8003fec <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	799b      	ldrb	r3, [r3, #6]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d111      	bne.n	8003f12 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	1a9b      	subs	r3, r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	334d      	adds	r3, #77	@ 0x4d
 8003efe:	2207      	movs	r2, #7
 8003f00:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	78fa      	ldrb	r2, [r7, #3]
 8003f08:	4611      	mov	r1, r2
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f003 fe21 	bl	8007b52 <USB_HC_Halt>
 8003f10:	e062      	b.n	8003fd8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	3344      	adds	r3, #68	@ 0x44
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	1c59      	adds	r1, r3, #1
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	011b      	lsls	r3, r3, #4
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4403      	add	r3, r0
 8003f32:	3344      	adds	r3, #68	@ 0x44
 8003f34:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f36:	78fa      	ldrb	r2, [r7, #3]
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	011b      	lsls	r3, r3, #4
 8003f3e:	1a9b      	subs	r3, r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	3344      	adds	r3, #68	@ 0x44
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d922      	bls.n	8003f92 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	3344      	adds	r3, #68	@ 0x44
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f60:	78fa      	ldrb	r2, [r7, #3]
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	334c      	adds	r3, #76	@ 0x4c
 8003f70:	2204      	movs	r2, #4
 8003f72:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003f74:	78fa      	ldrb	r2, [r7, #3]
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	334c      	adds	r3, #76	@ 0x4c
 8003f84:	781a      	ldrb	r2, [r3, #0]
 8003f86:	78fb      	ldrb	r3, [r7, #3]
 8003f88:	4619      	mov	r1, r3
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f006 f940 	bl	800a210 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003f90:	e022      	b.n	8003fd8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f92:	78fa      	ldrb	r2, [r7, #3]
 8003f94:	6879      	ldr	r1, [r7, #4]
 8003f96:	4613      	mov	r3, r2
 8003f98:	011b      	lsls	r3, r3, #4
 8003f9a:	1a9b      	subs	r3, r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	440b      	add	r3, r1
 8003fa0:	334c      	adds	r3, #76	@ 0x4c
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fa6:	78fb      	ldrb	r3, [r7, #3]
 8003fa8:	015a      	lsls	r2, r3, #5
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	4413      	add	r3, r2
 8003fae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003fbc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003fc4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003fc6:	78fb      	ldrb	r3, [r7, #3]
 8003fc8:	015a      	lsls	r2, r3, #5
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	4413      	add	r3, r2
 8003fce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003fd8:	78fb      	ldrb	r3, [r7, #3]
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	2380      	movs	r3, #128	@ 0x80
 8003fe8:	6093      	str	r3, [r2, #8]
 8003fea:	e217      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	78fa      	ldrb	r2, [r7, #3]
 8003ff2:	4611      	mov	r1, r2
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f003 f802 	bl	8006ffe <USB_ReadChInterrupts>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004004:	d11b      	bne.n	800403e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004006:	78fa      	ldrb	r2, [r7, #3]
 8004008:	6879      	ldr	r1, [r7, #4]
 800400a:	4613      	mov	r3, r2
 800400c:	011b      	lsls	r3, r3, #4
 800400e:	1a9b      	subs	r3, r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	440b      	add	r3, r1
 8004014:	334d      	adds	r3, #77	@ 0x4d
 8004016:	2209      	movs	r2, #9
 8004018:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	78fa      	ldrb	r2, [r7, #3]
 8004020:	4611      	mov	r1, r2
 8004022:	4618      	mov	r0, r3
 8004024:	f003 fd95 	bl	8007b52 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004028:	78fb      	ldrb	r3, [r7, #3]
 800402a:	015a      	lsls	r2, r3, #5
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	4413      	add	r3, r2
 8004030:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004034:	461a      	mov	r2, r3
 8004036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800403a:	6093      	str	r3, [r2, #8]
 800403c:	e1ee      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f002 ffd9 	bl	8006ffe <USB_ReadChInterrupts>
 800404c:	4603      	mov	r3, r0
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b02      	cmp	r3, #2
 8004054:	f040 81df 	bne.w	8004416 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004058:	78fb      	ldrb	r3, [r7, #3]
 800405a:	015a      	lsls	r2, r3, #5
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	4413      	add	r3, r2
 8004060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004064:	461a      	mov	r2, r3
 8004066:	2302      	movs	r3, #2
 8004068:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800406a:	78fa      	ldrb	r2, [r7, #3]
 800406c:	6879      	ldr	r1, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	011b      	lsls	r3, r3, #4
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	334d      	adds	r3, #77	@ 0x4d
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b01      	cmp	r3, #1
 800407e:	f040 8093 	bne.w	80041a8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	334d      	adds	r3, #77	@ 0x4d
 8004092:	2202      	movs	r2, #2
 8004094:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004096:	78fa      	ldrb	r2, [r7, #3]
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	4613      	mov	r3, r2
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	334c      	adds	r3, #76	@ 0x4c
 80040a6:	2201      	movs	r2, #1
 80040a8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80040aa:	78fa      	ldrb	r2, [r7, #3]
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	4613      	mov	r3, r2
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	3326      	adds	r3, #38	@ 0x26
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d00b      	beq.n	80040d8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80040c0:	78fa      	ldrb	r2, [r7, #3]
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	4613      	mov	r3, r2
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	1a9b      	subs	r3, r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	440b      	add	r3, r1
 80040ce:	3326      	adds	r3, #38	@ 0x26
 80040d0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80040d2:	2b03      	cmp	r3, #3
 80040d4:	f040 8190 	bne.w	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	799b      	ldrb	r3, [r3, #6]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d115      	bne.n	800410c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80040e0:	78fa      	ldrb	r2, [r7, #3]
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	440b      	add	r3, r1
 80040ee:	333d      	adds	r3, #61	@ 0x3d
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	78fa      	ldrb	r2, [r7, #3]
 80040f4:	f083 0301 	eor.w	r3, r3, #1
 80040f8:	b2d8      	uxtb	r0, r3
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	1a9b      	subs	r3, r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	333d      	adds	r3, #61	@ 0x3d
 8004108:	4602      	mov	r2, r0
 800410a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	799b      	ldrb	r3, [r3, #6]
 8004110:	2b01      	cmp	r3, #1
 8004112:	f040 8171 	bne.w	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
 8004116:	78fa      	ldrb	r2, [r7, #3]
 8004118:	6879      	ldr	r1, [r7, #4]
 800411a:	4613      	mov	r3, r2
 800411c:	011b      	lsls	r3, r3, #4
 800411e:	1a9b      	subs	r3, r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	440b      	add	r3, r1
 8004124:	3334      	adds	r3, #52	@ 0x34
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8165 	beq.w	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800412e:	78fa      	ldrb	r2, [r7, #3]
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4613      	mov	r3, r2
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	3334      	adds	r3, #52	@ 0x34
 800413e:	6819      	ldr	r1, [r3, #0]
 8004140:	78fa      	ldrb	r2, [r7, #3]
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	4613      	mov	r3, r2
 8004146:	011b      	lsls	r3, r3, #4
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4403      	add	r3, r0
 800414e:	3328      	adds	r3, #40	@ 0x28
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	440b      	add	r3, r1
 8004154:	1e59      	subs	r1, r3, #1
 8004156:	78fa      	ldrb	r2, [r7, #3]
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	4613      	mov	r3, r2
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4403      	add	r3, r0
 8004164:	3328      	adds	r3, #40	@ 0x28
 8004166:	881b      	ldrh	r3, [r3, #0]
 8004168:	fbb1 f3f3 	udiv	r3, r1, r3
 800416c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 813f 	beq.w	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800417a:	78fa      	ldrb	r2, [r7, #3]
 800417c:	6879      	ldr	r1, [r7, #4]
 800417e:	4613      	mov	r3, r2
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	1a9b      	subs	r3, r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	440b      	add	r3, r1
 8004188:	333d      	adds	r3, #61	@ 0x3d
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	78fa      	ldrb	r2, [r7, #3]
 800418e:	f083 0301 	eor.w	r3, r3, #1
 8004192:	b2d8      	uxtb	r0, r3
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	333d      	adds	r3, #61	@ 0x3d
 80041a2:	4602      	mov	r2, r0
 80041a4:	701a      	strb	r2, [r3, #0]
 80041a6:	e127      	b.n	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80041a8:	78fa      	ldrb	r2, [r7, #3]
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4613      	mov	r3, r2
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	1a9b      	subs	r3, r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	334d      	adds	r3, #77	@ 0x4d
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	2b03      	cmp	r3, #3
 80041bc:	d120      	bne.n	8004200 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	334d      	adds	r3, #77	@ 0x4d
 80041ce:	2202      	movs	r2, #2
 80041d0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80041d2:	78fa      	ldrb	r2, [r7, #3]
 80041d4:	6879      	ldr	r1, [r7, #4]
 80041d6:	4613      	mov	r3, r2
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	1a9b      	subs	r3, r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	440b      	add	r3, r1
 80041e0:	331b      	adds	r3, #27
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	f040 8107 	bne.w	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041ea:	78fa      	ldrb	r2, [r7, #3]
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	4613      	mov	r3, r2
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	1a9b      	subs	r3, r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	440b      	add	r3, r1
 80041f8:	334c      	adds	r3, #76	@ 0x4c
 80041fa:	2202      	movs	r2, #2
 80041fc:	701a      	strb	r2, [r3, #0]
 80041fe:	e0fb      	b.n	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004200:	78fa      	ldrb	r2, [r7, #3]
 8004202:	6879      	ldr	r1, [r7, #4]
 8004204:	4613      	mov	r3, r2
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	1a9b      	subs	r3, r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	440b      	add	r3, r1
 800420e:	334d      	adds	r3, #77	@ 0x4d
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b04      	cmp	r3, #4
 8004214:	d13a      	bne.n	800428c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004216:	78fa      	ldrb	r2, [r7, #3]
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	4613      	mov	r3, r2
 800421c:	011b      	lsls	r3, r3, #4
 800421e:	1a9b      	subs	r3, r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	440b      	add	r3, r1
 8004224:	334d      	adds	r3, #77	@ 0x4d
 8004226:	2202      	movs	r2, #2
 8004228:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800422a:	78fa      	ldrb	r2, [r7, #3]
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	4613      	mov	r3, r2
 8004230:	011b      	lsls	r3, r3, #4
 8004232:	1a9b      	subs	r3, r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	440b      	add	r3, r1
 8004238:	334c      	adds	r3, #76	@ 0x4c
 800423a:	2202      	movs	r2, #2
 800423c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4613      	mov	r3, r2
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	440b      	add	r3, r1
 800424c:	331b      	adds	r3, #27
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	2b01      	cmp	r3, #1
 8004252:	f040 80d1 	bne.w	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004256:	78fa      	ldrb	r2, [r7, #3]
 8004258:	6879      	ldr	r1, [r7, #4]
 800425a:	4613      	mov	r3, r2
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	1a9b      	subs	r3, r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	440b      	add	r3, r1
 8004264:	331b      	adds	r3, #27
 8004266:	2200      	movs	r2, #0
 8004268:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800426a:	78fb      	ldrb	r3, [r7, #3]
 800426c:	015a      	lsls	r2, r3, #5
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4413      	add	r3, r2
 8004272:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	78fa      	ldrb	r2, [r7, #3]
 800427a:	0151      	lsls	r1, r2, #5
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	440a      	add	r2, r1
 8004280:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004288:	6053      	str	r3, [r2, #4]
 800428a:	e0b5      	b.n	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800428c:	78fa      	ldrb	r2, [r7, #3]
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	4613      	mov	r3, r2
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	1a9b      	subs	r3, r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	440b      	add	r3, r1
 800429a:	334d      	adds	r3, #77	@ 0x4d
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	2b05      	cmp	r3, #5
 80042a0:	d114      	bne.n	80042cc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042a2:	78fa      	ldrb	r2, [r7, #3]
 80042a4:	6879      	ldr	r1, [r7, #4]
 80042a6:	4613      	mov	r3, r2
 80042a8:	011b      	lsls	r3, r3, #4
 80042aa:	1a9b      	subs	r3, r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	440b      	add	r3, r1
 80042b0:	334d      	adds	r3, #77	@ 0x4d
 80042b2:	2202      	movs	r2, #2
 80042b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80042b6:	78fa      	ldrb	r2, [r7, #3]
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	011b      	lsls	r3, r3, #4
 80042be:	1a9b      	subs	r3, r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	440b      	add	r3, r1
 80042c4:	334c      	adds	r3, #76	@ 0x4c
 80042c6:	2202      	movs	r2, #2
 80042c8:	701a      	strb	r2, [r3, #0]
 80042ca:	e095      	b.n	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80042cc:	78fa      	ldrb	r2, [r7, #3]
 80042ce:	6879      	ldr	r1, [r7, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	1a9b      	subs	r3, r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	334d      	adds	r3, #77	@ 0x4d
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b06      	cmp	r3, #6
 80042e0:	d114      	bne.n	800430c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042e2:	78fa      	ldrb	r2, [r7, #3]
 80042e4:	6879      	ldr	r1, [r7, #4]
 80042e6:	4613      	mov	r3, r2
 80042e8:	011b      	lsls	r3, r3, #4
 80042ea:	1a9b      	subs	r3, r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	440b      	add	r3, r1
 80042f0:	334d      	adds	r3, #77	@ 0x4d
 80042f2:	2202      	movs	r2, #2
 80042f4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80042f6:	78fa      	ldrb	r2, [r7, #3]
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	4613      	mov	r3, r2
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	1a9b      	subs	r3, r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	334c      	adds	r3, #76	@ 0x4c
 8004306:	2205      	movs	r2, #5
 8004308:	701a      	strb	r2, [r3, #0]
 800430a:	e075      	b.n	80043f8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800430c:	78fa      	ldrb	r2, [r7, #3]
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	4613      	mov	r3, r2
 8004312:	011b      	lsls	r3, r3, #4
 8004314:	1a9b      	subs	r3, r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	440b      	add	r3, r1
 800431a:	334d      	adds	r3, #77	@ 0x4d
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	2b07      	cmp	r3, #7
 8004320:	d00a      	beq.n	8004338 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	334d      	adds	r3, #77	@ 0x4d
 8004332:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004334:	2b09      	cmp	r3, #9
 8004336:	d170      	bne.n	800441a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004338:	78fa      	ldrb	r2, [r7, #3]
 800433a:	6879      	ldr	r1, [r7, #4]
 800433c:	4613      	mov	r3, r2
 800433e:	011b      	lsls	r3, r3, #4
 8004340:	1a9b      	subs	r3, r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	440b      	add	r3, r1
 8004346:	334d      	adds	r3, #77	@ 0x4d
 8004348:	2202      	movs	r2, #2
 800434a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800434c:	78fa      	ldrb	r2, [r7, #3]
 800434e:	6879      	ldr	r1, [r7, #4]
 8004350:	4613      	mov	r3, r2
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	3344      	adds	r3, #68	@ 0x44
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	1c59      	adds	r1, r3, #1
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4403      	add	r3, r0
 800436c:	3344      	adds	r3, #68	@ 0x44
 800436e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004370:	78fa      	ldrb	r2, [r7, #3]
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	4613      	mov	r3, r2
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	1a9b      	subs	r3, r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	3344      	adds	r3, #68	@ 0x44
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2b02      	cmp	r3, #2
 8004384:	d914      	bls.n	80043b0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004386:	78fa      	ldrb	r2, [r7, #3]
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	4613      	mov	r3, r2
 800438c:	011b      	lsls	r3, r3, #4
 800438e:	1a9b      	subs	r3, r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	440b      	add	r3, r1
 8004394:	3344      	adds	r3, #68	@ 0x44
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800439a:	78fa      	ldrb	r2, [r7, #3]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	334c      	adds	r3, #76	@ 0x4c
 80043aa:	2204      	movs	r2, #4
 80043ac:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043ae:	e022      	b.n	80043f6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043b0:	78fa      	ldrb	r2, [r7, #3]
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	334c      	adds	r3, #76	@ 0x4c
 80043c0:	2202      	movs	r2, #2
 80043c2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80043c4:	78fb      	ldrb	r3, [r7, #3]
 80043c6:	015a      	lsls	r2, r3, #5
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4413      	add	r3, r2
 80043cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80043da:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80043e2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	015a      	lsls	r2, r3, #5
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	4413      	add	r3, r2
 80043ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043f0:	461a      	mov	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043f6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80043f8:	78fa      	ldrb	r2, [r7, #3]
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	4613      	mov	r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	334c      	adds	r3, #76	@ 0x4c
 8004408:	781a      	ldrb	r2, [r3, #0]
 800440a:	78fb      	ldrb	r3, [r7, #3]
 800440c:	4619      	mov	r1, r3
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f005 fefe 	bl	800a210 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004414:	e002      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004416:	bf00      	nop
 8004418:	e000      	b.n	800441c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800441a:	bf00      	nop
  }
}
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b08a      	sub	sp, #40	@ 0x28
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004432:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6a1b      	ldr	r3, [r3, #32]
 800443a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	f003 030f 	and.w	r3, r3, #15
 8004442:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	0c5b      	lsrs	r3, r3, #17
 8004448:	f003 030f 	and.w	r3, r3, #15
 800444c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	091b      	lsrs	r3, r3, #4
 8004452:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004456:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	2b02      	cmp	r3, #2
 800445c:	d004      	beq.n	8004468 <HCD_RXQLVL_IRQHandler+0x46>
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	2b05      	cmp	r3, #5
 8004462:	f000 80b6 	beq.w	80045d2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004466:	e0b7      	b.n	80045d8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	2b00      	cmp	r3, #0
 800446c:	f000 80b3 	beq.w	80045d6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004470:	6879      	ldr	r1, [r7, #4]
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4613      	mov	r3, r2
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	332c      	adds	r3, #44	@ 0x2c
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 80a7 	beq.w	80045d6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004488:	6879      	ldr	r1, [r7, #4]
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4613      	mov	r3, r2
 800448e:	011b      	lsls	r3, r3, #4
 8004490:	1a9b      	subs	r3, r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	3338      	adds	r3, #56	@ 0x38
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	18d1      	adds	r1, r2, r3
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	4613      	mov	r3, r2
 80044a4:	011b      	lsls	r3, r3, #4
 80044a6:	1a9b      	subs	r3, r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	4403      	add	r3, r0
 80044ac:	3334      	adds	r3, #52	@ 0x34
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4299      	cmp	r1, r3
 80044b2:	f200 8083 	bhi.w	80045bc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6818      	ldr	r0, [r3, #0]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	4613      	mov	r3, r2
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	440b      	add	r3, r1
 80044c8:	332c      	adds	r3, #44	@ 0x2c
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	b292      	uxth	r2, r2
 80044d0:	4619      	mov	r1, r3
 80044d2:	f002 fd29 	bl	8006f28 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	4613      	mov	r3, r2
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	332c      	adds	r3, #44	@ 0x2c
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	18d1      	adds	r1, r2, r3
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	4613      	mov	r3, r2
 80044f2:	011b      	lsls	r3, r3, #4
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4403      	add	r3, r0
 80044fa:	332c      	adds	r3, #44	@ 0x2c
 80044fc:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80044fe:	6879      	ldr	r1, [r7, #4]
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	4613      	mov	r3, r2
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	1a9b      	subs	r3, r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	3338      	adds	r3, #56	@ 0x38
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	18d1      	adds	r1, r2, r3
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4613      	mov	r3, r2
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	1a9b      	subs	r3, r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4403      	add	r3, r0
 8004522:	3338      	adds	r3, #56	@ 0x38
 8004524:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	015a      	lsls	r2, r3, #5
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	4413      	add	r3, r2
 800452e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	0cdb      	lsrs	r3, r3, #19
 8004536:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800453a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	4613      	mov	r3, r2
 8004542:	011b      	lsls	r3, r3, #4
 8004544:	1a9b      	subs	r3, r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	440b      	add	r3, r1
 800454a:	3328      	adds	r3, #40	@ 0x28
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	4293      	cmp	r3, r2
 8004554:	d13f      	bne.n	80045d6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d03c      	beq.n	80045d6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	6a3b      	ldr	r3, [r7, #32]
 8004562:	4413      	add	r3, r2
 8004564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004572:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800457a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	015a      	lsls	r2, r3, #5
 8004580:	6a3b      	ldr	r3, [r7, #32]
 8004582:	4413      	add	r3, r2
 8004584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004588:	461a      	mov	r2, r3
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	4613      	mov	r3, r2
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	1a9b      	subs	r3, r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	440b      	add	r3, r1
 800459c:	333c      	adds	r3, #60	@ 0x3c
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	f083 0301 	eor.w	r3, r3, #1
 80045a4:	b2d8      	uxtb	r0, r3
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	4613      	mov	r3, r2
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	1a9b      	subs	r3, r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	440b      	add	r3, r1
 80045b4:	333c      	adds	r3, #60	@ 0x3c
 80045b6:	4602      	mov	r2, r0
 80045b8:	701a      	strb	r2, [r3, #0]
      break;
 80045ba:	e00c      	b.n	80045d6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	4613      	mov	r3, r2
 80045c2:	011b      	lsls	r3, r3, #4
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	334c      	adds	r3, #76	@ 0x4c
 80045cc:	2204      	movs	r2, #4
 80045ce:	701a      	strb	r2, [r3, #0]
      break;
 80045d0:	e001      	b.n	80045d6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80045d2:	bf00      	nop
 80045d4:	e000      	b.n	80045d8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80045d6:	bf00      	nop
  }
}
 80045d8:	bf00      	nop
 80045da:	3728      	adds	r7, #40	@ 0x28
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800460c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b02      	cmp	r3, #2
 8004616:	d10b      	bne.n	8004630 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b01      	cmp	r3, #1
 8004620:	d102      	bne.n	8004628 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f005 fdd8 	bl	800a1d8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f043 0302 	orr.w	r3, r3, #2
 800462e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b08      	cmp	r3, #8
 8004638:	d132      	bne.n	80046a0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f043 0308 	orr.w	r3, r3, #8
 8004640:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b04      	cmp	r3, #4
 800464a:	d126      	bne.n	800469a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	7a5b      	ldrb	r3, [r3, #9]
 8004650:	2b02      	cmp	r3, #2
 8004652:	d113      	bne.n	800467c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800465a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800465e:	d106      	bne.n	800466e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2102      	movs	r1, #2
 8004666:	4618      	mov	r0, r3
 8004668:	f002 fdf4 	bl	8007254 <USB_InitFSLSPClkSel>
 800466c:	e011      	b.n	8004692 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2101      	movs	r1, #1
 8004674:	4618      	mov	r0, r3
 8004676:	f002 fded 	bl	8007254 <USB_InitFSLSPClkSel>
 800467a:	e00a      	b.n	8004692 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	79db      	ldrb	r3, [r3, #7]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d106      	bne.n	8004692 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800468a:	461a      	mov	r2, r3
 800468c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004690:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f005 fdca 	bl	800a22c <HAL_HCD_PortEnabled_Callback>
 8004698:	e002      	b.n	80046a0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f005 fdd4 	bl	800a248 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b20      	cmp	r3, #32
 80046a8:	d103      	bne.n	80046b2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	f043 0320 	orr.w	r3, r3, #32
 80046b0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80046b8:	461a      	mov	r2, r3
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	6013      	str	r3, [r2, #0]
}
 80046be:	bf00      	nop
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
	...

080046c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e12b      	b.n	8004932 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d106      	bne.n	80046f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f7fc fbea 	bl	8000ec8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2224      	movs	r2, #36	@ 0x24
 80046f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0201 	bic.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800471a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800472a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800472c:	f001 fa20 	bl	8005b70 <HAL_RCC_GetPCLK1Freq>
 8004730:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	4a81      	ldr	r2, [pc, #516]	@ (800493c <HAL_I2C_Init+0x274>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d807      	bhi.n	800474c <HAL_I2C_Init+0x84>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4a80      	ldr	r2, [pc, #512]	@ (8004940 <HAL_I2C_Init+0x278>)
 8004740:	4293      	cmp	r3, r2
 8004742:	bf94      	ite	ls
 8004744:	2301      	movls	r3, #1
 8004746:	2300      	movhi	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	e006      	b.n	800475a <HAL_I2C_Init+0x92>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4a7d      	ldr	r2, [pc, #500]	@ (8004944 <HAL_I2C_Init+0x27c>)
 8004750:	4293      	cmp	r3, r2
 8004752:	bf94      	ite	ls
 8004754:	2301      	movls	r3, #1
 8004756:	2300      	movhi	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e0e7      	b.n	8004932 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	4a78      	ldr	r2, [pc, #480]	@ (8004948 <HAL_I2C_Init+0x280>)
 8004766:	fba2 2303 	umull	r2, r3, r2, r3
 800476a:	0c9b      	lsrs	r3, r3, #18
 800476c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	430a      	orrs	r2, r1
 8004780:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	4a6a      	ldr	r2, [pc, #424]	@ (800493c <HAL_I2C_Init+0x274>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d802      	bhi.n	800479c <HAL_I2C_Init+0xd4>
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	3301      	adds	r3, #1
 800479a:	e009      	b.n	80047b0 <HAL_I2C_Init+0xe8>
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80047a2:	fb02 f303 	mul.w	r3, r2, r3
 80047a6:	4a69      	ldr	r2, [pc, #420]	@ (800494c <HAL_I2C_Init+0x284>)
 80047a8:	fba2 2303 	umull	r2, r3, r2, r3
 80047ac:	099b      	lsrs	r3, r3, #6
 80047ae:	3301      	adds	r3, #1
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	6812      	ldr	r2, [r2, #0]
 80047b4:	430b      	orrs	r3, r1
 80047b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	69db      	ldr	r3, [r3, #28]
 80047be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80047c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	495c      	ldr	r1, [pc, #368]	@ (800493c <HAL_I2C_Init+0x274>)
 80047cc:	428b      	cmp	r3, r1
 80047ce:	d819      	bhi.n	8004804 <HAL_I2C_Init+0x13c>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	1e59      	subs	r1, r3, #1
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	fbb1 f3f3 	udiv	r3, r1, r3
 80047de:	1c59      	adds	r1, r3, #1
 80047e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80047e4:	400b      	ands	r3, r1
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00a      	beq.n	8004800 <HAL_I2C_Init+0x138>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1e59      	subs	r1, r3, #1
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	005b      	lsls	r3, r3, #1
 80047f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80047f8:	3301      	adds	r3, #1
 80047fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047fe:	e051      	b.n	80048a4 <HAL_I2C_Init+0x1dc>
 8004800:	2304      	movs	r3, #4
 8004802:	e04f      	b.n	80048a4 <HAL_I2C_Init+0x1dc>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d111      	bne.n	8004830 <HAL_I2C_Init+0x168>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	1e58      	subs	r0, r3, #1
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6859      	ldr	r1, [r3, #4]
 8004814:	460b      	mov	r3, r1
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	440b      	add	r3, r1
 800481a:	fbb0 f3f3 	udiv	r3, r0, r3
 800481e:	3301      	adds	r3, #1
 8004820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004824:	2b00      	cmp	r3, #0
 8004826:	bf0c      	ite	eq
 8004828:	2301      	moveq	r3, #1
 800482a:	2300      	movne	r3, #0
 800482c:	b2db      	uxtb	r3, r3
 800482e:	e012      	b.n	8004856 <HAL_I2C_Init+0x18e>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	1e58      	subs	r0, r3, #1
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6859      	ldr	r1, [r3, #4]
 8004838:	460b      	mov	r3, r1
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	440b      	add	r3, r1
 800483e:	0099      	lsls	r1, r3, #2
 8004840:	440b      	add	r3, r1
 8004842:	fbb0 f3f3 	udiv	r3, r0, r3
 8004846:	3301      	adds	r3, #1
 8004848:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800484c:	2b00      	cmp	r3, #0
 800484e:	bf0c      	ite	eq
 8004850:	2301      	moveq	r3, #1
 8004852:	2300      	movne	r3, #0
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <HAL_I2C_Init+0x196>
 800485a:	2301      	movs	r3, #1
 800485c:	e022      	b.n	80048a4 <HAL_I2C_Init+0x1dc>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10e      	bne.n	8004884 <HAL_I2C_Init+0x1bc>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	1e58      	subs	r0, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6859      	ldr	r1, [r3, #4]
 800486e:	460b      	mov	r3, r1
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	440b      	add	r3, r1
 8004874:	fbb0 f3f3 	udiv	r3, r0, r3
 8004878:	3301      	adds	r3, #1
 800487a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800487e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004882:	e00f      	b.n	80048a4 <HAL_I2C_Init+0x1dc>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	1e58      	subs	r0, r3, #1
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6859      	ldr	r1, [r3, #4]
 800488c:	460b      	mov	r3, r1
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	0099      	lsls	r1, r3, #2
 8004894:	440b      	add	r3, r1
 8004896:	fbb0 f3f3 	udiv	r3, r0, r3
 800489a:	3301      	adds	r3, #1
 800489c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	6809      	ldr	r1, [r1, #0]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	69da      	ldr	r2, [r3, #28]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80048d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6911      	ldr	r1, [r2, #16]
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	68d2      	ldr	r2, [r2, #12]
 80048de:	4311      	orrs	r1, r2
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	6812      	ldr	r2, [r2, #0]
 80048e4:	430b      	orrs	r3, r1
 80048e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695a      	ldr	r2, [r3, #20]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	430a      	orrs	r2, r1
 8004902:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 0201 	orr.w	r2, r2, #1
 8004912:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2220      	movs	r2, #32
 800491e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	000186a0 	.word	0x000186a0
 8004940:	001e847f 	.word	0x001e847f
 8004944:	003d08ff 	.word	0x003d08ff
 8004948:	431bde83 	.word	0x431bde83
 800494c:	10624dd3 	.word	0x10624dd3

08004950 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e128      	b.n	8004bb4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d109      	bne.n	8004982 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a90      	ldr	r2, [pc, #576]	@ (8004bbc <HAL_I2S_Init+0x26c>)
 800497a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7fc faeb 	bl	8000f58 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2202      	movs	r2, #2
 8004986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	69db      	ldr	r3, [r3, #28]
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004998:	f023 030f 	bic.w	r3, r3, #15
 800499c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2202      	movs	r2, #2
 80049a4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d060      	beq.n	8004a70 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d102      	bne.n	80049bc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80049b6:	2310      	movs	r3, #16
 80049b8:	617b      	str	r3, [r7, #20]
 80049ba:	e001      	b.n	80049c0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80049bc:	2320      	movs	r3, #32
 80049be:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	2b20      	cmp	r3, #32
 80049c6:	d802      	bhi.n	80049ce <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80049ce:	2001      	movs	r0, #1
 80049d0:	f001 f9c4 	bl	8005d5c <HAL_RCCEx_GetPeriphCLKFreq>
 80049d4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049de:	d125      	bne.n	8004a2c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d010      	beq.n	8004a0a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80049f2:	4613      	mov	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	461a      	mov	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a04:	3305      	adds	r3, #5
 8004a06:	613b      	str	r3, [r7, #16]
 8004a08:	e01f      	b.n	8004a4a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a14:	4613      	mov	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a26:	3305      	adds	r3, #5
 8004a28:	613b      	str	r3, [r7, #16]
 8004a2a:	e00e      	b.n	8004a4a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a34:	4613      	mov	r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	4413      	add	r3, r2
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a46:	3305      	adds	r3, #5
 8004a48:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	4a5c      	ldr	r2, [pc, #368]	@ (8004bc0 <HAL_I2S_Init+0x270>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	08db      	lsrs	r3, r3, #3
 8004a54:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	085b      	lsrs	r3, r3, #1
 8004a66:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	021b      	lsls	r3, r3, #8
 8004a6c:	61bb      	str	r3, [r7, #24]
 8004a6e:	e003      	b.n	8004a78 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004a70:	2302      	movs	r3, #2
 8004a72:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d902      	bls.n	8004a84 <HAL_I2S_Init+0x134>
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	2bff      	cmp	r3, #255	@ 0xff
 8004a82:	d907      	bls.n	8004a94 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a88:	f043 0210 	orr.w	r2, r3, #16
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e08f      	b.n	8004bb4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	691a      	ldr	r2, [r3, #16]
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	ea42 0103 	orr.w	r1, r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	69fa      	ldr	r2, [r7, #28]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004ab2:	f023 030f 	bic.w	r3, r3, #15
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	6851      	ldr	r1, [r2, #4]
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6892      	ldr	r2, [r2, #8]
 8004abe:	4311      	orrs	r1, r2
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	68d2      	ldr	r2, [r2, #12]
 8004ac4:	4311      	orrs	r1, r2
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6992      	ldr	r2, [r2, #24]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	431a      	orrs	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ad6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a1b      	ldr	r3, [r3, #32]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d161      	bne.n	8004ba4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a38      	ldr	r2, [pc, #224]	@ (8004bc4 <HAL_I2S_Init+0x274>)
 8004ae4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a37      	ldr	r2, [pc, #220]	@ (8004bc8 <HAL_I2S_Init+0x278>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d101      	bne.n	8004af4 <HAL_I2S_Init+0x1a4>
 8004af0:	4b36      	ldr	r3, [pc, #216]	@ (8004bcc <HAL_I2S_Init+0x27c>)
 8004af2:	e001      	b.n	8004af8 <HAL_I2S_Init+0x1a8>
 8004af4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	6812      	ldr	r2, [r2, #0]
 8004afe:	4932      	ldr	r1, [pc, #200]	@ (8004bc8 <HAL_I2S_Init+0x278>)
 8004b00:	428a      	cmp	r2, r1
 8004b02:	d101      	bne.n	8004b08 <HAL_I2S_Init+0x1b8>
 8004b04:	4a31      	ldr	r2, [pc, #196]	@ (8004bcc <HAL_I2S_Init+0x27c>)
 8004b06:	e001      	b.n	8004b0c <HAL_I2S_Init+0x1bc>
 8004b08:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004b0c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004b10:	f023 030f 	bic.w	r3, r3, #15
 8004b14:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8004bc8 <HAL_I2S_Init+0x278>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d101      	bne.n	8004b24 <HAL_I2S_Init+0x1d4>
 8004b20:	4b2a      	ldr	r3, [pc, #168]	@ (8004bcc <HAL_I2S_Init+0x27c>)
 8004b22:	e001      	b.n	8004b28 <HAL_I2S_Init+0x1d8>
 8004b24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b28:	2202      	movs	r2, #2
 8004b2a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a25      	ldr	r2, [pc, #148]	@ (8004bc8 <HAL_I2S_Init+0x278>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d101      	bne.n	8004b3a <HAL_I2S_Init+0x1ea>
 8004b36:	4b25      	ldr	r3, [pc, #148]	@ (8004bcc <HAL_I2S_Init+0x27c>)
 8004b38:	e001      	b.n	8004b3e <HAL_I2S_Init+0x1ee>
 8004b3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b4a:	d003      	beq.n	8004b54 <HAL_I2S_Init+0x204>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d103      	bne.n	8004b5c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004b54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b58:	613b      	str	r3, [r7, #16]
 8004b5a:	e001      	b.n	8004b60 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004b74:	4313      	orrs	r3, r2
 8004b76:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	897b      	ldrh	r3, [r7, #10]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004b8c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a0d      	ldr	r2, [pc, #52]	@ (8004bc8 <HAL_I2S_Init+0x278>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d101      	bne.n	8004b9c <HAL_I2S_Init+0x24c>
 8004b98:	4b0c      	ldr	r3, [pc, #48]	@ (8004bcc <HAL_I2S_Init+0x27c>)
 8004b9a:	e001      	b.n	8004ba0 <HAL_I2S_Init+0x250>
 8004b9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ba0:	897a      	ldrh	r2, [r7, #10]
 8004ba2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3720      	adds	r7, #32
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	08004cc7 	.word	0x08004cc7
 8004bc0:	cccccccd 	.word	0xcccccccd
 8004bc4:	08004ddd 	.word	0x08004ddd
 8004bc8:	40003800 	.word	0x40003800
 8004bcc:	40003400 	.word	0x40003400

08004bd0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004bd8:	bf00      	nop
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c18:	881a      	ldrh	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c24:	1c9a      	adds	r2, r3, #2
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b01      	subs	r3, #1
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10e      	bne.n	8004c60 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004c50:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2201      	movs	r2, #1
 8004c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7ff ffb8 	bl	8004bd0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004c60:	bf00      	nop
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68da      	ldr	r2, [r3, #12]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7a:	b292      	uxth	r2, r2
 8004c7c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c82:	1c9a      	adds	r2, r3, #2
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d10e      	bne.n	8004cbe <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004cae:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f7ff ff93 	bl	8004be4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b086      	sub	sp, #24
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	d13a      	bne.n	8004d58 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d109      	bne.n	8004d00 <I2S_IRQHandler+0x3a>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cf6:	2b40      	cmp	r3, #64	@ 0x40
 8004cf8:	d102      	bne.n	8004d00 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7ff ffb4 	bl	8004c68 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d06:	2b40      	cmp	r3, #64	@ 0x40
 8004d08:	d126      	bne.n	8004d58 <I2S_IRQHandler+0x92>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f003 0320 	and.w	r3, r3, #32
 8004d14:	2b20      	cmp	r3, #32
 8004d16:	d11f      	bne.n	8004d58 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004d26:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004d28:	2300      	movs	r3, #0
 8004d2a:	613b      	str	r3, [r7, #16]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	613b      	str	r3, [r7, #16]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	613b      	str	r3, [r7, #16]
 8004d3c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2201      	movs	r2, #1
 8004d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	f043 0202 	orr.w	r2, r3, #2
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7ff ff50 	bl	8004bf8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b03      	cmp	r3, #3
 8004d62:	d136      	bne.n	8004dd2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d109      	bne.n	8004d82 <I2S_IRQHandler+0xbc>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d78:	2b80      	cmp	r3, #128	@ 0x80
 8004d7a:	d102      	bne.n	8004d82 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7ff ff45 	bl	8004c0c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f003 0308 	and.w	r3, r3, #8
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	d122      	bne.n	8004dd2 <I2S_IRQHandler+0x10c>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f003 0320 	and.w	r3, r3, #32
 8004d96:	2b20      	cmp	r3, #32
 8004d98:	d11b      	bne.n	8004dd2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004da8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004daa:	2300      	movs	r3, #0
 8004dac:	60fb      	str	r3, [r7, #12]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	60fb      	str	r3, [r7, #12]
 8004db6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc4:	f043 0204 	orr.w	r2, r3, #4
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7ff ff13 	bl	8004bf8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004dd2:	bf00      	nop
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
	...

08004ddc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b088      	sub	sp, #32
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a92      	ldr	r2, [pc, #584]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d101      	bne.n	8004dfa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004df6:	4b92      	ldr	r3, [pc, #584]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004df8:	e001      	b.n	8004dfe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004dfa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a8b      	ldr	r2, [pc, #556]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d101      	bne.n	8004e18 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004e14:	4b8a      	ldr	r3, [pc, #552]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e16:	e001      	b.n	8004e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004e18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e28:	d004      	beq.n	8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f040 8099 	bne.w	8004f66 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d107      	bne.n	8004e4e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d002      	beq.n	8004e4e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f925 	bl	8005098 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d107      	bne.n	8004e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f9c8 	bl	80051f8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6e:	2b40      	cmp	r3, #64	@ 0x40
 8004e70:	d13a      	bne.n	8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	f003 0320 	and.w	r3, r3, #32
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d035      	beq.n	8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a6e      	ldr	r2, [pc, #440]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d101      	bne.n	8004e8a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004e86:	4b6e      	ldr	r3, [pc, #440]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e88:	e001      	b.n	8004e8e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004e8a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4969      	ldr	r1, [pc, #420]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e96:	428b      	cmp	r3, r1
 8004e98:	d101      	bne.n	8004e9e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004e9a:	4b69      	ldr	r3, [pc, #420]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e9c:	e001      	b.n	8004ea2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004e9e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ea2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004ea6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685a      	ldr	r2, [r3, #4]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004eb6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004eb8:	2300      	movs	r3, #0
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eda:	f043 0202 	orr.w	r2, r3, #2
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7ff fe88 	bl	8004bf8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	f003 0308 	and.w	r3, r3, #8
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	f040 80c3 	bne.w	800507a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f000 80bd 	beq.w	800507a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004f0e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a49      	ldr	r2, [pc, #292]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d101      	bne.n	8004f1e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004f1a:	4b49      	ldr	r3, [pc, #292]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f1c:	e001      	b.n	8004f22 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004f1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4944      	ldr	r1, [pc, #272]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f2a:	428b      	cmp	r3, r1
 8004f2c:	d101      	bne.n	8004f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004f2e:	4b44      	ldr	r3, [pc, #272]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f30:	e001      	b.n	8004f36 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004f32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f36:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004f3a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	60bb      	str	r3, [r7, #8]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	60bb      	str	r3, [r7, #8]
 8004f48:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f56:	f043 0204 	orr.w	r2, r3, #4
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff fe4a 	bl	8004bf8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004f64:	e089      	b.n	800507a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	f003 0302 	and.w	r3, r3, #2
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d107      	bne.n	8004f80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d002      	beq.n	8004f80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f8be 	bl	80050fc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d107      	bne.n	8004f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f8fd 	bl	8005194 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa0:	2b40      	cmp	r3, #64	@ 0x40
 8004fa2:	d12f      	bne.n	8005004 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d02a      	beq.n	8005004 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004fbc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d101      	bne.n	8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004fca:	e001      	b.n	8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004fcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4919      	ldr	r1, [pc, #100]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004fd8:	428b      	cmp	r3, r1
 8004fda:	d101      	bne.n	8004fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004fdc:	4b18      	ldr	r3, [pc, #96]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004fde:	e001      	b.n	8004fe4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004fe0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fe4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004fe8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ff6:	f043 0202 	orr.w	r2, r3, #2
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7ff fdfa 	bl	8004bf8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	f003 0308 	and.w	r3, r3, #8
 800500a:	2b08      	cmp	r3, #8
 800500c:	d136      	bne.n	800507c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f003 0320 	and.w	r3, r3, #32
 8005014:	2b00      	cmp	r3, #0
 8005016:	d031      	beq.n	800507c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a07      	ldr	r2, [pc, #28]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d101      	bne.n	8005026 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005022:	4b07      	ldr	r3, [pc, #28]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005024:	e001      	b.n	800502a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005026:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4902      	ldr	r1, [pc, #8]	@ (800503c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005032:	428b      	cmp	r3, r1
 8005034:	d106      	bne.n	8005044 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005036:	4b02      	ldr	r3, [pc, #8]	@ (8005040 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005038:	e006      	b.n	8005048 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800503a:	bf00      	nop
 800503c:	40003800 	.word	0x40003800
 8005040:	40003400 	.word	0x40003400
 8005044:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005048:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800504c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685a      	ldr	r2, [r3, #4]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800505c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2201      	movs	r2, #1
 8005062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800506a:	f043 0204 	orr.w	r2, r3, #4
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7ff fdc0 	bl	8004bf8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005078:	e000      	b.n	800507c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800507a:	bf00      	nop
}
 800507c:	bf00      	nop
 800507e:	3720      	adds	r7, #32
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	1c99      	adds	r1, r3, #2
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6251      	str	r1, [r2, #36]	@ 0x24
 80050aa:	881a      	ldrh	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	3b01      	subs	r3, #1
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d113      	bne.n	80050f2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80050d8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80050de:	b29b      	uxth	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d106      	bne.n	80050f2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7ff ffc9 	bl	8005084 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050f2:	bf00      	nop
 80050f4:	3708      	adds	r7, #8
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
	...

080050fc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005108:	1c99      	adds	r1, r3, #2
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6251      	str	r1, [r2, #36]	@ 0x24
 800510e:	8819      	ldrh	r1, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a1d      	ldr	r2, [pc, #116]	@ (800518c <I2SEx_TxISR_I2SExt+0x90>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d101      	bne.n	800511e <I2SEx_TxISR_I2SExt+0x22>
 800511a:	4b1d      	ldr	r3, [pc, #116]	@ (8005190 <I2SEx_TxISR_I2SExt+0x94>)
 800511c:	e001      	b.n	8005122 <I2SEx_TxISR_I2SExt+0x26>
 800511e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005122:	460a      	mov	r2, r1
 8005124:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800512a:	b29b      	uxth	r3, r3
 800512c:	3b01      	subs	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d121      	bne.n	8005182 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a12      	ldr	r2, [pc, #72]	@ (800518c <I2SEx_TxISR_I2SExt+0x90>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d101      	bne.n	800514c <I2SEx_TxISR_I2SExt+0x50>
 8005148:	4b11      	ldr	r3, [pc, #68]	@ (8005190 <I2SEx_TxISR_I2SExt+0x94>)
 800514a:	e001      	b.n	8005150 <I2SEx_TxISR_I2SExt+0x54>
 800514c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	490d      	ldr	r1, [pc, #52]	@ (800518c <I2SEx_TxISR_I2SExt+0x90>)
 8005158:	428b      	cmp	r3, r1
 800515a:	d101      	bne.n	8005160 <I2SEx_TxISR_I2SExt+0x64>
 800515c:	4b0c      	ldr	r3, [pc, #48]	@ (8005190 <I2SEx_TxISR_I2SExt+0x94>)
 800515e:	e001      	b.n	8005164 <I2SEx_TxISR_I2SExt+0x68>
 8005160:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005164:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005168:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	d106      	bne.n	8005182 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f7ff ff81 	bl	8005084 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005182:	bf00      	nop
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	40003800 	.word	0x40003800
 8005190:	40003400 	.word	0x40003400

08005194 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68d8      	ldr	r0, [r3, #12]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a6:	1c99      	adds	r1, r3, #2
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80051ac:	b282      	uxth	r2, r0
 80051ae:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d113      	bne.n	80051f0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80051d6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d106      	bne.n	80051f0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7ff ff4a 	bl	8005084 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80051f0:	bf00      	nop
 80051f2:	3708      	adds	r7, #8
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a20      	ldr	r2, [pc, #128]	@ (8005288 <I2SEx_RxISR_I2SExt+0x90>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d101      	bne.n	800520e <I2SEx_RxISR_I2SExt+0x16>
 800520a:	4b20      	ldr	r3, [pc, #128]	@ (800528c <I2SEx_RxISR_I2SExt+0x94>)
 800520c:	e001      	b.n	8005212 <I2SEx_RxISR_I2SExt+0x1a>
 800520e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005212:	68d8      	ldr	r0, [r3, #12]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005218:	1c99      	adds	r1, r3, #2
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800521e:	b282      	uxth	r2, r0
 8005220:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005226:	b29b      	uxth	r3, r3
 8005228:	3b01      	subs	r3, #1
 800522a:	b29a      	uxth	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005234:	b29b      	uxth	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d121      	bne.n	800527e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a12      	ldr	r2, [pc, #72]	@ (8005288 <I2SEx_RxISR_I2SExt+0x90>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d101      	bne.n	8005248 <I2SEx_RxISR_I2SExt+0x50>
 8005244:	4b11      	ldr	r3, [pc, #68]	@ (800528c <I2SEx_RxISR_I2SExt+0x94>)
 8005246:	e001      	b.n	800524c <I2SEx_RxISR_I2SExt+0x54>
 8005248:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800524c:	685a      	ldr	r2, [r3, #4]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	490d      	ldr	r1, [pc, #52]	@ (8005288 <I2SEx_RxISR_I2SExt+0x90>)
 8005254:	428b      	cmp	r3, r1
 8005256:	d101      	bne.n	800525c <I2SEx_RxISR_I2SExt+0x64>
 8005258:	4b0c      	ldr	r3, [pc, #48]	@ (800528c <I2SEx_RxISR_I2SExt+0x94>)
 800525a:	e001      	b.n	8005260 <I2SEx_RxISR_I2SExt+0x68>
 800525c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005260:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005264:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800526a:	b29b      	uxth	r3, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	d106      	bne.n	800527e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f7ff ff03 	bl	8005084 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800527e:	bf00      	nop
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	40003800 	.word	0x40003800
 800528c:	40003400 	.word	0x40003400

08005290 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e267      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d075      	beq.n	800539a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80052ae:	4b88      	ldr	r3, [pc, #544]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 030c 	and.w	r3, r3, #12
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d00c      	beq.n	80052d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ba:	4b85      	ldr	r3, [pc, #532]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d112      	bne.n	80052ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052c6:	4b82      	ldr	r3, [pc, #520]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052d2:	d10b      	bne.n	80052ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052d4:	4b7e      	ldr	r3, [pc, #504]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d05b      	beq.n	8005398 <HAL_RCC_OscConfig+0x108>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d157      	bne.n	8005398 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e242      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052f4:	d106      	bne.n	8005304 <HAL_RCC_OscConfig+0x74>
 80052f6:	4b76      	ldr	r3, [pc, #472]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a75      	ldr	r2, [pc, #468]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005300:	6013      	str	r3, [r2, #0]
 8005302:	e01d      	b.n	8005340 <HAL_RCC_OscConfig+0xb0>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800530c:	d10c      	bne.n	8005328 <HAL_RCC_OscConfig+0x98>
 800530e:	4b70      	ldr	r3, [pc, #448]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a6f      	ldr	r2, [pc, #444]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005314:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005318:	6013      	str	r3, [r2, #0]
 800531a:	4b6d      	ldr	r3, [pc, #436]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a6c      	ldr	r2, [pc, #432]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005320:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	e00b      	b.n	8005340 <HAL_RCC_OscConfig+0xb0>
 8005328:	4b69      	ldr	r3, [pc, #420]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a68      	ldr	r2, [pc, #416]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 800532e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005332:	6013      	str	r3, [r2, #0]
 8005334:	4b66      	ldr	r3, [pc, #408]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a65      	ldr	r2, [pc, #404]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 800533a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800533e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d013      	beq.n	8005370 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005348:	f7fc f846 	bl	80013d8 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800534e:	e008      	b.n	8005362 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005350:	f7fc f842 	bl	80013d8 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b64      	cmp	r3, #100	@ 0x64
 800535c:	d901      	bls.n	8005362 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e207      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005362:	4b5b      	ldr	r3, [pc, #364]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0f0      	beq.n	8005350 <HAL_RCC_OscConfig+0xc0>
 800536e:	e014      	b.n	800539a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005370:	f7fc f832 	bl	80013d8 <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005378:	f7fc f82e 	bl	80013d8 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b64      	cmp	r3, #100	@ 0x64
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e1f3      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800538a:	4b51      	ldr	r3, [pc, #324]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1f0      	bne.n	8005378 <HAL_RCC_OscConfig+0xe8>
 8005396:	e000      	b.n	800539a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d063      	beq.n	800546e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80053a6:	4b4a      	ldr	r3, [pc, #296]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f003 030c 	and.w	r3, r3, #12
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00b      	beq.n	80053ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053b2:	4b47      	ldr	r3, [pc, #284]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80053ba:	2b08      	cmp	r3, #8
 80053bc:	d11c      	bne.n	80053f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053be:	4b44      	ldr	r3, [pc, #272]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d116      	bne.n	80053f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ca:	4b41      	ldr	r3, [pc, #260]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d005      	beq.n	80053e2 <HAL_RCC_OscConfig+0x152>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d001      	beq.n	80053e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e1c7      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053e2:	4b3b      	ldr	r3, [pc, #236]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	4937      	ldr	r1, [pc, #220]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053f6:	e03a      	b.n	800546e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d020      	beq.n	8005442 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005400:	4b34      	ldr	r3, [pc, #208]	@ (80054d4 <HAL_RCC_OscConfig+0x244>)
 8005402:	2201      	movs	r2, #1
 8005404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005406:	f7fb ffe7 	bl	80013d8 <HAL_GetTick>
 800540a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800540c:	e008      	b.n	8005420 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800540e:	f7fb ffe3 	bl	80013d8 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e1a8      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005420:	4b2b      	ldr	r3, [pc, #172]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0f0      	beq.n	800540e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800542c:	4b28      	ldr	r3, [pc, #160]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	00db      	lsls	r3, r3, #3
 800543a:	4925      	ldr	r1, [pc, #148]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 800543c:	4313      	orrs	r3, r2
 800543e:	600b      	str	r3, [r1, #0]
 8005440:	e015      	b.n	800546e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005442:	4b24      	ldr	r3, [pc, #144]	@ (80054d4 <HAL_RCC_OscConfig+0x244>)
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005448:	f7fb ffc6 	bl	80013d8 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005450:	f7fb ffc2 	bl	80013d8 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e187      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005462:	4b1b      	ldr	r3, [pc, #108]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0308 	and.w	r3, r3, #8
 8005476:	2b00      	cmp	r3, #0
 8005478:	d036      	beq.n	80054e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d016      	beq.n	80054b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005482:	4b15      	ldr	r3, [pc, #84]	@ (80054d8 <HAL_RCC_OscConfig+0x248>)
 8005484:	2201      	movs	r2, #1
 8005486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005488:	f7fb ffa6 	bl	80013d8 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005490:	f7fb ffa2 	bl	80013d8 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e167      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054a2:	4b0b      	ldr	r3, [pc, #44]	@ (80054d0 <HAL_RCC_OscConfig+0x240>)
 80054a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0f0      	beq.n	8005490 <HAL_RCC_OscConfig+0x200>
 80054ae:	e01b      	b.n	80054e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054b0:	4b09      	ldr	r3, [pc, #36]	@ (80054d8 <HAL_RCC_OscConfig+0x248>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054b6:	f7fb ff8f 	bl	80013d8 <HAL_GetTick>
 80054ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054bc:	e00e      	b.n	80054dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054be:	f7fb ff8b 	bl	80013d8 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d907      	bls.n	80054dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e150      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
 80054d0:	40023800 	.word	0x40023800
 80054d4:	42470000 	.word	0x42470000
 80054d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054dc:	4b88      	ldr	r3, [pc, #544]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80054de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054e0:	f003 0302 	and.w	r3, r3, #2
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1ea      	bne.n	80054be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0304 	and.w	r3, r3, #4
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 8097 	beq.w	8005624 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054f6:	2300      	movs	r3, #0
 80054f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054fa:	4b81      	ldr	r3, [pc, #516]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10f      	bne.n	8005526 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005506:	2300      	movs	r3, #0
 8005508:	60bb      	str	r3, [r7, #8]
 800550a:	4b7d      	ldr	r3, [pc, #500]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 800550c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550e:	4a7c      	ldr	r2, [pc, #496]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005510:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005514:	6413      	str	r3, [r2, #64]	@ 0x40
 8005516:	4b7a      	ldr	r3, [pc, #488]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800551e:	60bb      	str	r3, [r7, #8]
 8005520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005522:	2301      	movs	r3, #1
 8005524:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005526:	4b77      	ldr	r3, [pc, #476]	@ (8005704 <HAL_RCC_OscConfig+0x474>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800552e:	2b00      	cmp	r3, #0
 8005530:	d118      	bne.n	8005564 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005532:	4b74      	ldr	r3, [pc, #464]	@ (8005704 <HAL_RCC_OscConfig+0x474>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a73      	ldr	r2, [pc, #460]	@ (8005704 <HAL_RCC_OscConfig+0x474>)
 8005538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800553c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800553e:	f7fb ff4b 	bl	80013d8 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005546:	f7fb ff47 	bl	80013d8 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b02      	cmp	r3, #2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e10c      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005558:	4b6a      	ldr	r3, [pc, #424]	@ (8005704 <HAL_RCC_OscConfig+0x474>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005560:	2b00      	cmp	r3, #0
 8005562:	d0f0      	beq.n	8005546 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d106      	bne.n	800557a <HAL_RCC_OscConfig+0x2ea>
 800556c:	4b64      	ldr	r3, [pc, #400]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 800556e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005570:	4a63      	ldr	r2, [pc, #396]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	6713      	str	r3, [r2, #112]	@ 0x70
 8005578:	e01c      	b.n	80055b4 <HAL_RCC_OscConfig+0x324>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	2b05      	cmp	r3, #5
 8005580:	d10c      	bne.n	800559c <HAL_RCC_OscConfig+0x30c>
 8005582:	4b5f      	ldr	r3, [pc, #380]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005586:	4a5e      	ldr	r2, [pc, #376]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005588:	f043 0304 	orr.w	r3, r3, #4
 800558c:	6713      	str	r3, [r2, #112]	@ 0x70
 800558e:	4b5c      	ldr	r3, [pc, #368]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005592:	4a5b      	ldr	r2, [pc, #364]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005594:	f043 0301 	orr.w	r3, r3, #1
 8005598:	6713      	str	r3, [r2, #112]	@ 0x70
 800559a:	e00b      	b.n	80055b4 <HAL_RCC_OscConfig+0x324>
 800559c:	4b58      	ldr	r3, [pc, #352]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 800559e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055a0:	4a57      	ldr	r2, [pc, #348]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80055a2:	f023 0301 	bic.w	r3, r3, #1
 80055a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80055a8:	4b55      	ldr	r3, [pc, #340]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80055aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ac:	4a54      	ldr	r2, [pc, #336]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80055ae:	f023 0304 	bic.w	r3, r3, #4
 80055b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d015      	beq.n	80055e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055bc:	f7fb ff0c 	bl	80013d8 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055c2:	e00a      	b.n	80055da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055c4:	f7fb ff08 	bl	80013d8 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e0cb      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055da:	4b49      	ldr	r3, [pc, #292]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0ee      	beq.n	80055c4 <HAL_RCC_OscConfig+0x334>
 80055e6:	e014      	b.n	8005612 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055e8:	f7fb fef6 	bl	80013d8 <HAL_GetTick>
 80055ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055ee:	e00a      	b.n	8005606 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055f0:	f7fb fef2 	bl	80013d8 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055fe:	4293      	cmp	r3, r2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e0b5      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005606:	4b3e      	ldr	r3, [pc, #248]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1ee      	bne.n	80055f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005612:	7dfb      	ldrb	r3, [r7, #23]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d105      	bne.n	8005624 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005618:	4b39      	ldr	r3, [pc, #228]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 800561a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561c:	4a38      	ldr	r2, [pc, #224]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 800561e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005622:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	699b      	ldr	r3, [r3, #24]
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 80a1 	beq.w	8005770 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800562e:	4b34      	ldr	r3, [pc, #208]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 030c 	and.w	r3, r3, #12
 8005636:	2b08      	cmp	r3, #8
 8005638:	d05c      	beq.n	80056f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	2b02      	cmp	r3, #2
 8005640:	d141      	bne.n	80056c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005642:	4b31      	ldr	r3, [pc, #196]	@ (8005708 <HAL_RCC_OscConfig+0x478>)
 8005644:	2200      	movs	r2, #0
 8005646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005648:	f7fb fec6 	bl	80013d8 <HAL_GetTick>
 800564c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005650:	f7fb fec2 	bl	80013d8 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e087      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005662:	4b27      	ldr	r3, [pc, #156]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1f0      	bne.n	8005650 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	69da      	ldr	r2, [r3, #28]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	431a      	orrs	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567c:	019b      	lsls	r3, r3, #6
 800567e:	431a      	orrs	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005684:	085b      	lsrs	r3, r3, #1
 8005686:	3b01      	subs	r3, #1
 8005688:	041b      	lsls	r3, r3, #16
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005690:	061b      	lsls	r3, r3, #24
 8005692:	491b      	ldr	r1, [pc, #108]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 8005694:	4313      	orrs	r3, r2
 8005696:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005698:	4b1b      	ldr	r3, [pc, #108]	@ (8005708 <HAL_RCC_OscConfig+0x478>)
 800569a:	2201      	movs	r2, #1
 800569c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800569e:	f7fb fe9b 	bl	80013d8 <HAL_GetTick>
 80056a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a4:	e008      	b.n	80056b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a6:	f7fb fe97 	bl	80013d8 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e05c      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056b8:	4b11      	ldr	r3, [pc, #68]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d0f0      	beq.n	80056a6 <HAL_RCC_OscConfig+0x416>
 80056c4:	e054      	b.n	8005770 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056c6:	4b10      	ldr	r3, [pc, #64]	@ (8005708 <HAL_RCC_OscConfig+0x478>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056cc:	f7fb fe84 	bl	80013d8 <HAL_GetTick>
 80056d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d2:	e008      	b.n	80056e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056d4:	f7fb fe80 	bl	80013d8 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d901      	bls.n	80056e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e045      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056e6:	4b06      	ldr	r3, [pc, #24]	@ (8005700 <HAL_RCC_OscConfig+0x470>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1f0      	bne.n	80056d4 <HAL_RCC_OscConfig+0x444>
 80056f2:	e03d      	b.n	8005770 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d107      	bne.n	800570c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e038      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
 8005700:	40023800 	.word	0x40023800
 8005704:	40007000 	.word	0x40007000
 8005708:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800570c:	4b1b      	ldr	r3, [pc, #108]	@ (800577c <HAL_RCC_OscConfig+0x4ec>)
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d028      	beq.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005724:	429a      	cmp	r2, r3
 8005726:	d121      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005732:	429a      	cmp	r2, r3
 8005734:	d11a      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800573c:	4013      	ands	r3, r2
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005742:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005744:	4293      	cmp	r3, r2
 8005746:	d111      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005752:	085b      	lsrs	r3, r3, #1
 8005754:	3b01      	subs	r3, #1
 8005756:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005758:	429a      	cmp	r2, r3
 800575a:	d107      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005766:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005768:	429a      	cmp	r2, r3
 800576a:	d001      	beq.n	8005770 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e000      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	40023800 	.word	0x40023800

08005780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d101      	bne.n	8005794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0cc      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005794:	4b68      	ldr	r3, [pc, #416]	@ (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0307 	and.w	r3, r3, #7
 800579c:	683a      	ldr	r2, [r7, #0]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d90c      	bls.n	80057bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057a2:	4b65      	ldr	r3, [pc, #404]	@ (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80057a4:	683a      	ldr	r2, [r7, #0]
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057aa:	4b63      	ldr	r3, [pc, #396]	@ (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0307 	and.w	r3, r3, #7
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d001      	beq.n	80057bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e0b8      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d020      	beq.n	800580a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0304 	and.w	r3, r3, #4
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057d4:	4b59      	ldr	r3, [pc, #356]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	4a58      	ldr	r2, [pc, #352]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80057de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d005      	beq.n	80057f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057ec:	4b53      	ldr	r3, [pc, #332]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	4a52      	ldr	r2, [pc, #328]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80057f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057f8:	4b50      	ldr	r3, [pc, #320]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	494d      	ldr	r1, [pc, #308]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005806:	4313      	orrs	r3, r2
 8005808:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d044      	beq.n	80058a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	2b01      	cmp	r3, #1
 800581c:	d107      	bne.n	800582e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800581e:	4b47      	ldr	r3, [pc, #284]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d119      	bne.n	800585e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e07f      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	2b02      	cmp	r3, #2
 8005834:	d003      	beq.n	800583e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800583a:	2b03      	cmp	r3, #3
 800583c:	d107      	bne.n	800584e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800583e:	4b3f      	ldr	r3, [pc, #252]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d109      	bne.n	800585e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e06f      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800584e:	4b3b      	ldr	r3, [pc, #236]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e067      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800585e:	4b37      	ldr	r3, [pc, #220]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f023 0203 	bic.w	r2, r3, #3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	4934      	ldr	r1, [pc, #208]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 800586c:	4313      	orrs	r3, r2
 800586e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005870:	f7fb fdb2 	bl	80013d8 <HAL_GetTick>
 8005874:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005876:	e00a      	b.n	800588e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005878:	f7fb fdae 	bl	80013d8 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005886:	4293      	cmp	r3, r2
 8005888:	d901      	bls.n	800588e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e04f      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800588e:	4b2b      	ldr	r3, [pc, #172]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	f003 020c 	and.w	r2, r3, #12
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	429a      	cmp	r2, r3
 800589e:	d1eb      	bne.n	8005878 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058a0:	4b25      	ldr	r3, [pc, #148]	@ (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0307 	and.w	r3, r3, #7
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d20c      	bcs.n	80058c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ae:	4b22      	ldr	r3, [pc, #136]	@ (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	b2d2      	uxtb	r2, r2
 80058b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058b6:	4b20      	ldr	r3, [pc, #128]	@ (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d001      	beq.n	80058c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e032      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0304 	and.w	r3, r3, #4
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d008      	beq.n	80058e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058d4:	4b19      	ldr	r3, [pc, #100]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	4916      	ldr	r1, [pc, #88]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0308 	and.w	r3, r3, #8
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d009      	beq.n	8005906 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058f2:	4b12      	ldr	r3, [pc, #72]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	490e      	ldr	r1, [pc, #56]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005902:	4313      	orrs	r3, r2
 8005904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005906:	f000 f821 	bl	800594c <HAL_RCC_GetSysClockFreq>
 800590a:	4602      	mov	r2, r0
 800590c:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <HAL_RCC_ClockConfig+0x1bc>)
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	091b      	lsrs	r3, r3, #4
 8005912:	f003 030f 	and.w	r3, r3, #15
 8005916:	490a      	ldr	r1, [pc, #40]	@ (8005940 <HAL_RCC_ClockConfig+0x1c0>)
 8005918:	5ccb      	ldrb	r3, [r1, r3]
 800591a:	fa22 f303 	lsr.w	r3, r2, r3
 800591e:	4a09      	ldr	r2, [pc, #36]	@ (8005944 <HAL_RCC_ClockConfig+0x1c4>)
 8005920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005922:	4b09      	ldr	r3, [pc, #36]	@ (8005948 <HAL_RCC_ClockConfig+0x1c8>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4618      	mov	r0, r3
 8005928:	f7fb fd12 	bl	8001350 <HAL_InitTick>

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3710      	adds	r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	40023c00 	.word	0x40023c00
 800593c:	40023800 	.word	0x40023800
 8005940:	0800a904 	.word	0x0800a904
 8005944:	20000000 	.word	0x20000000
 8005948:	20000004 	.word	0x20000004

0800594c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800594c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005950:	b094      	sub	sp, #80	@ 0x50
 8005952:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005954:	2300      	movs	r3, #0
 8005956:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005958:	2300      	movs	r3, #0
 800595a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800595c:	2300      	movs	r3, #0
 800595e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005964:	4b79      	ldr	r3, [pc, #484]	@ (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 030c 	and.w	r3, r3, #12
 800596c:	2b08      	cmp	r3, #8
 800596e:	d00d      	beq.n	800598c <HAL_RCC_GetSysClockFreq+0x40>
 8005970:	2b08      	cmp	r3, #8
 8005972:	f200 80e1 	bhi.w	8005b38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_RCC_GetSysClockFreq+0x34>
 800597a:	2b04      	cmp	r3, #4
 800597c:	d003      	beq.n	8005986 <HAL_RCC_GetSysClockFreq+0x3a>
 800597e:	e0db      	b.n	8005b38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005980:	4b73      	ldr	r3, [pc, #460]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8005982:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005984:	e0db      	b.n	8005b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005986:	4b73      	ldr	r3, [pc, #460]	@ (8005b54 <HAL_RCC_GetSysClockFreq+0x208>)
 8005988:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800598a:	e0d8      	b.n	8005b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800598c:	4b6f      	ldr	r3, [pc, #444]	@ (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005994:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005996:	4b6d      	ldr	r3, [pc, #436]	@ (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d063      	beq.n	8005a6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059a2:	4b6a      	ldr	r3, [pc, #424]	@ (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	099b      	lsrs	r3, r3, #6
 80059a8:	2200      	movs	r2, #0
 80059aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80059ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80059b6:	2300      	movs	r3, #0
 80059b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80059be:	4622      	mov	r2, r4
 80059c0:	462b      	mov	r3, r5
 80059c2:	f04f 0000 	mov.w	r0, #0
 80059c6:	f04f 0100 	mov.w	r1, #0
 80059ca:	0159      	lsls	r1, r3, #5
 80059cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059d0:	0150      	lsls	r0, r2, #5
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4621      	mov	r1, r4
 80059d8:	1a51      	subs	r1, r2, r1
 80059da:	6139      	str	r1, [r7, #16]
 80059dc:	4629      	mov	r1, r5
 80059de:	eb63 0301 	sbc.w	r3, r3, r1
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	f04f 0200 	mov.w	r2, #0
 80059e8:	f04f 0300 	mov.w	r3, #0
 80059ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059f0:	4659      	mov	r1, fp
 80059f2:	018b      	lsls	r3, r1, #6
 80059f4:	4651      	mov	r1, sl
 80059f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059fa:	4651      	mov	r1, sl
 80059fc:	018a      	lsls	r2, r1, #6
 80059fe:	4651      	mov	r1, sl
 8005a00:	ebb2 0801 	subs.w	r8, r2, r1
 8005a04:	4659      	mov	r1, fp
 8005a06:	eb63 0901 	sbc.w	r9, r3, r1
 8005a0a:	f04f 0200 	mov.w	r2, #0
 8005a0e:	f04f 0300 	mov.w	r3, #0
 8005a12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a1e:	4690      	mov	r8, r2
 8005a20:	4699      	mov	r9, r3
 8005a22:	4623      	mov	r3, r4
 8005a24:	eb18 0303 	adds.w	r3, r8, r3
 8005a28:	60bb      	str	r3, [r7, #8]
 8005a2a:	462b      	mov	r3, r5
 8005a2c:	eb49 0303 	adc.w	r3, r9, r3
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	f04f 0200 	mov.w	r2, #0
 8005a36:	f04f 0300 	mov.w	r3, #0
 8005a3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a3e:	4629      	mov	r1, r5
 8005a40:	024b      	lsls	r3, r1, #9
 8005a42:	4621      	mov	r1, r4
 8005a44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a48:	4621      	mov	r1, r4
 8005a4a:	024a      	lsls	r2, r1, #9
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	4619      	mov	r1, r3
 8005a50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a52:	2200      	movs	r2, #0
 8005a54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a5c:	f7fa fbb4 	bl	80001c8 <__aeabi_uldivmod>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	4613      	mov	r3, r2
 8005a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a68:	e058      	b.n	8005b1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a6a:	4b38      	ldr	r3, [pc, #224]	@ (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	099b      	lsrs	r3, r3, #6
 8005a70:	2200      	movs	r2, #0
 8005a72:	4618      	mov	r0, r3
 8005a74:	4611      	mov	r1, r2
 8005a76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005a7a:	623b      	str	r3, [r7, #32]
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a84:	4642      	mov	r2, r8
 8005a86:	464b      	mov	r3, r9
 8005a88:	f04f 0000 	mov.w	r0, #0
 8005a8c:	f04f 0100 	mov.w	r1, #0
 8005a90:	0159      	lsls	r1, r3, #5
 8005a92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a96:	0150      	lsls	r0, r2, #5
 8005a98:	4602      	mov	r2, r0
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	4641      	mov	r1, r8
 8005a9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005aa2:	4649      	mov	r1, r9
 8005aa4:	eb63 0b01 	sbc.w	fp, r3, r1
 8005aa8:	f04f 0200 	mov.w	r2, #0
 8005aac:	f04f 0300 	mov.w	r3, #0
 8005ab0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ab4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ab8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005abc:	ebb2 040a 	subs.w	r4, r2, sl
 8005ac0:	eb63 050b 	sbc.w	r5, r3, fp
 8005ac4:	f04f 0200 	mov.w	r2, #0
 8005ac8:	f04f 0300 	mov.w	r3, #0
 8005acc:	00eb      	lsls	r3, r5, #3
 8005ace:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ad2:	00e2      	lsls	r2, r4, #3
 8005ad4:	4614      	mov	r4, r2
 8005ad6:	461d      	mov	r5, r3
 8005ad8:	4643      	mov	r3, r8
 8005ada:	18e3      	adds	r3, r4, r3
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	464b      	mov	r3, r9
 8005ae0:	eb45 0303 	adc.w	r3, r5, r3
 8005ae4:	607b      	str	r3, [r7, #4]
 8005ae6:	f04f 0200 	mov.w	r2, #0
 8005aea:	f04f 0300 	mov.w	r3, #0
 8005aee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005af2:	4629      	mov	r1, r5
 8005af4:	028b      	lsls	r3, r1, #10
 8005af6:	4621      	mov	r1, r4
 8005af8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005afc:	4621      	mov	r1, r4
 8005afe:	028a      	lsls	r2, r1, #10
 8005b00:	4610      	mov	r0, r2
 8005b02:	4619      	mov	r1, r3
 8005b04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b06:	2200      	movs	r2, #0
 8005b08:	61bb      	str	r3, [r7, #24]
 8005b0a:	61fa      	str	r2, [r7, #28]
 8005b0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b10:	f7fa fb5a 	bl	80001c8 <__aeabi_uldivmod>
 8005b14:	4602      	mov	r2, r0
 8005b16:	460b      	mov	r3, r1
 8005b18:	4613      	mov	r3, r2
 8005b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	0c1b      	lsrs	r3, r3, #16
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	3301      	adds	r3, #1
 8005b28:	005b      	lsls	r3, r3, #1
 8005b2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005b2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b36:	e002      	b.n	8005b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b38:	4b05      	ldr	r3, [pc, #20]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3750      	adds	r7, #80	@ 0x50
 8005b44:	46bd      	mov	sp, r7
 8005b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b4a:	bf00      	nop
 8005b4c:	40023800 	.word	0x40023800
 8005b50:	00f42400 	.word	0x00f42400
 8005b54:	007a1200 	.word	0x007a1200

08005b58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b5c:	4b03      	ldr	r3, [pc, #12]	@ (8005b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	20000000 	.word	0x20000000

08005b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005b74:	f7ff fff0 	bl	8005b58 <HAL_RCC_GetHCLKFreq>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	4b05      	ldr	r3, [pc, #20]	@ (8005b90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	0a9b      	lsrs	r3, r3, #10
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	4903      	ldr	r1, [pc, #12]	@ (8005b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b86:	5ccb      	ldrb	r3, [r1, r3]
 8005b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	40023800 	.word	0x40023800
 8005b94:	0800a914 	.word	0x0800a914

08005b98 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0301 	and.w	r3, r3, #1
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d105      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d035      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005bc0:	4b62      	ldr	r3, [pc, #392]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005bc6:	f7fb fc07 	bl	80013d8 <HAL_GetTick>
 8005bca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bcc:	e008      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005bce:	f7fb fc03 	bl	80013d8 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d901      	bls.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e0b0      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005be0:	4b5b      	ldr	r3, [pc, #364]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1f0      	bne.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	019a      	lsls	r2, r3, #6
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	071b      	lsls	r3, r3, #28
 8005bf8:	4955      	ldr	r1, [pc, #340]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c00:	4b52      	ldr	r3, [pc, #328]	@ (8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005c02:	2201      	movs	r2, #1
 8005c04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c06:	f7fb fbe7 	bl	80013d8 <HAL_GetTick>
 8005c0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c0c:	e008      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c0e:	f7fb fbe3 	bl	80013d8 <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d901      	bls.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e090      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c20:	4b4b      	ldr	r3, [pc, #300]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0f0      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 8083 	beq.w	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	4b44      	ldr	r3, [pc, #272]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c42:	4a43      	ldr	r2, [pc, #268]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c4a:	4b41      	ldr	r3, [pc, #260]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005c56:	4b3f      	ldr	r3, [pc, #252]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a3e      	ldr	r2, [pc, #248]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c60:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c62:	f7fb fbb9 	bl	80013d8 <HAL_GetTick>
 8005c66:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005c68:	e008      	b.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c6a:	f7fb fbb5 	bl	80013d8 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d901      	bls.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e062      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005c7c:	4b35      	ldr	r3, [pc, #212]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d0f0      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c88:	4b31      	ldr	r3, [pc, #196]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c90:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d02f      	beq.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d028      	beq.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005cb0:	4b29      	ldr	r3, [pc, #164]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005cb6:	4b28      	ldr	r3, [pc, #160]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005cbc:	4a24      	ldr	r2, [pc, #144]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005cc2:	4b23      	ldr	r3, [pc, #140]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc6:	f003 0301 	and.w	r3, r3, #1
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d114      	bne.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005cce:	f7fb fb83 	bl	80013d8 <HAL_GetTick>
 8005cd2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cd4:	e00a      	b.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cd6:	f7fb fb7f 	bl	80013d8 <HAL_GetTick>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d901      	bls.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e02a      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cec:	4b18      	ldr	r3, [pc, #96]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cf0:	f003 0302 	and.w	r3, r3, #2
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0ee      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d04:	d10d      	bne.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005d06:	4b12      	ldr	r3, [pc, #72]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005d16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d1a:	490d      	ldr	r1, [pc, #52]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	608b      	str	r3, [r1, #8]
 8005d20:	e005      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005d22:	4b0b      	ldr	r3, [pc, #44]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	4a0a      	ldr	r2, [pc, #40]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d28:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005d2c:	6093      	str	r3, [r2, #8]
 8005d2e:	4b08      	ldr	r3, [pc, #32]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d3a:	4905      	ldr	r1, [pc, #20]	@ (8005d50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	42470068 	.word	0x42470068
 8005d50:	40023800 	.word	0x40023800
 8005d54:	40007000 	.word	0x40007000
 8005d58:	42470e40 	.word	0x42470e40

08005d5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d13f      	bne.n	8005dfa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005d7a:	4b24      	ldr	r3, [pc, #144]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d82:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d006      	beq.n	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005d90:	d12f      	bne.n	8005df2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005d92:	4b1f      	ldr	r3, [pc, #124]	@ (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005d94:	617b      	str	r3, [r7, #20]
          break;
 8005d96:	e02f      	b.n	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005d98:	4b1c      	ldr	r3, [pc, #112]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005da0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005da4:	d108      	bne.n	8005db8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005da6:	4b19      	ldr	r3, [pc, #100]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005dae:	4a19      	ldr	r2, [pc, #100]	@ (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db4:	613b      	str	r3, [r7, #16]
 8005db6:	e007      	b.n	8005dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005db8:	4b14      	ldr	r3, [pc, #80]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005dc0:	4a15      	ldr	r2, [pc, #84]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005dc8:	4b10      	ldr	r3, [pc, #64]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dce:	099b      	lsrs	r3, r3, #6
 8005dd0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	fb02 f303 	mul.w	r3, r2, r3
 8005dda:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005de2:	0f1b      	lsrs	r3, r3, #28
 8005de4:	f003 0307 	and.w	r3, r3, #7
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dee:	617b      	str	r3, [r7, #20]
          break;
 8005df0:	e002      	b.n	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005df2:	2300      	movs	r3, #0
 8005df4:	617b      	str	r3, [r7, #20]
          break;
 8005df6:	bf00      	nop
        }
      }
      break;
 8005df8:	e000      	b.n	8005dfc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005dfa:	bf00      	nop
    }
  }
  return frequency;
 8005dfc:	697b      	ldr	r3, [r7, #20]
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	371c      	adds	r7, #28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	40023800 	.word	0x40023800
 8005e10:	00bb8000 	.word	0x00bb8000
 8005e14:	007a1200 	.word	0x007a1200
 8005e18:	00f42400 	.word	0x00f42400

08005e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e07b      	b.n	8005f26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d108      	bne.n	8005e48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e3e:	d009      	beq.n	8005e54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	61da      	str	r2, [r3, #28]
 8005e46:	e005      	b.n	8005e54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d106      	bne.n	8005e74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f7fb f8f2 	bl	8001058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	691b      	ldr	r3, [r3, #16]
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ece:	431a      	orrs	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a1b      	ldr	r3, [r3, #32]
 8005ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed8:	ea42 0103 	orr.w	r1, r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	0c1b      	lsrs	r3, r3, #16
 8005ef2:	f003 0104 	and.w	r1, r3, #4
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efa:	f003 0210 	and.w	r2, r3, #16
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	69da      	ldr	r2, [r3, #28]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b082      	sub	sp, #8
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e041      	b.n	8005fc4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d106      	bne.n	8005f5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7fb f8c7 	bl	80010e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2202      	movs	r2, #2
 8005f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	3304      	adds	r3, #4
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	4610      	mov	r0, r2
 8005f6e:	f000 fad9 	bl	8006524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2201      	movs	r2, #1
 8005f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3708      	adds	r7, #8
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e041      	b.n	8006062 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d106      	bne.n	8005ff8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f839 	bl	800606a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	3304      	adds	r3, #4
 8006008:	4619      	mov	r1, r3
 800600a:	4610      	mov	r0, r2
 800600c:	f000 fa8a 	bl	8006524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800606a:	b480      	push	{r7}
 800606c:	b083      	sub	sp, #12
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006072:	bf00      	nop
 8006074:	370c      	adds	r7, #12
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
	...

08006080 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d109      	bne.n	80060a4 <HAL_TIM_PWM_Start+0x24>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	bf14      	ite	ne
 800609c:	2301      	movne	r3, #1
 800609e:	2300      	moveq	r3, #0
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	e022      	b.n	80060ea <HAL_TIM_PWM_Start+0x6a>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	2b04      	cmp	r3, #4
 80060a8:	d109      	bne.n	80060be <HAL_TIM_PWM_Start+0x3e>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	bf14      	ite	ne
 80060b6:	2301      	movne	r3, #1
 80060b8:	2300      	moveq	r3, #0
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	e015      	b.n	80060ea <HAL_TIM_PWM_Start+0x6a>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d109      	bne.n	80060d8 <HAL_TIM_PWM_Start+0x58>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	bf14      	ite	ne
 80060d0:	2301      	movne	r3, #1
 80060d2:	2300      	moveq	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	e008      	b.n	80060ea <HAL_TIM_PWM_Start+0x6a>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	bf14      	ite	ne
 80060e4:	2301      	movne	r3, #1
 80060e6:	2300      	moveq	r3, #0
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e07c      	b.n	80061ec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d104      	bne.n	8006102 <HAL_TIM_PWM_Start+0x82>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006100:	e013      	b.n	800612a <HAL_TIM_PWM_Start+0xaa>
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d104      	bne.n	8006112 <HAL_TIM_PWM_Start+0x92>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006110:	e00b      	b.n	800612a <HAL_TIM_PWM_Start+0xaa>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d104      	bne.n	8006122 <HAL_TIM_PWM_Start+0xa2>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006120:	e003      	b.n	800612a <HAL_TIM_PWM_Start+0xaa>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2202      	movs	r2, #2
 8006126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2201      	movs	r2, #1
 8006130:	6839      	ldr	r1, [r7, #0]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fce6 	bl	8006b04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a2d      	ldr	r2, [pc, #180]	@ (80061f4 <HAL_TIM_PWM_Start+0x174>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d004      	beq.n	800614c <HAL_TIM_PWM_Start+0xcc>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a2c      	ldr	r2, [pc, #176]	@ (80061f8 <HAL_TIM_PWM_Start+0x178>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d101      	bne.n	8006150 <HAL_TIM_PWM_Start+0xd0>
 800614c:	2301      	movs	r3, #1
 800614e:	e000      	b.n	8006152 <HAL_TIM_PWM_Start+0xd2>
 8006150:	2300      	movs	r3, #0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d007      	beq.n	8006166 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006164:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a22      	ldr	r2, [pc, #136]	@ (80061f4 <HAL_TIM_PWM_Start+0x174>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d022      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006178:	d01d      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a1f      	ldr	r2, [pc, #124]	@ (80061fc <HAL_TIM_PWM_Start+0x17c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d018      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a1d      	ldr	r2, [pc, #116]	@ (8006200 <HAL_TIM_PWM_Start+0x180>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d013      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a1c      	ldr	r2, [pc, #112]	@ (8006204 <HAL_TIM_PWM_Start+0x184>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d00e      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a16      	ldr	r2, [pc, #88]	@ (80061f8 <HAL_TIM_PWM_Start+0x178>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d009      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a18      	ldr	r2, [pc, #96]	@ (8006208 <HAL_TIM_PWM_Start+0x188>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d004      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x136>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a16      	ldr	r2, [pc, #88]	@ (800620c <HAL_TIM_PWM_Start+0x18c>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d111      	bne.n	80061da <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2b06      	cmp	r3, #6
 80061c6:	d010      	beq.n	80061ea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f042 0201 	orr.w	r2, r2, #1
 80061d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d8:	e007      	b.n	80061ea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f042 0201 	orr.w	r2, r2, #1
 80061e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40010000 	.word	0x40010000
 80061f8:	40010400 	.word	0x40010400
 80061fc:	40000400 	.word	0x40000400
 8006200:	40000800 	.word	0x40000800
 8006204:	40000c00 	.word	0x40000c00
 8006208:	40014000 	.word	0x40014000
 800620c:	40001800 	.word	0x40001800

08006210 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800621c:	2300      	movs	r3, #0
 800621e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006226:	2b01      	cmp	r3, #1
 8006228:	d101      	bne.n	800622e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800622a:	2302      	movs	r3, #2
 800622c:	e0ae      	b.n	800638c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b0c      	cmp	r3, #12
 800623a:	f200 809f 	bhi.w	800637c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800623e:	a201      	add	r2, pc, #4	@ (adr r2, 8006244 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006244:	08006279 	.word	0x08006279
 8006248:	0800637d 	.word	0x0800637d
 800624c:	0800637d 	.word	0x0800637d
 8006250:	0800637d 	.word	0x0800637d
 8006254:	080062b9 	.word	0x080062b9
 8006258:	0800637d 	.word	0x0800637d
 800625c:	0800637d 	.word	0x0800637d
 8006260:	0800637d 	.word	0x0800637d
 8006264:	080062fb 	.word	0x080062fb
 8006268:	0800637d 	.word	0x0800637d
 800626c:	0800637d 	.word	0x0800637d
 8006270:	0800637d 	.word	0x0800637d
 8006274:	0800633b 	.word	0x0800633b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68b9      	ldr	r1, [r7, #8]
 800627e:	4618      	mov	r0, r3
 8006280:	f000 f9f6 	bl	8006670 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	699a      	ldr	r2, [r3, #24]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f042 0208 	orr.w	r2, r2, #8
 8006292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	699a      	ldr	r2, [r3, #24]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f022 0204 	bic.w	r2, r2, #4
 80062a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6999      	ldr	r1, [r3, #24]
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	691a      	ldr	r2, [r3, #16]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	619a      	str	r2, [r3, #24]
      break;
 80062b6:	e064      	b.n	8006382 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68b9      	ldr	r1, [r7, #8]
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 fa46 	bl	8006750 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	699a      	ldr	r2, [r3, #24]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699a      	ldr	r2, [r3, #24]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6999      	ldr	r1, [r3, #24]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	021a      	lsls	r2, r3, #8
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	619a      	str	r2, [r3, #24]
      break;
 80062f8:	e043      	b.n	8006382 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68b9      	ldr	r1, [r7, #8]
 8006300:	4618      	mov	r0, r3
 8006302:	f000 fa9b 	bl	800683c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	69da      	ldr	r2, [r3, #28]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f042 0208 	orr.w	r2, r2, #8
 8006314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	69da      	ldr	r2, [r3, #28]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0204 	bic.w	r2, r2, #4
 8006324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	69d9      	ldr	r1, [r3, #28]
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	691a      	ldr	r2, [r3, #16]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	61da      	str	r2, [r3, #28]
      break;
 8006338:	e023      	b.n	8006382 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68b9      	ldr	r1, [r7, #8]
 8006340:	4618      	mov	r0, r3
 8006342:	f000 faef 	bl	8006924 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006354:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69da      	ldr	r2, [r3, #28]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006364:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69d9      	ldr	r1, [r3, #28]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	021a      	lsls	r2, r3, #8
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	430a      	orrs	r2, r1
 8006378:	61da      	str	r2, [r3, #28]
      break;
 800637a:	e002      	b.n	8006382 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	75fb      	strb	r3, [r7, #23]
      break;
 8006380:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800638a:	7dfb      	ldrb	r3, [r7, #23]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3718      	adds	r7, #24
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800639e:	2300      	movs	r3, #0
 80063a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_TIM_ConfigClockSource+0x1c>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e0b4      	b.n	800651a <HAL_TIM_ConfigClockSource+0x186>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80063ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68ba      	ldr	r2, [r7, #8]
 80063de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063e8:	d03e      	beq.n	8006468 <HAL_TIM_ConfigClockSource+0xd4>
 80063ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063ee:	f200 8087 	bhi.w	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 80063f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063f6:	f000 8086 	beq.w	8006506 <HAL_TIM_ConfigClockSource+0x172>
 80063fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063fe:	d87f      	bhi.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 8006400:	2b70      	cmp	r3, #112	@ 0x70
 8006402:	d01a      	beq.n	800643a <HAL_TIM_ConfigClockSource+0xa6>
 8006404:	2b70      	cmp	r3, #112	@ 0x70
 8006406:	d87b      	bhi.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 8006408:	2b60      	cmp	r3, #96	@ 0x60
 800640a:	d050      	beq.n	80064ae <HAL_TIM_ConfigClockSource+0x11a>
 800640c:	2b60      	cmp	r3, #96	@ 0x60
 800640e:	d877      	bhi.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 8006410:	2b50      	cmp	r3, #80	@ 0x50
 8006412:	d03c      	beq.n	800648e <HAL_TIM_ConfigClockSource+0xfa>
 8006414:	2b50      	cmp	r3, #80	@ 0x50
 8006416:	d873      	bhi.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 8006418:	2b40      	cmp	r3, #64	@ 0x40
 800641a:	d058      	beq.n	80064ce <HAL_TIM_ConfigClockSource+0x13a>
 800641c:	2b40      	cmp	r3, #64	@ 0x40
 800641e:	d86f      	bhi.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 8006420:	2b30      	cmp	r3, #48	@ 0x30
 8006422:	d064      	beq.n	80064ee <HAL_TIM_ConfigClockSource+0x15a>
 8006424:	2b30      	cmp	r3, #48	@ 0x30
 8006426:	d86b      	bhi.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 8006428:	2b20      	cmp	r3, #32
 800642a:	d060      	beq.n	80064ee <HAL_TIM_ConfigClockSource+0x15a>
 800642c:	2b20      	cmp	r3, #32
 800642e:	d867      	bhi.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
 8006430:	2b00      	cmp	r3, #0
 8006432:	d05c      	beq.n	80064ee <HAL_TIM_ConfigClockSource+0x15a>
 8006434:	2b10      	cmp	r3, #16
 8006436:	d05a      	beq.n	80064ee <HAL_TIM_ConfigClockSource+0x15a>
 8006438:	e062      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800644a:	f000 fb3b 	bl	8006ac4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800645c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	609a      	str	r2, [r3, #8]
      break;
 8006466:	e04f      	b.n	8006508 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006478:	f000 fb24 	bl	8006ac4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	689a      	ldr	r2, [r3, #8]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800648a:	609a      	str	r2, [r3, #8]
      break;
 800648c:	e03c      	b.n	8006508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800649a:	461a      	mov	r2, r3
 800649c:	f000 fa98 	bl	80069d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2150      	movs	r1, #80	@ 0x50
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 faf1 	bl	8006a8e <TIM_ITRx_SetConfig>
      break;
 80064ac:	e02c      	b.n	8006508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064ba:	461a      	mov	r2, r3
 80064bc:	f000 fab7 	bl	8006a2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2160      	movs	r1, #96	@ 0x60
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 fae1 	bl	8006a8e <TIM_ITRx_SetConfig>
      break;
 80064cc:	e01c      	b.n	8006508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064da:	461a      	mov	r2, r3
 80064dc:	f000 fa78 	bl	80069d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2140      	movs	r1, #64	@ 0x40
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 fad1 	bl	8006a8e <TIM_ITRx_SetConfig>
      break;
 80064ec:	e00c      	b.n	8006508 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4619      	mov	r1, r3
 80064f8:	4610      	mov	r0, r2
 80064fa:	f000 fac8 	bl	8006a8e <TIM_ITRx_SetConfig>
      break;
 80064fe:	e003      	b.n	8006508 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	73fb      	strb	r3, [r7, #15]
      break;
 8006504:	e000      	b.n	8006508 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006506:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
	...

08006524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a43      	ldr	r2, [pc, #268]	@ (8006644 <TIM_Base_SetConfig+0x120>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d013      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006542:	d00f      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a40      	ldr	r2, [pc, #256]	@ (8006648 <TIM_Base_SetConfig+0x124>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d00b      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a3f      	ldr	r2, [pc, #252]	@ (800664c <TIM_Base_SetConfig+0x128>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d007      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a3e      	ldr	r2, [pc, #248]	@ (8006650 <TIM_Base_SetConfig+0x12c>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d003      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a3d      	ldr	r2, [pc, #244]	@ (8006654 <TIM_Base_SetConfig+0x130>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d108      	bne.n	8006576 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800656a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	4313      	orrs	r3, r2
 8006574:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a32      	ldr	r2, [pc, #200]	@ (8006644 <TIM_Base_SetConfig+0x120>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d02b      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006584:	d027      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a2f      	ldr	r2, [pc, #188]	@ (8006648 <TIM_Base_SetConfig+0x124>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d023      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a2e      	ldr	r2, [pc, #184]	@ (800664c <TIM_Base_SetConfig+0x128>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d01f      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a2d      	ldr	r2, [pc, #180]	@ (8006650 <TIM_Base_SetConfig+0x12c>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d01b      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a2c      	ldr	r2, [pc, #176]	@ (8006654 <TIM_Base_SetConfig+0x130>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d017      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a2b      	ldr	r2, [pc, #172]	@ (8006658 <TIM_Base_SetConfig+0x134>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d013      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a2a      	ldr	r2, [pc, #168]	@ (800665c <TIM_Base_SetConfig+0x138>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d00f      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a29      	ldr	r2, [pc, #164]	@ (8006660 <TIM_Base_SetConfig+0x13c>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d00b      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a28      	ldr	r2, [pc, #160]	@ (8006664 <TIM_Base_SetConfig+0x140>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d007      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a27      	ldr	r2, [pc, #156]	@ (8006668 <TIM_Base_SetConfig+0x144>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d003      	beq.n	80065d6 <TIM_Base_SetConfig+0xb2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a26      	ldr	r2, [pc, #152]	@ (800666c <TIM_Base_SetConfig+0x148>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d108      	bne.n	80065e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	689a      	ldr	r2, [r3, #8]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	4a0e      	ldr	r2, [pc, #56]	@ (8006644 <TIM_Base_SetConfig+0x120>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d003      	beq.n	8006616 <TIM_Base_SetConfig+0xf2>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	4a10      	ldr	r2, [pc, #64]	@ (8006654 <TIM_Base_SetConfig+0x130>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d103      	bne.n	800661e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	691a      	ldr	r2, [r3, #16]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f043 0204 	orr.w	r2, r3, #4
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	601a      	str	r2, [r3, #0]
}
 8006636:	bf00      	nop
 8006638:	3714      	adds	r7, #20
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	40010000 	.word	0x40010000
 8006648:	40000400 	.word	0x40000400
 800664c:	40000800 	.word	0x40000800
 8006650:	40000c00 	.word	0x40000c00
 8006654:	40010400 	.word	0x40010400
 8006658:	40014000 	.word	0x40014000
 800665c:	40014400 	.word	0x40014400
 8006660:	40014800 	.word	0x40014800
 8006664:	40001800 	.word	0x40001800
 8006668:	40001c00 	.word	0x40001c00
 800666c:	40002000 	.word	0x40002000

08006670 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006670:	b480      	push	{r7}
 8006672:	b087      	sub	sp, #28
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6a1b      	ldr	r3, [r3, #32]
 8006684:	f023 0201 	bic.w	r2, r3, #1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800669e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f023 0303 	bic.w	r3, r3, #3
 80066a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	f023 0302 	bic.w	r3, r3, #2
 80066b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a20      	ldr	r2, [pc, #128]	@ (8006748 <TIM_OC1_SetConfig+0xd8>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d003      	beq.n	80066d4 <TIM_OC1_SetConfig+0x64>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a1f      	ldr	r2, [pc, #124]	@ (800674c <TIM_OC1_SetConfig+0xdc>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d10c      	bne.n	80066ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f023 0308 	bic.w	r3, r3, #8
 80066da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f023 0304 	bic.w	r3, r3, #4
 80066ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a15      	ldr	r2, [pc, #84]	@ (8006748 <TIM_OC1_SetConfig+0xd8>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d003      	beq.n	80066fe <TIM_OC1_SetConfig+0x8e>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a14      	ldr	r2, [pc, #80]	@ (800674c <TIM_OC1_SetConfig+0xdc>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d111      	bne.n	8006722 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006704:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800670c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4313      	orrs	r3, r2
 8006716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	4313      	orrs	r3, r2
 8006720:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	685a      	ldr	r2, [r3, #4]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	621a      	str	r2, [r3, #32]
}
 800673c:	bf00      	nop
 800673e:	371c      	adds	r7, #28
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr
 8006748:	40010000 	.word	0x40010000
 800674c:	40010400 	.word	0x40010400

08006750 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	f023 0210 	bic.w	r2, r3, #16
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800677e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006786:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	021b      	lsls	r3, r3, #8
 800678e:	68fa      	ldr	r2, [r7, #12]
 8006790:	4313      	orrs	r3, r2
 8006792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	f023 0320 	bic.w	r3, r3, #32
 800679a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	011b      	lsls	r3, r3, #4
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a22      	ldr	r2, [pc, #136]	@ (8006834 <TIM_OC2_SetConfig+0xe4>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d003      	beq.n	80067b8 <TIM_OC2_SetConfig+0x68>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a21      	ldr	r2, [pc, #132]	@ (8006838 <TIM_OC2_SetConfig+0xe8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d10d      	bne.n	80067d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	011b      	lsls	r3, r3, #4
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a17      	ldr	r2, [pc, #92]	@ (8006834 <TIM_OC2_SetConfig+0xe4>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d003      	beq.n	80067e4 <TIM_OC2_SetConfig+0x94>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a16      	ldr	r2, [pc, #88]	@ (8006838 <TIM_OC2_SetConfig+0xe8>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d113      	bne.n	800680c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	695b      	ldr	r3, [r3, #20]
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	693a      	ldr	r2, [r7, #16]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	699b      	ldr	r3, [r3, #24]
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	4313      	orrs	r3, r2
 800680a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	697a      	ldr	r2, [r7, #20]
 8006824:	621a      	str	r2, [r3, #32]
}
 8006826:	bf00      	nop
 8006828:	371c      	adds	r7, #28
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	40010000 	.word	0x40010000
 8006838:	40010400 	.word	0x40010400

0800683c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a1b      	ldr	r3, [r3, #32]
 8006850:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f023 0303 	bic.w	r3, r3, #3
 8006872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	4313      	orrs	r3, r2
 800687c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	021b      	lsls	r3, r3, #8
 800688c:	697a      	ldr	r2, [r7, #20]
 800688e:	4313      	orrs	r3, r2
 8006890:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a21      	ldr	r2, [pc, #132]	@ (800691c <TIM_OC3_SetConfig+0xe0>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d003      	beq.n	80068a2 <TIM_OC3_SetConfig+0x66>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a20      	ldr	r2, [pc, #128]	@ (8006920 <TIM_OC3_SetConfig+0xe4>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d10d      	bne.n	80068be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	021b      	lsls	r3, r3, #8
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a16      	ldr	r2, [pc, #88]	@ (800691c <TIM_OC3_SetConfig+0xe0>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d003      	beq.n	80068ce <TIM_OC3_SetConfig+0x92>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a15      	ldr	r2, [pc, #84]	@ (8006920 <TIM_OC3_SetConfig+0xe4>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d113      	bne.n	80068f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	011b      	lsls	r3, r3, #4
 80068e4:	693a      	ldr	r2, [r7, #16]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	011b      	lsls	r3, r3, #4
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	697a      	ldr	r2, [r7, #20]
 800690e:	621a      	str	r2, [r3, #32]
}
 8006910:	bf00      	nop
 8006912:	371c      	adds	r7, #28
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr
 800691c:	40010000 	.word	0x40010000
 8006920:	40010400 	.word	0x40010400

08006924 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800695a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	021b      	lsls	r3, r3, #8
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	4313      	orrs	r3, r2
 8006966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800696e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	031b      	lsls	r3, r3, #12
 8006976:	693a      	ldr	r2, [r7, #16]
 8006978:	4313      	orrs	r3, r2
 800697a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a12      	ldr	r2, [pc, #72]	@ (80069c8 <TIM_OC4_SetConfig+0xa4>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d003      	beq.n	800698c <TIM_OC4_SetConfig+0x68>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a11      	ldr	r2, [pc, #68]	@ (80069cc <TIM_OC4_SetConfig+0xa8>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d109      	bne.n	80069a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006992:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	695b      	ldr	r3, [r3, #20]
 8006998:	019b      	lsls	r3, r3, #6
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	4313      	orrs	r3, r2
 800699e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	685a      	ldr	r2, [r3, #4]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	693a      	ldr	r2, [r7, #16]
 80069b8:	621a      	str	r2, [r3, #32]
}
 80069ba:	bf00      	nop
 80069bc:	371c      	adds	r7, #28
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	40010000 	.word	0x40010000
 80069cc:	40010400 	.word	0x40010400

080069d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b087      	sub	sp, #28
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	f023 0201 	bic.w	r2, r3, #1
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	011b      	lsls	r3, r3, #4
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f023 030a 	bic.w	r3, r3, #10
 8006a0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	621a      	str	r2, [r3, #32]
}
 8006a22:	bf00      	nop
 8006a24:	371c      	adds	r7, #28
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b087      	sub	sp, #28
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	60f8      	str	r0, [r7, #12]
 8006a36:	60b9      	str	r1, [r7, #8]
 8006a38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	f023 0210 	bic.w	r2, r3, #16
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	031b      	lsls	r3, r3, #12
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	011b      	lsls	r3, r3, #4
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	621a      	str	r2, [r3, #32]
}
 8006a82:	bf00      	nop
 8006a84:	371c      	adds	r7, #28
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr

08006a8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b085      	sub	sp, #20
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
 8006a96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f043 0307 	orr.w	r3, r3, #7
 8006ab0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	609a      	str	r2, [r3, #8]
}
 8006ab8:	bf00      	nop
 8006aba:	3714      	adds	r7, #20
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b087      	sub	sp, #28
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
 8006ad0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ade:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	021a      	lsls	r2, r3, #8
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	609a      	str	r2, [r3, #8]
}
 8006af8:	bf00      	nop
 8006afa:	371c      	adds	r7, #28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b087      	sub	sp, #28
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	f003 031f 	and.w	r3, r3, #31
 8006b16:	2201      	movs	r2, #1
 8006b18:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6a1a      	ldr	r2, [r3, #32]
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	43db      	mvns	r3, r3
 8006b26:	401a      	ands	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6a1a      	ldr	r2, [r3, #32]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	f003 031f 	and.w	r3, r3, #31
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	fa01 f303 	lsl.w	r3, r1, r3
 8006b3c:	431a      	orrs	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	621a      	str	r2, [r3, #32]
}
 8006b42:	bf00      	nop
 8006b44:	371c      	adds	r7, #28
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
	...

08006b50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d101      	bne.n	8006b68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b64:	2302      	movs	r3, #2
 8006b66:	e05a      	b.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2202      	movs	r2, #2
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a21      	ldr	r2, [pc, #132]	@ (8006c2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d022      	beq.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bb4:	d01d      	beq.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a1d      	ldr	r2, [pc, #116]	@ (8006c30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d018      	beq.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8006c34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d013      	beq.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a1a      	ldr	r2, [pc, #104]	@ (8006c38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d00e      	beq.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a18      	ldr	r2, [pc, #96]	@ (8006c3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d009      	beq.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a17      	ldr	r2, [pc, #92]	@ (8006c40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d004      	beq.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a15      	ldr	r2, [pc, #84]	@ (8006c44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d10c      	bne.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68ba      	ldr	r2, [r7, #8]
 8006c0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	40010000 	.word	0x40010000
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800
 8006c38:	40000c00 	.word	0x40000c00
 8006c3c:	40010400 	.word	0x40010400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	40001800 	.word	0x40001800

08006c48 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c48:	b084      	sub	sp, #16
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b084      	sub	sp, #16
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
 8006c52:	f107 001c 	add.w	r0, r7, #28
 8006c56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c5a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d123      	bne.n	8006caa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c66:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006c76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006c8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d105      	bne.n	8006c9e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 f9dc 	bl	800705c <USB_CoreReset>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	73fb      	strb	r3, [r7, #15]
 8006ca8:	e01b      	b.n	8006ce2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 f9d0 	bl	800705c <USB_CoreReset>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006cc0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d106      	bne.n	8006cd6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ccc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	639a      	str	r2, [r3, #56]	@ 0x38
 8006cd4:	e005      	b.n	8006ce2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cda:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ce2:	7fbb      	ldrb	r3, [r7, #30]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d10b      	bne.n	8006d00 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	f043 0206 	orr.w	r2, r3, #6
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f043 0220 	orr.w	r2, r3, #32
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d0c:	b004      	add	sp, #16
 8006d0e:	4770      	bx	lr

08006d10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f043 0201 	orr.w	r2, r3, #1
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	370c      	adds	r7, #12
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr

08006d32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d32:	b480      	push	{r7}
 8006d34:	b083      	sub	sp, #12
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f023 0201 	bic.w	r2, r3, #1
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006d60:	2300      	movs	r3, #0
 8006d62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006d70:	78fb      	ldrb	r3, [r7, #3]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d115      	bne.n	8006da2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d82:	200a      	movs	r0, #10
 8006d84:	f7fa fb34 	bl	80013f0 <HAL_Delay>
      ms += 10U;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	330a      	adds	r3, #10
 8006d8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 f956 	bl	8007040 <USB_GetMode>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d01e      	beq.n	8006dd8 <USB_SetCurrentMode+0x84>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d9e:	d9f0      	bls.n	8006d82 <USB_SetCurrentMode+0x2e>
 8006da0:	e01a      	b.n	8006dd8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006da2:	78fb      	ldrb	r3, [r7, #3]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d115      	bne.n	8006dd4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006db4:	200a      	movs	r0, #10
 8006db6:	f7fa fb1b 	bl	80013f0 <HAL_Delay>
      ms += 10U;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	330a      	adds	r3, #10
 8006dbe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 f93d 	bl	8007040 <USB_GetMode>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d005      	beq.n	8006dd8 <USB_SetCurrentMode+0x84>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2bc7      	cmp	r3, #199	@ 0xc7
 8006dd0:	d9f0      	bls.n	8006db4 <USB_SetCurrentMode+0x60>
 8006dd2:	e001      	b.n	8006dd8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e005      	b.n	8006de4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2bc8      	cmp	r3, #200	@ 0xc8
 8006ddc:	d101      	bne.n	8006de2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e000      	b.n	8006de4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006df6:	2300      	movs	r3, #0
 8006df8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e06:	d901      	bls.n	8006e0c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e01b      	b.n	8006e44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	691b      	ldr	r3, [r3, #16]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	daf2      	bge.n	8006dfa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e14:	2300      	movs	r3, #0
 8006e16:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	019b      	lsls	r3, r3, #6
 8006e1c:	f043 0220 	orr.w	r2, r3, #32
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	3301      	adds	r3, #1
 8006e28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e30:	d901      	bls.n	8006e36 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e006      	b.n	8006e44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	f003 0320 	and.w	r3, r3, #32
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	d0f0      	beq.n	8006e24 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e68:	d901      	bls.n	8006e6e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e018      	b.n	8006ea0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	daf2      	bge.n	8006e5c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e76:	2300      	movs	r3, #0
 8006e78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2210      	movs	r2, #16
 8006e7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	3301      	adds	r3, #1
 8006e84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e8c:	d901      	bls.n	8006e92 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e006      	b.n	8006ea0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	f003 0310 	and.w	r3, r3, #16
 8006e9a:	2b10      	cmp	r3, #16
 8006e9c:	d0f0      	beq.n	8006e80 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3714      	adds	r7, #20
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b089      	sub	sp, #36	@ 0x24
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	4611      	mov	r1, r2
 8006eb8:	461a      	mov	r2, r3
 8006eba:	460b      	mov	r3, r1
 8006ebc:	71fb      	strb	r3, [r7, #7]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006eca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d123      	bne.n	8006f1a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006ed2:	88bb      	ldrh	r3, [r7, #4]
 8006ed4:	3303      	adds	r3, #3
 8006ed6:	089b      	lsrs	r3, r3, #2
 8006ed8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006eda:	2300      	movs	r3, #0
 8006edc:	61bb      	str	r3, [r7, #24]
 8006ede:	e018      	b.n	8006f12 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006ee0:	79fb      	ldrb	r3, [r7, #7]
 8006ee2:	031a      	lsls	r2, r3, #12
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006eec:	461a      	mov	r2, r3
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	3301      	adds	r3, #1
 8006efe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	3301      	adds	r3, #1
 8006f04:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	61bb      	str	r3, [r7, #24]
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d3e2      	bcc.n	8006ee0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3724      	adds	r7, #36	@ 0x24
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b08b      	sub	sp, #44	@ 0x2c
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	60f8      	str	r0, [r7, #12]
 8006f30:	60b9      	str	r1, [r7, #8]
 8006f32:	4613      	mov	r3, r2
 8006f34:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006f3e:	88fb      	ldrh	r3, [r7, #6]
 8006f40:	089b      	lsrs	r3, r3, #2
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006f46:	88fb      	ldrh	r3, [r7, #6]
 8006f48:	f003 0303 	and.w	r3, r3, #3
 8006f4c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006f4e:	2300      	movs	r3, #0
 8006f50:	623b      	str	r3, [r7, #32]
 8006f52:	e014      	b.n	8006f7e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f62:	3301      	adds	r3, #1
 8006f64:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f68:	3301      	adds	r3, #1
 8006f6a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6e:	3301      	adds	r3, #1
 8006f70:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f74:	3301      	adds	r3, #1
 8006f76:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006f78:	6a3b      	ldr	r3, [r7, #32]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	623b      	str	r3, [r7, #32]
 8006f7e:	6a3a      	ldr	r2, [r7, #32]
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d3e6      	bcc.n	8006f54 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006f86:	8bfb      	ldrh	r3, [r7, #30]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d01e      	beq.n	8006fca <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f96:	461a      	mov	r2, r3
 8006f98:	f107 0310 	add.w	r3, r7, #16
 8006f9c:	6812      	ldr	r2, [r2, #0]
 8006f9e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	00db      	lsls	r3, r3, #3
 8006fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8006fac:	b2da      	uxtb	r2, r3
 8006fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb0:	701a      	strb	r2, [r3, #0]
      i++;
 8006fb2:	6a3b      	ldr	r3, [r7, #32]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	623b      	str	r3, [r7, #32]
      pDest++;
 8006fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fba:	3301      	adds	r3, #1
 8006fbc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006fbe:	8bfb      	ldrh	r3, [r7, #30]
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006fc4:	8bfb      	ldrh	r3, [r7, #30]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d1ea      	bne.n	8006fa0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	372c      	adds	r7, #44	@ 0x2c
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	4013      	ands	r3, r2
 8006fee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3714      	adds	r7, #20
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr

08006ffe <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006ffe:	b480      	push	{r7}
 8007000:	b085      	sub	sp, #20
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
 8007006:	460b      	mov	r3, r1
 8007008:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800700e:	78fb      	ldrb	r3, [r7, #3]
 8007010:	015a      	lsls	r2, r3, #5
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4413      	add	r3, r2
 8007016:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800701e:	78fb      	ldrb	r3, [r7, #3]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	4413      	add	r3, r2
 8007026:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	68ba      	ldr	r2, [r7, #8]
 800702e:	4013      	ands	r3, r2
 8007030:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007032:	68bb      	ldr	r3, [r7, #8]
}
 8007034:	4618      	mov	r0, r3
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	f003 0301 	and.w	r3, r3, #1
}
 8007050:	4618      	mov	r0, r3
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007064:	2300      	movs	r3, #0
 8007066:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	3301      	adds	r3, #1
 800706c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007074:	d901      	bls.n	800707a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e022      	b.n	80070c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	2b00      	cmp	r3, #0
 8007080:	daf2      	bge.n	8007068 <USB_CoreReset+0xc>

  count = 10U;
 8007082:	230a      	movs	r3, #10
 8007084:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007086:	e002      	b.n	800708e <USB_CoreReset+0x32>
  {
    count--;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	3b01      	subs	r3, #1
 800708c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1f9      	bne.n	8007088 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	f043 0201 	orr.w	r2, r3, #1
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	3301      	adds	r3, #1
 80070a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070ac:	d901      	bls.n	80070b2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80070ae:	2303      	movs	r3, #3
 80070b0:	e006      	b.n	80070c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d0f0      	beq.n	80070a0 <USB_CoreReset+0x44>

  return HAL_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070cc:	b084      	sub	sp, #16
 80070ce:	b580      	push	{r7, lr}
 80070d0:	b086      	sub	sp, #24
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
 80070d6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80070da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80070de:	2300      	movs	r3, #0
 80070e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80070ec:	461a      	mov	r2, r3
 80070ee:	2300      	movs	r3, #0
 80070f0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007102:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800710e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711e:	2b00      	cmp	r3, #0
 8007120:	d119      	bne.n	8007156 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007122:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007126:	2b01      	cmp	r3, #1
 8007128:	d10a      	bne.n	8007140 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007138:	f043 0304 	orr.w	r3, r3, #4
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	e014      	b.n	800716a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800714e:	f023 0304 	bic.w	r3, r3, #4
 8007152:	6013      	str	r3, [r2, #0]
 8007154:	e009      	b.n	800716a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007164:	f023 0304 	bic.w	r3, r3, #4
 8007168:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800716a:	2110      	movs	r1, #16
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f7ff fe3d 	bl	8006dec <USB_FlushTxFifo>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d001      	beq.n	800717c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7ff fe67 	bl	8006e50 <USB_FlushRxFifo>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800718c:	2300      	movs	r3, #0
 800718e:	613b      	str	r3, [r7, #16]
 8007190:	e015      	b.n	80071be <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	4413      	add	r3, r2
 800719a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800719e:	461a      	mov	r2, r3
 80071a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071a4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	015a      	lsls	r2, r3, #5
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	4413      	add	r3, r2
 80071ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071b2:	461a      	mov	r2, r3
 80071b4:	2300      	movs	r3, #0
 80071b6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	3301      	adds	r3, #1
 80071bc:	613b      	str	r3, [r7, #16]
 80071be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80071c2:	461a      	mov	r2, r3
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d3e3      	bcc.n	8007192 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80071d6:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a18      	ldr	r2, [pc, #96]	@ (800723c <USB_HostInit+0x170>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d10b      	bne.n	80071f8 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071e6:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a15      	ldr	r2, [pc, #84]	@ (8007240 <USB_HostInit+0x174>)
 80071ec:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a14      	ldr	r2, [pc, #80]	@ (8007244 <USB_HostInit+0x178>)
 80071f2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80071f6:	e009      	b.n	800720c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2280      	movs	r2, #128	@ 0x80
 80071fc:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a11      	ldr	r2, [pc, #68]	@ (8007248 <USB_HostInit+0x17c>)
 8007202:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a11      	ldr	r2, [pc, #68]	@ (800724c <USB_HostInit+0x180>)
 8007208:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800720c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007210:	2b00      	cmp	r3, #0
 8007212:	d105      	bne.n	8007220 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	699b      	ldr	r3, [r3, #24]
 8007218:	f043 0210 	orr.w	r2, r3, #16
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	699a      	ldr	r2, [r3, #24]
 8007224:	4b0a      	ldr	r3, [pc, #40]	@ (8007250 <USB_HostInit+0x184>)
 8007226:	4313      	orrs	r3, r2
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800722c:	7dfb      	ldrb	r3, [r7, #23]
}
 800722e:	4618      	mov	r0, r3
 8007230:	3718      	adds	r7, #24
 8007232:	46bd      	mov	sp, r7
 8007234:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007238:	b004      	add	sp, #16
 800723a:	4770      	bx	lr
 800723c:	40040000 	.word	0x40040000
 8007240:	01000200 	.word	0x01000200
 8007244:	00e00300 	.word	0x00e00300
 8007248:	00600080 	.word	0x00600080
 800724c:	004000e0 	.word	0x004000e0
 8007250:	a3200008 	.word	0xa3200008

08007254 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	460b      	mov	r3, r1
 800725e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007272:	f023 0303 	bic.w	r3, r3, #3
 8007276:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	78fb      	ldrb	r3, [r7, #3]
 8007282:	f003 0303 	and.w	r3, r3, #3
 8007286:	68f9      	ldr	r1, [r7, #12]
 8007288:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800728c:	4313      	orrs	r3, r2
 800728e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007290:	78fb      	ldrb	r3, [r7, #3]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d107      	bne.n	80072a6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800729c:	461a      	mov	r2, r3
 800729e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80072a2:	6053      	str	r3, [r2, #4]
 80072a4:	e00c      	b.n	80072c0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80072a6:	78fb      	ldrb	r3, [r7, #3]
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d107      	bne.n	80072bc <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072b2:	461a      	mov	r2, r3
 80072b4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80072b8:	6053      	str	r3, [r2, #4]
 80072ba:	e001      	b.n	80072c0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e000      	b.n	80072c2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80072c0:	2300      	movs	r3, #0
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3714      	adds	r7, #20
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80072ce:	b580      	push	{r7, lr}
 80072d0:	b084      	sub	sp, #16
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80072da:	2300      	movs	r3, #0
 80072dc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80072ee:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80072f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072fc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80072fe:	2064      	movs	r0, #100	@ 0x64
 8007300:	f7fa f876 	bl	80013f0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800730c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007310:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007312:	200a      	movs	r0, #10
 8007314:	f7fa f86c 	bl	80013f0 <HAL_Delay>

  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007322:	b480      	push	{r7}
 8007324:	b085      	sub	sp, #20
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
 800732a:	460b      	mov	r3, r1
 800732c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007332:	2300      	movs	r3, #0
 8007334:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007346:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800734e:	2b00      	cmp	r3, #0
 8007350:	d109      	bne.n	8007366 <USB_DriveVbus+0x44>
 8007352:	78fb      	ldrb	r3, [r7, #3]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d106      	bne.n	8007366 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	68fa      	ldr	r2, [r7, #12]
 800735c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007360:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007364:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800736c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007370:	d109      	bne.n	8007386 <USB_DriveVbus+0x64>
 8007372:	78fb      	ldrb	r3, [r7, #3]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d106      	bne.n	8007386 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007380:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007384:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	0c5b      	lsrs	r3, r3, #17
 80073b2:	f003 0303 	and.w	r3, r3, #3
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3714      	adds	r7, #20
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr

080073c2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b085      	sub	sp, #20
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	b29b      	uxth	r3, r3
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3714      	adds	r7, #20
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b088      	sub	sp, #32
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	4608      	mov	r0, r1
 80073ee:	4611      	mov	r1, r2
 80073f0:	461a      	mov	r2, r3
 80073f2:	4603      	mov	r3, r0
 80073f4:	70fb      	strb	r3, [r7, #3]
 80073f6:	460b      	mov	r3, r1
 80073f8:	70bb      	strb	r3, [r7, #2]
 80073fa:	4613      	mov	r3, r2
 80073fc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80073fe:	2300      	movs	r3, #0
 8007400:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007406:	78fb      	ldrb	r3, [r7, #3]
 8007408:	015a      	lsls	r2, r3, #5
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	4413      	add	r3, r2
 800740e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007412:	461a      	mov	r2, r3
 8007414:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007418:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800741a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800741e:	2b03      	cmp	r3, #3
 8007420:	d87c      	bhi.n	800751c <USB_HC_Init+0x138>
 8007422:	a201      	add	r2, pc, #4	@ (adr r2, 8007428 <USB_HC_Init+0x44>)
 8007424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007428:	08007439 	.word	0x08007439
 800742c:	080074df 	.word	0x080074df
 8007430:	08007439 	.word	0x08007439
 8007434:	080074a1 	.word	0x080074a1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007438:	78fb      	ldrb	r3, [r7, #3]
 800743a:	015a      	lsls	r2, r3, #5
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	4413      	add	r3, r2
 8007440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007444:	461a      	mov	r2, r3
 8007446:	f240 439d 	movw	r3, #1181	@ 0x49d
 800744a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800744c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007450:	2b00      	cmp	r3, #0
 8007452:	da10      	bge.n	8007476 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007454:	78fb      	ldrb	r3, [r7, #3]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	4413      	add	r3, r2
 800745c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007460:	68db      	ldr	r3, [r3, #12]
 8007462:	78fa      	ldrb	r2, [r7, #3]
 8007464:	0151      	lsls	r1, r2, #5
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	440a      	add	r2, r1
 800746a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800746e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007472:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007474:	e055      	b.n	8007522 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a6f      	ldr	r2, [pc, #444]	@ (8007638 <USB_HC_Init+0x254>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d151      	bne.n	8007522 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800747e:	78fb      	ldrb	r3, [r7, #3]
 8007480:	015a      	lsls	r2, r3, #5
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	4413      	add	r3, r2
 8007486:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	78fa      	ldrb	r2, [r7, #3]
 800748e:	0151      	lsls	r1, r2, #5
 8007490:	693a      	ldr	r2, [r7, #16]
 8007492:	440a      	add	r2, r1
 8007494:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007498:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800749c:	60d3      	str	r3, [r2, #12]
      break;
 800749e:	e040      	b.n	8007522 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80074a0:	78fb      	ldrb	r3, [r7, #3]
 80074a2:	015a      	lsls	r2, r3, #5
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	4413      	add	r3, r2
 80074a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ac:	461a      	mov	r2, r3
 80074ae:	f240 639d 	movw	r3, #1693	@ 0x69d
 80074b2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80074b4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	da34      	bge.n	8007526 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80074bc:	78fb      	ldrb	r3, [r7, #3]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	78fa      	ldrb	r2, [r7, #3]
 80074cc:	0151      	lsls	r1, r2, #5
 80074ce:	693a      	ldr	r2, [r7, #16]
 80074d0:	440a      	add	r2, r1
 80074d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074da:	60d3      	str	r3, [r2, #12]
      }

      break;
 80074dc:	e023      	b.n	8007526 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80074de:	78fb      	ldrb	r3, [r7, #3]
 80074e0:	015a      	lsls	r2, r3, #5
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	4413      	add	r3, r2
 80074e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ea:	461a      	mov	r2, r3
 80074ec:	f240 2325 	movw	r3, #549	@ 0x225
 80074f0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80074f2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	da17      	bge.n	800752a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80074fa:	78fb      	ldrb	r3, [r7, #3]
 80074fc:	015a      	lsls	r2, r3, #5
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	4413      	add	r3, r2
 8007502:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	78fa      	ldrb	r2, [r7, #3]
 800750a:	0151      	lsls	r1, r2, #5
 800750c:	693a      	ldr	r2, [r7, #16]
 800750e:	440a      	add	r2, r1
 8007510:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007514:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007518:	60d3      	str	r3, [r2, #12]
      }
      break;
 800751a:	e006      	b.n	800752a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	77fb      	strb	r3, [r7, #31]
      break;
 8007520:	e004      	b.n	800752c <USB_HC_Init+0x148>
      break;
 8007522:	bf00      	nop
 8007524:	e002      	b.n	800752c <USB_HC_Init+0x148>
      break;
 8007526:	bf00      	nop
 8007528:	e000      	b.n	800752c <USB_HC_Init+0x148>
      break;
 800752a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800752c:	78fb      	ldrb	r3, [r7, #3]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	4413      	add	r3, r2
 8007534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007538:	461a      	mov	r2, r3
 800753a:	2300      	movs	r3, #0
 800753c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800753e:	78fb      	ldrb	r3, [r7, #3]
 8007540:	015a      	lsls	r2, r3, #5
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	4413      	add	r3, r2
 8007546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	78fa      	ldrb	r2, [r7, #3]
 800754e:	0151      	lsls	r1, r2, #5
 8007550:	693a      	ldr	r2, [r7, #16]
 8007552:	440a      	add	r2, r1
 8007554:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007558:	f043 0302 	orr.w	r3, r3, #2
 800755c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007564:	699a      	ldr	r2, [r3, #24]
 8007566:	78fb      	ldrb	r3, [r7, #3]
 8007568:	f003 030f 	and.w	r3, r3, #15
 800756c:	2101      	movs	r1, #1
 800756e:	fa01 f303 	lsl.w	r3, r1, r3
 8007572:	6939      	ldr	r1, [r7, #16]
 8007574:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007578:	4313      	orrs	r3, r2
 800757a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007588:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800758c:	2b00      	cmp	r3, #0
 800758e:	da03      	bge.n	8007598 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007590:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007594:	61bb      	str	r3, [r7, #24]
 8007596:	e001      	b.n	800759c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007598:	2300      	movs	r3, #0
 800759a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f7ff fef9 	bl	8007394 <USB_GetHostSpeed>
 80075a2:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80075a4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d106      	bne.n	80075ba <USB_HC_Init+0x1d6>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d003      	beq.n	80075ba <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80075b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80075b6:	617b      	str	r3, [r7, #20]
 80075b8:	e001      	b.n	80075be <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80075be:	787b      	ldrb	r3, [r7, #1]
 80075c0:	059b      	lsls	r3, r3, #22
 80075c2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80075c6:	78bb      	ldrb	r3, [r7, #2]
 80075c8:	02db      	lsls	r3, r3, #11
 80075ca:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80075ce:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80075d0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80075d4:	049b      	lsls	r3, r3, #18
 80075d6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80075da:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80075dc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80075de:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80075e2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	431a      	orrs	r2, r3
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80075ec:	78fa      	ldrb	r2, [r7, #3]
 80075ee:	0151      	lsls	r1, r2, #5
 80075f0:	693a      	ldr	r2, [r7, #16]
 80075f2:	440a      	add	r2, r1
 80075f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80075f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80075fc:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80075fe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007602:	2b03      	cmp	r3, #3
 8007604:	d003      	beq.n	800760e <USB_HC_Init+0x22a>
 8007606:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800760a:	2b01      	cmp	r3, #1
 800760c:	d10f      	bne.n	800762e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800760e:	78fb      	ldrb	r3, [r7, #3]
 8007610:	015a      	lsls	r2, r3, #5
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	4413      	add	r3, r2
 8007616:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	78fa      	ldrb	r2, [r7, #3]
 800761e:	0151      	lsls	r1, r2, #5
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	440a      	add	r2, r1
 8007624:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007628:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800762c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800762e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3720      	adds	r7, #32
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	40040000 	.word	0x40040000

0800763c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b08c      	sub	sp, #48	@ 0x30
 8007640:	af02      	add	r7, sp, #8
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	4613      	mov	r3, r2
 8007648:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	785b      	ldrb	r3, [r3, #1]
 8007652:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007658:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	4a5d      	ldr	r2, [pc, #372]	@ (80077d4 <USB_HC_StartXfer+0x198>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d12f      	bne.n	80076c2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007662:	79fb      	ldrb	r3, [r7, #7]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d11c      	bne.n	80076a2 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	7c9b      	ldrb	r3, [r3, #18]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d003      	beq.n	8007678 <USB_HC_StartXfer+0x3c>
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	7c9b      	ldrb	r3, [r3, #18]
 8007674:	2b02      	cmp	r3, #2
 8007676:	d124      	bne.n	80076c2 <USB_HC_StartXfer+0x86>
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	799b      	ldrb	r3, [r3, #6]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d120      	bne.n	80076c2 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	015a      	lsls	r2, r3, #5
 8007684:	6a3b      	ldr	r3, [r7, #32]
 8007686:	4413      	add	r3, r2
 8007688:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	69fa      	ldr	r2, [r7, #28]
 8007690:	0151      	lsls	r1, r2, #5
 8007692:	6a3a      	ldr	r2, [r7, #32]
 8007694:	440a      	add	r2, r1
 8007696:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800769a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800769e:	60d3      	str	r3, [r2, #12]
 80076a0:	e00f      	b.n	80076c2 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	791b      	ldrb	r3, [r3, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10b      	bne.n	80076c2 <USB_HC_StartXfer+0x86>
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	795b      	ldrb	r3, [r3, #5]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d107      	bne.n	80076c2 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	785b      	ldrb	r3, [r3, #1]
 80076b6:	4619      	mov	r1, r3
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	f000 fb6b 	bl	8007d94 <USB_DoPing>
        return HAL_OK;
 80076be:	2300      	movs	r3, #0
 80076c0:	e232      	b.n	8007b28 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	799b      	ldrb	r3, [r3, #6]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d158      	bne.n	800777c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80076ca:	2301      	movs	r3, #1
 80076cc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	78db      	ldrb	r3, [r3, #3]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d007      	beq.n	80076e6 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80076d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80076d8:	68ba      	ldr	r2, [r7, #8]
 80076da:	8a92      	ldrh	r2, [r2, #20]
 80076dc:	fb03 f202 	mul.w	r2, r3, r2
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	61da      	str	r2, [r3, #28]
 80076e4:	e07c      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	7c9b      	ldrb	r3, [r3, #18]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d130      	bne.n	8007750 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	6a1b      	ldr	r3, [r3, #32]
 80076f2:	2bbc      	cmp	r3, #188	@ 0xbc
 80076f4:	d918      	bls.n	8007728 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	8a9b      	ldrh	r3, [r3, #20]
 80076fa:	461a      	mov	r2, r3
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	69da      	ldr	r2, [r3, #28]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d003      	beq.n	8007718 <USB_HC_StartXfer+0xdc>
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	2b02      	cmp	r3, #2
 8007716:	d103      	bne.n	8007720 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	2202      	movs	r2, #2
 800771c:	60da      	str	r2, [r3, #12]
 800771e:	e05f      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	2201      	movs	r2, #1
 8007724:	60da      	str	r2, [r3, #12]
 8007726:	e05b      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	6a1a      	ldr	r2, [r3, #32]
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	2b01      	cmp	r3, #1
 8007736:	d007      	beq.n	8007748 <USB_HC_StartXfer+0x10c>
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	2b02      	cmp	r3, #2
 800773e:	d003      	beq.n	8007748 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	2204      	movs	r2, #4
 8007744:	60da      	str	r2, [r3, #12]
 8007746:	e04b      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	2203      	movs	r2, #3
 800774c:	60da      	str	r2, [r3, #12]
 800774e:	e047      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007750:	79fb      	ldrb	r3, [r7, #7]
 8007752:	2b01      	cmp	r3, #1
 8007754:	d10d      	bne.n	8007772 <USB_HC_StartXfer+0x136>
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	6a1b      	ldr	r3, [r3, #32]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	8a92      	ldrh	r2, [r2, #20]
 800775e:	4293      	cmp	r3, r2
 8007760:	d907      	bls.n	8007772 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007762:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	8a92      	ldrh	r2, [r2, #20]
 8007768:	fb03 f202 	mul.w	r2, r3, r2
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	61da      	str	r2, [r3, #28]
 8007770:	e036      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	6a1a      	ldr	r2, [r3, #32]
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	61da      	str	r2, [r3, #28]
 800777a:	e031      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	6a1b      	ldr	r3, [r3, #32]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d018      	beq.n	80077b6 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	6a1b      	ldr	r3, [r3, #32]
 8007788:	68ba      	ldr	r2, [r7, #8]
 800778a:	8a92      	ldrh	r2, [r2, #20]
 800778c:	4413      	add	r3, r2
 800778e:	3b01      	subs	r3, #1
 8007790:	68ba      	ldr	r2, [r7, #8]
 8007792:	8a92      	ldrh	r2, [r2, #20]
 8007794:	fbb3 f3f2 	udiv	r3, r3, r2
 8007798:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800779a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800779c:	8b7b      	ldrh	r3, [r7, #26]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d90b      	bls.n	80077ba <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80077a2:	8b7b      	ldrh	r3, [r7, #26]
 80077a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80077a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80077a8:	68ba      	ldr	r2, [r7, #8]
 80077aa:	8a92      	ldrh	r2, [r2, #20]
 80077ac:	fb03 f202 	mul.w	r2, r3, r2
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	61da      	str	r2, [r3, #28]
 80077b4:	e001      	b.n	80077ba <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80077b6:	2301      	movs	r3, #1
 80077b8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	78db      	ldrb	r3, [r3, #3]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d00a      	beq.n	80077d8 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80077c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80077c4:	68ba      	ldr	r2, [r7, #8]
 80077c6:	8a92      	ldrh	r2, [r2, #20]
 80077c8:	fb03 f202 	mul.w	r2, r3, r2
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	61da      	str	r2, [r3, #28]
 80077d0:	e006      	b.n	80077e0 <USB_HC_StartXfer+0x1a4>
 80077d2:	bf00      	nop
 80077d4:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	6a1a      	ldr	r2, [r3, #32]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	69db      	ldr	r3, [r3, #28]
 80077e4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80077e8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80077ea:	04d9      	lsls	r1, r3, #19
 80077ec:	4ba3      	ldr	r3, [pc, #652]	@ (8007a7c <USB_HC_StartXfer+0x440>)
 80077ee:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80077f0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	7d9b      	ldrb	r3, [r3, #22]
 80077f6:	075b      	lsls	r3, r3, #29
 80077f8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80077fc:	69f9      	ldr	r1, [r7, #28]
 80077fe:	0148      	lsls	r0, r1, #5
 8007800:	6a39      	ldr	r1, [r7, #32]
 8007802:	4401      	add	r1, r0
 8007804:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007808:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800780a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800780c:	79fb      	ldrb	r3, [r7, #7]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d009      	beq.n	8007826 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	6999      	ldr	r1, [r3, #24]
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	015a      	lsls	r2, r3, #5
 800781a:	6a3b      	ldr	r3, [r7, #32]
 800781c:	4413      	add	r3, r2
 800781e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007822:	460a      	mov	r2, r1
 8007824:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007826:	6a3b      	ldr	r3, [r7, #32]
 8007828:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	bf0c      	ite	eq
 8007836:	2301      	moveq	r3, #1
 8007838:	2300      	movne	r3, #0
 800783a:	b2db      	uxtb	r3, r3
 800783c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	015a      	lsls	r2, r3, #5
 8007842:	6a3b      	ldr	r3, [r7, #32]
 8007844:	4413      	add	r3, r2
 8007846:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	69fa      	ldr	r2, [r7, #28]
 800784e:	0151      	lsls	r1, r2, #5
 8007850:	6a3a      	ldr	r2, [r7, #32]
 8007852:	440a      	add	r2, r1
 8007854:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007858:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800785c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800785e:	69fb      	ldr	r3, [r7, #28]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	4413      	add	r3, r2
 8007866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	7e7b      	ldrb	r3, [r7, #25]
 800786e:	075b      	lsls	r3, r3, #29
 8007870:	69f9      	ldr	r1, [r7, #28]
 8007872:	0148      	lsls	r0, r1, #5
 8007874:	6a39      	ldr	r1, [r7, #32]
 8007876:	4401      	add	r1, r0
 8007878:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800787c:	4313      	orrs	r3, r2
 800787e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	799b      	ldrb	r3, [r3, #6]
 8007884:	2b01      	cmp	r3, #1
 8007886:	f040 80c3 	bne.w	8007a10 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	7c5b      	ldrb	r3, [r3, #17]
 800788e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007890:	68ba      	ldr	r2, [r7, #8]
 8007892:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007894:	4313      	orrs	r3, r2
 8007896:	69fa      	ldr	r2, [r7, #28]
 8007898:	0151      	lsls	r1, r2, #5
 800789a:	6a3a      	ldr	r2, [r7, #32]
 800789c:	440a      	add	r2, r1
 800789e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80078a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80078a6:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	015a      	lsls	r2, r3, #5
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	4413      	add	r3, r2
 80078b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	69fa      	ldr	r2, [r7, #28]
 80078b8:	0151      	lsls	r1, r2, #5
 80078ba:	6a3a      	ldr	r2, [r7, #32]
 80078bc:	440a      	add	r2, r1
 80078be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078c2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80078c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	79db      	ldrb	r3, [r3, #7]
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d123      	bne.n	8007918 <USB_HC_StartXfer+0x2dc>
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	78db      	ldrb	r3, [r3, #3]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d11f      	bne.n	8007918 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	015a      	lsls	r2, r3, #5
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	4413      	add	r3, r2
 80078e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	69fa      	ldr	r2, [r7, #28]
 80078e8:	0151      	lsls	r1, r2, #5
 80078ea:	6a3a      	ldr	r2, [r7, #32]
 80078ec:	440a      	add	r2, r1
 80078ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078f6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	6a3b      	ldr	r3, [r7, #32]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	0151      	lsls	r1, r2, #5
 800790a:	6a3a      	ldr	r2, [r7, #32]
 800790c:	440a      	add	r2, r1
 800790e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007916:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	7c9b      	ldrb	r3, [r3, #18]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d003      	beq.n	8007928 <USB_HC_StartXfer+0x2ec>
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	7c9b      	ldrb	r3, [r3, #18]
 8007924:	2b03      	cmp	r3, #3
 8007926:	d117      	bne.n	8007958 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800792c:	2b01      	cmp	r3, #1
 800792e:	d113      	bne.n	8007958 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	78db      	ldrb	r3, [r3, #3]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d10f      	bne.n	8007958 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	015a      	lsls	r2, r3, #5
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	4413      	add	r3, r2
 8007940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	69fa      	ldr	r2, [r7, #28]
 8007948:	0151      	lsls	r1, r2, #5
 800794a:	6a3a      	ldr	r2, [r7, #32]
 800794c:	440a      	add	r2, r1
 800794e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007952:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007956:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	7c9b      	ldrb	r3, [r3, #18]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d162      	bne.n	8007a26 <USB_HC_StartXfer+0x3ea>
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	78db      	ldrb	r3, [r3, #3]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d15e      	bne.n	8007a26 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	3b01      	subs	r3, #1
 800796e:	2b03      	cmp	r3, #3
 8007970:	d858      	bhi.n	8007a24 <USB_HC_StartXfer+0x3e8>
 8007972:	a201      	add	r2, pc, #4	@ (adr r2, 8007978 <USB_HC_StartXfer+0x33c>)
 8007974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007978:	08007989 	.word	0x08007989
 800797c:	080079ab 	.word	0x080079ab
 8007980:	080079cd 	.word	0x080079cd
 8007984:	080079ef 	.word	0x080079ef
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	015a      	lsls	r2, r3, #5
 800798c:	6a3b      	ldr	r3, [r7, #32]
 800798e:	4413      	add	r3, r2
 8007990:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	69fa      	ldr	r2, [r7, #28]
 8007998:	0151      	lsls	r1, r2, #5
 800799a:	6a3a      	ldr	r2, [r7, #32]
 800799c:	440a      	add	r2, r1
 800799e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079a6:	6053      	str	r3, [r2, #4]
          break;
 80079a8:	e03d      	b.n	8007a26 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	015a      	lsls	r2, r3, #5
 80079ae:	6a3b      	ldr	r3, [r7, #32]
 80079b0:	4413      	add	r3, r2
 80079b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	69fa      	ldr	r2, [r7, #28]
 80079ba:	0151      	lsls	r1, r2, #5
 80079bc:	6a3a      	ldr	r2, [r7, #32]
 80079be:	440a      	add	r2, r1
 80079c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079c4:	f043 030e 	orr.w	r3, r3, #14
 80079c8:	6053      	str	r3, [r2, #4]
          break;
 80079ca:	e02c      	b.n	8007a26 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	6a3b      	ldr	r3, [r7, #32]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	69fa      	ldr	r2, [r7, #28]
 80079dc:	0151      	lsls	r1, r2, #5
 80079de:	6a3a      	ldr	r2, [r7, #32]
 80079e0:	440a      	add	r2, r1
 80079e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80079ea:	6053      	str	r3, [r2, #4]
          break;
 80079ec:	e01b      	b.n	8007a26 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	015a      	lsls	r2, r3, #5
 80079f2:	6a3b      	ldr	r3, [r7, #32]
 80079f4:	4413      	add	r3, r2
 80079f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	69fa      	ldr	r2, [r7, #28]
 80079fe:	0151      	lsls	r1, r2, #5
 8007a00:	6a3a      	ldr	r2, [r7, #32]
 8007a02:	440a      	add	r2, r1
 8007a04:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a0c:	6053      	str	r3, [r2, #4]
          break;
 8007a0e:	e00a      	b.n	8007a26 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007a10:	69fb      	ldr	r3, [r7, #28]
 8007a12:	015a      	lsls	r2, r3, #5
 8007a14:	6a3b      	ldr	r3, [r7, #32]
 8007a16:	4413      	add	r3, r2
 8007a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	2300      	movs	r3, #0
 8007a20:	6053      	str	r3, [r2, #4]
 8007a22:	e000      	b.n	8007a26 <USB_HC_StartXfer+0x3ea>
          break;
 8007a24:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007a3c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	78db      	ldrb	r3, [r3, #3]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d004      	beq.n	8007a50 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a4c:	613b      	str	r3, [r7, #16]
 8007a4e:	e003      	b.n	8007a58 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007a56:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a5e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	015a      	lsls	r2, r3, #5
 8007a64:	6a3b      	ldr	r3, [r7, #32]
 8007a66:	4413      	add	r3, r2
 8007a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007a72:	79fb      	ldrb	r3, [r7, #7]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	e055      	b.n	8007b28 <USB_HC_StartXfer+0x4ec>
 8007a7c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	78db      	ldrb	r3, [r3, #3]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d14e      	bne.n	8007b26 <USB_HC_StartXfer+0x4ea>
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d04a      	beq.n	8007b26 <USB_HC_StartXfer+0x4ea>
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	79db      	ldrb	r3, [r3, #7]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d146      	bne.n	8007b26 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	7c9b      	ldrb	r3, [r3, #18]
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	d831      	bhi.n	8007b04 <USB_HC_StartXfer+0x4c8>
 8007aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa8 <USB_HC_StartXfer+0x46c>)
 8007aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa6:	bf00      	nop
 8007aa8:	08007ab9 	.word	0x08007ab9
 8007aac:	08007add 	.word	0x08007add
 8007ab0:	08007ab9 	.word	0x08007ab9
 8007ab4:	08007add 	.word	0x08007add
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	6a1b      	ldr	r3, [r3, #32]
 8007abc:	3303      	adds	r3, #3
 8007abe:	089b      	lsrs	r3, r3, #2
 8007ac0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007ac2:	8afa      	ldrh	r2, [r7, #22]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d91c      	bls.n	8007b08 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	699b      	ldr	r3, [r3, #24]
 8007ad2:	f043 0220 	orr.w	r2, r3, #32
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	619a      	str	r2, [r3, #24]
        }
        break;
 8007ada:	e015      	b.n	8007b08 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	6a1b      	ldr	r3, [r3, #32]
 8007ae0:	3303      	adds	r3, #3
 8007ae2:	089b      	lsrs	r3, r3, #2
 8007ae4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007ae6:	8afa      	ldrh	r2, [r7, #22]
 8007ae8:	6a3b      	ldr	r3, [r7, #32]
 8007aea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d90a      	bls.n	8007b0c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	619a      	str	r2, [r3, #24]
        }
        break;
 8007b02:	e003      	b.n	8007b0c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007b04:	bf00      	nop
 8007b06:	e002      	b.n	8007b0e <USB_HC_StartXfer+0x4d2>
        break;
 8007b08:	bf00      	nop
 8007b0a:	e000      	b.n	8007b0e <USB_HC_StartXfer+0x4d2>
        break;
 8007b0c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	6999      	ldr	r1, [r3, #24]
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	785a      	ldrb	r2, [r3, #1]
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	9000      	str	r0, [sp, #0]
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f7ff f9c3 	bl	8006eac <USB_WritePacket>
  }

  return HAL_OK;
 8007b26:	2300      	movs	r3, #0
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3728      	adds	r7, #40	@ 0x28
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007b42:	695b      	ldr	r3, [r3, #20]
 8007b44:	b29b      	uxth	r3, r3
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3714      	adds	r7, #20
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr

08007b52 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007b52:	b480      	push	{r7}
 8007b54:	b089      	sub	sp, #36	@ 0x24
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007b62:	78fb      	ldrb	r3, [r7, #3]
 8007b64:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	015a      	lsls	r2, r3, #5
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	4413      	add	r3, r2
 8007b72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	0c9b      	lsrs	r3, r3, #18
 8007b7a:	f003 0303 	and.w	r3, r3, #3
 8007b7e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	015a      	lsls	r2, r3, #5
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	4413      	add	r3, r2
 8007b88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	0fdb      	lsrs	r3, r3, #31
 8007b90:	f003 0301 	and.w	r3, r3, #1
 8007b94:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	015a      	lsls	r2, r3, #5
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	0fdb      	lsrs	r3, r3, #31
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	f003 0320 	and.w	r3, r3, #32
 8007bb4:	2b20      	cmp	r3, #32
 8007bb6:	d10d      	bne.n	8007bd4 <USB_HC_Halt+0x82>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10a      	bne.n	8007bd4 <USB_HC_Halt+0x82>
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d005      	beq.n	8007bd0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d002      	beq.n	8007bd0 <USB_HC_Halt+0x7e>
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	2b03      	cmp	r3, #3
 8007bce:	d101      	bne.n	8007bd4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	e0d8      	b.n	8007d86 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d002      	beq.n	8007be0 <USB_HC_Halt+0x8e>
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	2b02      	cmp	r3, #2
 8007bde:	d173      	bne.n	8007cc8 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	015a      	lsls	r2, r3, #5
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	4413      	add	r3, r2
 8007be8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	69ba      	ldr	r2, [r7, #24]
 8007bf0:	0151      	lsls	r1, r2, #5
 8007bf2:	69fa      	ldr	r2, [r7, #28]
 8007bf4:	440a      	add	r2, r1
 8007bf6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bfa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bfe:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	f003 0320 	and.w	r3, r3, #32
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d14a      	bne.n	8007ca2 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c10:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d133      	bne.n	8007c80 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007c18:	69bb      	ldr	r3, [r7, #24]
 8007c1a:	015a      	lsls	r2, r3, #5
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	4413      	add	r3, r2
 8007c20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	69ba      	ldr	r2, [r7, #24]
 8007c28:	0151      	lsls	r1, r2, #5
 8007c2a:	69fa      	ldr	r2, [r7, #28]
 8007c2c:	440a      	add	r2, r1
 8007c2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c36:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c38:	69bb      	ldr	r3, [r7, #24]
 8007c3a:	015a      	lsls	r2, r3, #5
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	4413      	add	r3, r2
 8007c40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	69ba      	ldr	r2, [r7, #24]
 8007c48:	0151      	lsls	r1, r2, #5
 8007c4a:	69fa      	ldr	r2, [r7, #28]
 8007c4c:	440a      	add	r2, r1
 8007c4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c56:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c64:	d82e      	bhi.n	8007cc4 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	015a      	lsls	r2, r3, #5
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	4413      	add	r3, r2
 8007c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c7c:	d0ec      	beq.n	8007c58 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007c7e:	e081      	b.n	8007d84 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	015a      	lsls	r2, r3, #5
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	4413      	add	r3, r2
 8007c88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	0151      	lsls	r1, r2, #5
 8007c92:	69fa      	ldr	r2, [r7, #28]
 8007c94:	440a      	add	r2, r1
 8007c96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c9e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007ca0:	e070      	b.n	8007d84 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	015a      	lsls	r2, r3, #5
 8007ca6:	69fb      	ldr	r3, [r7, #28]
 8007ca8:	4413      	add	r3, r2
 8007caa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	69ba      	ldr	r2, [r7, #24]
 8007cb2:	0151      	lsls	r1, r2, #5
 8007cb4:	69fa      	ldr	r2, [r7, #28]
 8007cb6:	440a      	add	r2, r1
 8007cb8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cbc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cc0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007cc2:	e05f      	b.n	8007d84 <USB_HC_Halt+0x232>
            break;
 8007cc4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007cc6:	e05d      	b.n	8007d84 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007cc8:	69bb      	ldr	r3, [r7, #24]
 8007cca:	015a      	lsls	r2, r3, #5
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	4413      	add	r3, r2
 8007cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	69ba      	ldr	r2, [r7, #24]
 8007cd8:	0151      	lsls	r1, r2, #5
 8007cda:	69fa      	ldr	r2, [r7, #28]
 8007cdc:	440a      	add	r2, r1
 8007cde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ce2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ce6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d133      	bne.n	8007d60 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	69ba      	ldr	r2, [r7, #24]
 8007d08:	0151      	lsls	r1, r2, #5
 8007d0a:	69fa      	ldr	r2, [r7, #28]
 8007d0c:	440a      	add	r2, r1
 8007d0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d16:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007d18:	69bb      	ldr	r3, [r7, #24]
 8007d1a:	015a      	lsls	r2, r3, #5
 8007d1c:	69fb      	ldr	r3, [r7, #28]
 8007d1e:	4413      	add	r3, r2
 8007d20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	69ba      	ldr	r2, [r7, #24]
 8007d28:	0151      	lsls	r1, r2, #5
 8007d2a:	69fa      	ldr	r2, [r7, #28]
 8007d2c:	440a      	add	r2, r1
 8007d2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d36:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d44:	d81d      	bhi.n	8007d82 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	015a      	lsls	r2, r3, #5
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d5c:	d0ec      	beq.n	8007d38 <USB_HC_Halt+0x1e6>
 8007d5e:	e011      	b.n	8007d84 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	69ba      	ldr	r2, [r7, #24]
 8007d70:	0151      	lsls	r1, r2, #5
 8007d72:	69fa      	ldr	r2, [r7, #28]
 8007d74:	440a      	add	r2, r1
 8007d76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d7e:	6013      	str	r3, [r2, #0]
 8007d80:	e000      	b.n	8007d84 <USB_HC_Halt+0x232>
          break;
 8007d82:	bf00      	nop
    }
  }

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3724      	adds	r7, #36	@ 0x24
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr
	...

08007d94 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b087      	sub	sp, #28
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007da4:	78fb      	ldrb	r3, [r7, #3]
 8007da6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007da8:	2301      	movs	r3, #1
 8007daa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	04da      	lsls	r2, r3, #19
 8007db0:	4b15      	ldr	r3, [pc, #84]	@ (8007e08 <USB_DoPing+0x74>)
 8007db2:	4013      	ands	r3, r2
 8007db4:	693a      	ldr	r2, [r7, #16]
 8007db6:	0151      	lsls	r1, r2, #5
 8007db8:	697a      	ldr	r2, [r7, #20]
 8007dba:	440a      	add	r2, r1
 8007dbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007dc4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	015a      	lsls	r2, r3, #5
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	4413      	add	r3, r2
 8007dce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ddc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007de4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007df2:	461a      	mov	r2, r3
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	371c      	adds	r7, #28
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	1ff80000 	.word	0x1ff80000

08007e0c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b088      	sub	sp, #32
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e14:	2300      	movs	r3, #0
 8007e16:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f7fe ff86 	bl	8006d32 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e26:	2110      	movs	r1, #16
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f7fe ffdf 	bl	8006dec <USB_FlushTxFifo>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d001      	beq.n	8007e38 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f7ff f809 	bl	8006e50 <USB_FlushRxFifo>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d001      	beq.n	8007e48 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007e48:	2300      	movs	r3, #0
 8007e4a:	61bb      	str	r3, [r7, #24]
 8007e4c:	e01f      	b.n	8007e8e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	015a      	lsls	r2, r3, #5
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	4413      	add	r3, r2
 8007e56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e64:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007e74:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	015a      	lsls	r2, r3, #5
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e82:	461a      	mov	r2, r3
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	61bb      	str	r3, [r7, #24]
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	2b0f      	cmp	r3, #15
 8007e92:	d9dc      	bls.n	8007e4e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007e94:	2300      	movs	r3, #0
 8007e96:	61bb      	str	r3, [r7, #24]
 8007e98:	e034      	b.n	8007f04 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	015a      	lsls	r2, r3, #5
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007eb0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007eb8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ec0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	015a      	lsls	r2, r3, #5
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	4413      	add	r3, r2
 8007eca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ece:	461a      	mov	r2, r3
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ee0:	d80c      	bhi.n	8007efc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	015a      	lsls	r2, r3, #5
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	4413      	add	r3, r2
 8007eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ef4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ef8:	d0ec      	beq.n	8007ed4 <USB_StopHost+0xc8>
 8007efa:	e000      	b.n	8007efe <USB_StopHost+0xf2>
        break;
 8007efc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	3301      	adds	r3, #1
 8007f02:	61bb      	str	r3, [r7, #24]
 8007f04:	69bb      	ldr	r3, [r7, #24]
 8007f06:	2b0f      	cmp	r3, #15
 8007f08:	d9c7      	bls.n	8007e9a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f10:	461a      	mov	r2, r3
 8007f12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f16:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f1e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f7fe fef5 	bl	8006d10 <USB_EnableGlobalInt>

  return ret;
 8007f26:	7ffb      	ldrb	r3, [r7, #31]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3720      	adds	r7, #32
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007f30:	b590      	push	{r4, r7, lr}
 8007f32:	b089      	sub	sp, #36	@ 0x24
 8007f34:	af04      	add	r7, sp, #16
 8007f36:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007f38:	2301      	movs	r3, #1
 8007f3a:	2202      	movs	r2, #2
 8007f3c:	2102      	movs	r1, #2
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fc83 	bl	800884a <USBH_FindInterface>
 8007f44:	4603      	mov	r3, r0
 8007f46:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
 8007f4a:	2bff      	cmp	r3, #255	@ 0xff
 8007f4c:	d002      	beq.n	8007f54 <USBH_CDC_InterfaceInit+0x24>
 8007f4e:	7bfb      	ldrb	r3, [r7, #15]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d901      	bls.n	8007f58 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007f54:	2302      	movs	r3, #2
 8007f56:	e13d      	b.n	80081d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007f58:	7bfb      	ldrb	r3, [r7, #15]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 fc58 	bl	8008812 <USBH_SelectInterface>
 8007f62:	4603      	mov	r3, r0
 8007f64:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007f66:	7bbb      	ldrb	r3, [r7, #14]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d001      	beq.n	8007f70 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	e131      	b.n	80081d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007f76:	2050      	movs	r0, #80	@ 0x50
 8007f78:	f002 fb6a 	bl	800a650 <malloc>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f86:	69db      	ldr	r3, [r3, #28]
 8007f88:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d101      	bne.n	8007f94 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007f90:	2302      	movs	r3, #2
 8007f92:	e11f      	b.n	80081d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007f94:	2250      	movs	r2, #80	@ 0x50
 8007f96:	2100      	movs	r1, #0
 8007f98:	68b8      	ldr	r0, [r7, #8]
 8007f9a:	f002 fc17 	bl	800a7cc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007f9e:	7bfb      	ldrb	r3, [r7, #15]
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	211a      	movs	r1, #26
 8007fa4:	fb01 f303 	mul.w	r3, r1, r3
 8007fa8:	4413      	add	r3, r2
 8007faa:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	b25b      	sxtb	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	da15      	bge.n	8007fe2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007fb6:	7bfb      	ldrb	r3, [r7, #15]
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	211a      	movs	r1, #26
 8007fbc:	fb01 f303 	mul.w	r3, r1, r3
 8007fc0:	4413      	add	r3, r2
 8007fc2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007fc6:	781a      	ldrb	r2, [r3, #0]
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007fcc:	7bfb      	ldrb	r3, [r7, #15]
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	211a      	movs	r1, #26
 8007fd2:	fb01 f303 	mul.w	r3, r1, r3
 8007fd6:	4413      	add	r3, r2
 8007fd8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007fdc:	881a      	ldrh	r2, [r3, #0]
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	785b      	ldrb	r3, [r3, #1]
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f001 ffc4 	bl	8009f76 <USBH_AllocPipe>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	7819      	ldrb	r1, [r3, #0]
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	7858      	ldrb	r0, [r3, #1]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800800a:	68ba      	ldr	r2, [r7, #8]
 800800c:	8952      	ldrh	r2, [r2, #10]
 800800e:	9202      	str	r2, [sp, #8]
 8008010:	2203      	movs	r2, #3
 8008012:	9201      	str	r2, [sp, #4]
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	4623      	mov	r3, r4
 8008018:	4602      	mov	r2, r0
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f001 ff7c 	bl	8009f18 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	2200      	movs	r2, #0
 8008026:	4619      	mov	r1, r3
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f002 fa8b 	bl	800a544 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800802e:	2300      	movs	r3, #0
 8008030:	2200      	movs	r2, #0
 8008032:	210a      	movs	r1, #10
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 fc08 	bl	800884a <USBH_FindInterface>
 800803a:	4603      	mov	r3, r0
 800803c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	2bff      	cmp	r3, #255	@ 0xff
 8008042:	d002      	beq.n	800804a <USBH_CDC_InterfaceInit+0x11a>
 8008044:	7bfb      	ldrb	r3, [r7, #15]
 8008046:	2b01      	cmp	r3, #1
 8008048:	d901      	bls.n	800804e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800804a:	2302      	movs	r3, #2
 800804c:	e0c2      	b.n	80081d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800804e:	7bfb      	ldrb	r3, [r7, #15]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	211a      	movs	r1, #26
 8008054:	fb01 f303 	mul.w	r3, r1, r3
 8008058:	4413      	add	r3, r2
 800805a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	b25b      	sxtb	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	da16      	bge.n	8008094 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008066:	7bfb      	ldrb	r3, [r7, #15]
 8008068:	687a      	ldr	r2, [r7, #4]
 800806a:	211a      	movs	r1, #26
 800806c:	fb01 f303 	mul.w	r3, r1, r3
 8008070:	4413      	add	r3, r2
 8008072:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008076:	781a      	ldrb	r2, [r3, #0]
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800807c:	7bfb      	ldrb	r3, [r7, #15]
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	211a      	movs	r1, #26
 8008082:	fb01 f303 	mul.w	r3, r1, r3
 8008086:	4413      	add	r3, r2
 8008088:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800808c:	881a      	ldrh	r2, [r3, #0]
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	835a      	strh	r2, [r3, #26]
 8008092:	e015      	b.n	80080c0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008094:	7bfb      	ldrb	r3, [r7, #15]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	211a      	movs	r1, #26
 800809a:	fb01 f303 	mul.w	r3, r1, r3
 800809e:	4413      	add	r3, r2
 80080a0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80080a4:	781a      	ldrb	r2, [r3, #0]
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80080aa:	7bfb      	ldrb	r3, [r7, #15]
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	211a      	movs	r1, #26
 80080b0:	fb01 f303 	mul.w	r3, r1, r3
 80080b4:	4413      	add	r3, r2
 80080b6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80080ba:	881a      	ldrh	r2, [r3, #0]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80080c0:	7bfb      	ldrb	r3, [r7, #15]
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	211a      	movs	r1, #26
 80080c6:	fb01 f303 	mul.w	r3, r1, r3
 80080ca:	4413      	add	r3, r2
 80080cc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	b25b      	sxtb	r3, r3
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	da16      	bge.n	8008106 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80080d8:	7bfb      	ldrb	r3, [r7, #15]
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	211a      	movs	r1, #26
 80080de:	fb01 f303 	mul.w	r3, r1, r3
 80080e2:	4413      	add	r3, r2
 80080e4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80080e8:	781a      	ldrb	r2, [r3, #0]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80080ee:	7bfb      	ldrb	r3, [r7, #15]
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	211a      	movs	r1, #26
 80080f4:	fb01 f303 	mul.w	r3, r1, r3
 80080f8:	4413      	add	r3, r2
 80080fa:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80080fe:	881a      	ldrh	r2, [r3, #0]
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	835a      	strh	r2, [r3, #26]
 8008104:	e015      	b.n	8008132 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	211a      	movs	r1, #26
 800810c:	fb01 f303 	mul.w	r3, r1, r3
 8008110:	4413      	add	r3, r2
 8008112:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008116:	781a      	ldrb	r2, [r3, #0]
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800811c:	7bfb      	ldrb	r3, [r7, #15]
 800811e:	687a      	ldr	r2, [r7, #4]
 8008120:	211a      	movs	r1, #26
 8008122:	fb01 f303 	mul.w	r3, r1, r3
 8008126:	4413      	add	r3, r2
 8008128:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800812c:	881a      	ldrh	r2, [r3, #0]
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	7b9b      	ldrb	r3, [r3, #14]
 8008136:	4619      	mov	r1, r3
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f001 ff1c 	bl	8009f76 <USBH_AllocPipe>
 800813e:	4603      	mov	r3, r0
 8008140:	461a      	mov	r2, r3
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	7bdb      	ldrb	r3, [r3, #15]
 800814a:	4619      	mov	r1, r3
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f001 ff12 	bl	8009f76 <USBH_AllocPipe>
 8008152:	4603      	mov	r3, r0
 8008154:	461a      	mov	r2, r3
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	7b59      	ldrb	r1, [r3, #13]
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	7b98      	ldrb	r0, [r3, #14]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	8b12      	ldrh	r2, [r2, #24]
 8008172:	9202      	str	r2, [sp, #8]
 8008174:	2202      	movs	r2, #2
 8008176:	9201      	str	r2, [sp, #4]
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	4623      	mov	r3, r4
 800817c:	4602      	mov	r2, r0
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f001 feca 	bl	8009f18 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	7b19      	ldrb	r1, [r3, #12]
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	7bd8      	ldrb	r0, [r3, #15]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008198:	68ba      	ldr	r2, [r7, #8]
 800819a:	8b52      	ldrh	r2, [r2, #26]
 800819c:	9202      	str	r2, [sp, #8]
 800819e:	2202      	movs	r2, #2
 80081a0:	9201      	str	r2, [sp, #4]
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	4623      	mov	r3, r4
 80081a6:	4602      	mov	r2, r0
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f001 feb5 	bl	8009f18 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	7b5b      	ldrb	r3, [r3, #13]
 80081ba:	2200      	movs	r2, #0
 80081bc:	4619      	mov	r1, r3
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f002 f9c0 	bl	800a544 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	7b1b      	ldrb	r3, [r3, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	4619      	mov	r1, r3
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f002 f9b9 	bl	800a544 <USBH_LL_SetToggle>

  return USBH_OK;
 80081d2:	2300      	movs	r3, #0
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3714      	adds	r7, #20
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd90      	pop	{r4, r7, pc}

080081dc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b084      	sub	sp, #16
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081ea:	69db      	ldr	r3, [r3, #28]
 80081ec:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00e      	beq.n	8008214 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	4619      	mov	r1, r3
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f001 feaa 	bl	8009f56 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	4619      	mov	r1, r3
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f001 fed5 	bl	8009fb8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2200      	movs	r2, #0
 8008212:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	7b1b      	ldrb	r3, [r3, #12]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00e      	beq.n	800823a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	7b1b      	ldrb	r3, [r3, #12]
 8008220:	4619      	mov	r1, r3
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f001 fe97 	bl	8009f56 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	7b1b      	ldrb	r3, [r3, #12]
 800822c:	4619      	mov	r1, r3
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f001 fec2 	bl	8009fb8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2200      	movs	r2, #0
 8008238:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	7b5b      	ldrb	r3, [r3, #13]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00e      	beq.n	8008260 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	7b5b      	ldrb	r3, [r3, #13]
 8008246:	4619      	mov	r1, r3
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f001 fe84 	bl	8009f56 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	7b5b      	ldrb	r3, [r3, #13]
 8008252:	4619      	mov	r1, r3
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f001 feaf 	bl	8009fb8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2200      	movs	r2, #0
 800825e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008266:	69db      	ldr	r3, [r3, #28]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00b      	beq.n	8008284 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008272:	69db      	ldr	r3, [r3, #28]
 8008274:	4618      	mov	r0, r3
 8008276:	f002 f9f3 	bl	800a660 <free>
    phost->pActiveClass->pData = 0U;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008280:	2200      	movs	r2, #0
 8008282:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3710      	adds	r7, #16
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b084      	sub	sp, #16
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800829c:	69db      	ldr	r3, [r3, #28]
 800829e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	3340      	adds	r3, #64	@ 0x40
 80082a4:	4619      	mov	r1, r3
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 f8b1 	bl	800840e <GetLineCoding>
 80082ac:	4603      	mov	r3, r0
 80082ae:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80082b0:	7afb      	ldrb	r3, [r7, #11]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d105      	bne.n	80082c2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80082bc:	2102      	movs	r1, #2
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80082c2:	7afb      	ldrb	r3, [r7, #11]
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3710      	adds	r7, #16
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80082d4:	2301      	movs	r3, #1
 80082d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80082d8:	2300      	movs	r3, #0
 80082da:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80082e2:	69db      	ldr	r3, [r3, #28]
 80082e4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80082ec:	2b04      	cmp	r3, #4
 80082ee:	d877      	bhi.n	80083e0 <USBH_CDC_Process+0x114>
 80082f0:	a201      	add	r2, pc, #4	@ (adr r2, 80082f8 <USBH_CDC_Process+0x2c>)
 80082f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f6:	bf00      	nop
 80082f8:	0800830d 	.word	0x0800830d
 80082fc:	08008313 	.word	0x08008313
 8008300:	08008343 	.word	0x08008343
 8008304:	080083b7 	.word	0x080083b7
 8008308:	080083c5 	.word	0x080083c5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800830c:	2300      	movs	r3, #0
 800830e:	73fb      	strb	r3, [r7, #15]
      break;
 8008310:	e06d      	b.n	80083ee <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008316:	4619      	mov	r1, r3
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 f897 	bl	800844c <SetLineCoding>
 800831e:	4603      	mov	r3, r0
 8008320:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008322:	7bbb      	ldrb	r3, [r7, #14]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d104      	bne.n	8008332 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2202      	movs	r2, #2
 800832c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008330:	e058      	b.n	80083e4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008332:	7bbb      	ldrb	r3, [r7, #14]
 8008334:	2b01      	cmp	r3, #1
 8008336:	d055      	beq.n	80083e4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	2204      	movs	r2, #4
 800833c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008340:	e050      	b.n	80083e4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	3340      	adds	r3, #64	@ 0x40
 8008346:	4619      	mov	r1, r3
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 f860 	bl	800840e <GetLineCoding>
 800834e:	4603      	mov	r3, r0
 8008350:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008352:	7bbb      	ldrb	r3, [r7, #14]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d126      	bne.n	80083a6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	2200      	movs	r2, #0
 800835c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800836a:	791b      	ldrb	r3, [r3, #4]
 800836c:	429a      	cmp	r2, r3
 800836e:	d13b      	bne.n	80083e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800837a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800837c:	429a      	cmp	r2, r3
 800837e:	d133      	bne.n	80083e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800838a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800838c:	429a      	cmp	r2, r3
 800838e:	d12b      	bne.n	80083e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008398:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800839a:	429a      	cmp	r2, r3
 800839c:	d124      	bne.n	80083e8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 f958 	bl	8008654 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80083a4:	e020      	b.n	80083e8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80083a6:	7bbb      	ldrb	r3, [r7, #14]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d01d      	beq.n	80083e8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	2204      	movs	r2, #4
 80083b0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80083b4:	e018      	b.n	80083e8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f867 	bl	800848a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f8da 	bl	8008576 <CDC_ProcessReception>
      break;
 80083c2:	e014      	b.n	80083ee <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80083c4:	2100      	movs	r1, #0
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f001 f81e 	bl	8009408 <USBH_ClrFeature>
 80083cc:	4603      	mov	r3, r0
 80083ce:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80083d0:	7bbb      	ldrb	r3, [r7, #14]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d10a      	bne.n	80083ec <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80083de:	e005      	b.n	80083ec <USBH_CDC_Process+0x120>

    default:
      break;
 80083e0:	bf00      	nop
 80083e2:	e004      	b.n	80083ee <USBH_CDC_Process+0x122>
      break;
 80083e4:	bf00      	nop
 80083e6:	e002      	b.n	80083ee <USBH_CDC_Process+0x122>
      break;
 80083e8:	bf00      	nop
 80083ea:	e000      	b.n	80083ee <USBH_CDC_Process+0x122>
      break;
 80083ec:	bf00      	nop

  }

  return status;
 80083ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3710      	adds	r7, #16
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b082      	sub	sp, #8
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
 8008416:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	22a1      	movs	r2, #161	@ 0xa1
 800841c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2221      	movs	r2, #33	@ 0x21
 8008422:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2207      	movs	r2, #7
 8008434:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	2207      	movs	r2, #7
 800843a:	4619      	mov	r1, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f001 fb17 	bl	8009a70 <USBH_CtlReq>
 8008442:	4603      	mov	r3, r0
}
 8008444:	4618      	mov	r0, r3
 8008446:	3708      	adds	r7, #8
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2221      	movs	r2, #33	@ 0x21
 800845a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2220      	movs	r2, #32
 8008460:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2200      	movs	r2, #0
 8008466:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2207      	movs	r2, #7
 8008472:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	2207      	movs	r2, #7
 8008478:	4619      	mov	r1, r3
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f001 faf8 	bl	8009a70 <USBH_CtlReq>
 8008480:	4603      	mov	r3, r0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800848a:	b580      	push	{r7, lr}
 800848c:	b086      	sub	sp, #24
 800848e:	af02      	add	r7, sp, #8
 8008490:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008498:	69db      	ldr	r3, [r3, #28]
 800849a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800849c:	2300      	movs	r3, #0
 800849e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d002      	beq.n	80084b0 <CDC_ProcessTransmission+0x26>
 80084aa:	2b02      	cmp	r3, #2
 80084ac:	d023      	beq.n	80084f6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80084ae:	e05e      	b.n	800856e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	8b12      	ldrh	r2, [r2, #24]
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d90b      	bls.n	80084d4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	69d9      	ldr	r1, [r3, #28]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	8b1a      	ldrh	r2, [r3, #24]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	7b5b      	ldrb	r3, [r3, #13]
 80084c8:	2001      	movs	r0, #1
 80084ca:	9000      	str	r0, [sp, #0]
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f001 fce0 	bl	8009e92 <USBH_BulkSendData>
 80084d2:	e00b      	b.n	80084ec <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80084dc:	b29a      	uxth	r2, r3
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	7b5b      	ldrb	r3, [r3, #13]
 80084e2:	2001      	movs	r0, #1
 80084e4:	9000      	str	r0, [sp, #0]
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f001 fcd3 	bl	8009e92 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2202      	movs	r2, #2
 80084f0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80084f4:	e03b      	b.n	800856e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	7b5b      	ldrb	r3, [r3, #13]
 80084fa:	4619      	mov	r1, r3
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f001 fff7 	bl	800a4f0 <USBH_LL_GetURBState>
 8008502:	4603      	mov	r3, r0
 8008504:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008506:	7afb      	ldrb	r3, [r7, #11]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d128      	bne.n	800855e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	8b12      	ldrh	r2, [r2, #24]
 8008514:	4293      	cmp	r3, r2
 8008516:	d90e      	bls.n	8008536 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	8b12      	ldrh	r2, [r2, #24]
 8008520:	1a9a      	subs	r2, r3, r2
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	69db      	ldr	r3, [r3, #28]
 800852a:	68fa      	ldr	r2, [r7, #12]
 800852c:	8b12      	ldrh	r2, [r2, #24]
 800852e:	441a      	add	r2, r3
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	61da      	str	r2, [r3, #28]
 8008534:	e002      	b.n	800853c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2200      	movs	r2, #0
 800853a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008540:	2b00      	cmp	r3, #0
 8008542:	d004      	beq.n	800854e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2201      	movs	r2, #1
 8008548:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800854c:	e00e      	b.n	800856c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 f868 	bl	800862c <USBH_CDC_TransmitCallback>
      break;
 800855c:	e006      	b.n	800856c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800855e:	7afb      	ldrb	r3, [r7, #11]
 8008560:	2b02      	cmp	r3, #2
 8008562:	d103      	bne.n	800856c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800856c:	bf00      	nop
  }
}
 800856e:	bf00      	nop
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b086      	sub	sp, #24
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008584:	69db      	ldr	r3, [r3, #28]
 8008586:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008588:	2300      	movs	r3, #0
 800858a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008592:	2b03      	cmp	r3, #3
 8008594:	d002      	beq.n	800859c <CDC_ProcessReception+0x26>
 8008596:	2b04      	cmp	r3, #4
 8008598:	d00e      	beq.n	80085b8 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800859a:	e043      	b.n	8008624 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	6a19      	ldr	r1, [r3, #32]
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	8b5a      	ldrh	r2, [r3, #26]
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	7b1b      	ldrb	r3, [r3, #12]
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f001 fc97 	bl	8009edc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	2204      	movs	r2, #4
 80085b2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80085b6:	e035      	b.n	8008624 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	7b1b      	ldrb	r3, [r3, #12]
 80085bc:	4619      	mov	r1, r3
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f001 ff96 	bl	800a4f0 <USBH_LL_GetURBState>
 80085c4:	4603      	mov	r3, r0
 80085c6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80085c8:	7cfb      	ldrb	r3, [r7, #19]
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d129      	bne.n	8008622 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	7b1b      	ldrb	r3, [r3, #12]
 80085d2:	4619      	mov	r1, r3
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f001 fef9 	bl	800a3cc <USBH_LL_GetLastXferSize>
 80085da:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d016      	beq.n	8008614 <CDC_ProcessReception+0x9e>
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	8b5b      	ldrh	r3, [r3, #26]
 80085ea:	461a      	mov	r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d110      	bne.n	8008614 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	1ad2      	subs	r2, r2, r3
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	6a1a      	ldr	r2, [r3, #32]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	441a      	add	r2, r3
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	2203      	movs	r2, #3
 800860e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008612:	e006      	b.n	8008622 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f000 f80f 	bl	8008640 <USBH_CDC_ReceiveCallback>
      break;
 8008622:	bf00      	nop
  }
}
 8008624:	bf00      	nop
 8008626:	3718      	adds	r7, #24
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800862c:	b480      	push	{r7}
 800862e:	b083      	sub	sp, #12
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008634:	bf00      	nop
 8008636:	370c      	adds	r7, #12
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008648:	bf00      	nop
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800865c:	bf00      	nop
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	4613      	mov	r3, r2
 8008674:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d101      	bne.n	8008680 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800867c:	2302      	movs	r3, #2
 800867e:	e029      	b.n	80086d4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	79fa      	ldrb	r2, [r7, #7]
 8008684:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2200      	movs	r2, #0
 800868c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008698:	68f8      	ldr	r0, [r7, #12]
 800869a:	f000 f81f 	bl	80086dc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2200      	movs	r2, #0
 80086b2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d003      	beq.n	80086cc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f001 fdc9 	bl	800a264 <USBH_LL_Init>

  return USBH_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3710      	adds	r7, #16
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}

080086dc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b084      	sub	sp, #16
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80086e4:	2300      	movs	r3, #0
 80086e6:	60fb      	str	r3, [r7, #12]
 80086e8:	e009      	b.n	80086fe <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	33e0      	adds	r3, #224	@ 0xe0
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4413      	add	r3, r2
 80086f4:	2200      	movs	r2, #0
 80086f6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	3301      	adds	r3, #1
 80086fc:	60fb      	str	r3, [r7, #12]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2b0f      	cmp	r3, #15
 8008702:	d9f2      	bls.n	80086ea <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008704:	2300      	movs	r3, #0
 8008706:	60fb      	str	r3, [r7, #12]
 8008708:	e009      	b.n	800871e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	4413      	add	r3, r2
 8008710:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008714:	2200      	movs	r2, #0
 8008716:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	3301      	adds	r3, #1
 800871c:	60fb      	str	r3, [r7, #12]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008724:	d3f1      	bcc.n	800870a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2201      	movs	r2, #1
 8008736:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2240      	movs	r2, #64	@ 0x40
 800874a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2200      	movs	r2, #0
 8008750:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2200      	movs	r2, #0
 8008756:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2201      	movs	r2, #1
 800875e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	331c      	adds	r3, #28
 8008776:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800877a:	2100      	movs	r1, #0
 800877c:	4618      	mov	r0, r3
 800877e:	f002 f825 	bl	800a7cc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008788:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800878c:	2100      	movs	r1, #0
 800878e:	4618      	mov	r0, r3
 8008790:	f002 f81c 	bl	800a7cc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800879a:	2212      	movs	r2, #18
 800879c:	2100      	movs	r1, #0
 800879e:	4618      	mov	r0, r3
 80087a0:	f002 f814 	bl	800a7cc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80087aa:	223e      	movs	r2, #62	@ 0x3e
 80087ac:	2100      	movs	r1, #0
 80087ae:	4618      	mov	r0, r3
 80087b0:	f002 f80c 	bl	800a7cc <memset>

  return USBH_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3710      	adds	r7, #16
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80087be:	b480      	push	{r7}
 80087c0:	b085      	sub	sp, #20
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80087c8:	2300      	movs	r3, #0
 80087ca:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d016      	beq.n	8008800 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d10e      	bne.n	80087fa <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80087e2:	1c59      	adds	r1, r3, #1
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	33de      	adds	r3, #222	@ 0xde
 80087ee:	6839      	ldr	r1, [r7, #0]
 80087f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80087f4:	2300      	movs	r3, #0
 80087f6:	73fb      	strb	r3, [r7, #15]
 80087f8:	e004      	b.n	8008804 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80087fa:	2302      	movs	r3, #2
 80087fc:	73fb      	strb	r3, [r7, #15]
 80087fe:	e001      	b.n	8008804 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008800:	2302      	movs	r3, #2
 8008802:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008804:	7bfb      	ldrb	r3, [r7, #15]
}
 8008806:	4618      	mov	r0, r3
 8008808:	3714      	adds	r7, #20
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr

08008812 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008812:	b480      	push	{r7}
 8008814:	b085      	sub	sp, #20
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
 800881a:	460b      	mov	r3, r1
 800881c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800881e:	2300      	movs	r3, #0
 8008820:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008828:	78fa      	ldrb	r2, [r7, #3]
 800882a:	429a      	cmp	r2, r3
 800882c:	d204      	bcs.n	8008838 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	78fa      	ldrb	r2, [r7, #3]
 8008832:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008836:	e001      	b.n	800883c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008838:	2302      	movs	r3, #2
 800883a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800883c:	7bfb      	ldrb	r3, [r7, #15]
}
 800883e:	4618      	mov	r0, r3
 8008840:	3714      	adds	r7, #20
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800884a:	b480      	push	{r7}
 800884c:	b087      	sub	sp, #28
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	4608      	mov	r0, r1
 8008854:	4611      	mov	r1, r2
 8008856:	461a      	mov	r2, r3
 8008858:	4603      	mov	r3, r0
 800885a:	70fb      	strb	r3, [r7, #3]
 800885c:	460b      	mov	r3, r1
 800885e:	70bb      	strb	r3, [r7, #2]
 8008860:	4613      	mov	r3, r2
 8008862:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008864:	2300      	movs	r3, #0
 8008866:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008868:	2300      	movs	r3, #0
 800886a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008872:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008874:	e025      	b.n	80088c2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008876:	7dfb      	ldrb	r3, [r7, #23]
 8008878:	221a      	movs	r2, #26
 800887a:	fb02 f303 	mul.w	r3, r2, r3
 800887e:	3308      	adds	r3, #8
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	4413      	add	r3, r2
 8008884:	3302      	adds	r3, #2
 8008886:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	795b      	ldrb	r3, [r3, #5]
 800888c:	78fa      	ldrb	r2, [r7, #3]
 800888e:	429a      	cmp	r2, r3
 8008890:	d002      	beq.n	8008898 <USBH_FindInterface+0x4e>
 8008892:	78fb      	ldrb	r3, [r7, #3]
 8008894:	2bff      	cmp	r3, #255	@ 0xff
 8008896:	d111      	bne.n	80088bc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800889c:	78ba      	ldrb	r2, [r7, #2]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d002      	beq.n	80088a8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80088a2:	78bb      	ldrb	r3, [r7, #2]
 80088a4:	2bff      	cmp	r3, #255	@ 0xff
 80088a6:	d109      	bne.n	80088bc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80088ac:	787a      	ldrb	r2, [r7, #1]
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d002      	beq.n	80088b8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80088b2:	787b      	ldrb	r3, [r7, #1]
 80088b4:	2bff      	cmp	r3, #255	@ 0xff
 80088b6:	d101      	bne.n	80088bc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80088b8:	7dfb      	ldrb	r3, [r7, #23]
 80088ba:	e006      	b.n	80088ca <USBH_FindInterface+0x80>
    }
    if_ix++;
 80088bc:	7dfb      	ldrb	r3, [r7, #23]
 80088be:	3301      	adds	r3, #1
 80088c0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80088c2:	7dfb      	ldrb	r3, [r7, #23]
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d9d6      	bls.n	8008876 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80088c8:	23ff      	movs	r3, #255	@ 0xff
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	371c      	adds	r7, #28
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr

080088d6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80088d6:	b580      	push	{r7, lr}
 80088d8:	b082      	sub	sp, #8
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f001 fcfc 	bl	800a2dc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80088e4:	2101      	movs	r1, #1
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f001 fe15 	bl	800a516 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3708      	adds	r7, #8
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
	...

080088f8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b088      	sub	sp, #32
 80088fc:	af04      	add	r7, sp, #16
 80088fe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008900:	2302      	movs	r3, #2
 8008902:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008904:	2300      	movs	r3, #0
 8008906:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800890e:	b2db      	uxtb	r3, r3
 8008910:	2b01      	cmp	r3, #1
 8008912:	d102      	bne.n	800891a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2203      	movs	r2, #3
 8008918:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b0b      	cmp	r3, #11
 8008922:	f200 81bc 	bhi.w	8008c9e <USBH_Process+0x3a6>
 8008926:	a201      	add	r2, pc, #4	@ (adr r2, 800892c <USBH_Process+0x34>)
 8008928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800892c:	0800895d 	.word	0x0800895d
 8008930:	0800898f 	.word	0x0800898f
 8008934:	080089f9 	.word	0x080089f9
 8008938:	08008c39 	.word	0x08008c39
 800893c:	08008c9f 	.word	0x08008c9f
 8008940:	08008a99 	.word	0x08008a99
 8008944:	08008bdf 	.word	0x08008bdf
 8008948:	08008acf 	.word	0x08008acf
 800894c:	08008aef 	.word	0x08008aef
 8008950:	08008b0d 	.word	0x08008b0d
 8008954:	08008b51 	.word	0x08008b51
 8008958:	08008c21 	.word	0x08008c21
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 819c 	beq.w	8008ca2 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2201      	movs	r2, #1
 800896e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008970:	20c8      	movs	r0, #200	@ 0xc8
 8008972:	f001 fe1a 	bl	800a5aa <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f001 fd0d 	bl	800a396 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800898c:	e189      	b.n	8008ca2 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008994:	b2db      	uxtb	r3, r3
 8008996:	2b01      	cmp	r3, #1
 8008998:	d107      	bne.n	80089aa <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2202      	movs	r2, #2
 80089a6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80089a8:	e18a      	b.n	8008cc0 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80089b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80089b4:	d914      	bls.n	80089e0 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80089bc:	3301      	adds	r3, #1
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80089cc:	2b03      	cmp	r3, #3
 80089ce:	d903      	bls.n	80089d8 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	220d      	movs	r2, #13
 80089d4:	701a      	strb	r2, [r3, #0]
      break;
 80089d6:	e173      	b.n	8008cc0 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2200      	movs	r2, #0
 80089dc:	701a      	strb	r2, [r3, #0]
      break;
 80089de:	e16f      	b.n	8008cc0 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80089e6:	f103 020a 	add.w	r2, r3, #10
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80089f0:	200a      	movs	r0, #10
 80089f2:	f001 fdda 	bl	800a5aa <USBH_Delay>
      break;
 80089f6:	e163      	b.n	8008cc0 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d005      	beq.n	8008a0e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a08:	2104      	movs	r1, #4
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008a0e:	2064      	movs	r0, #100	@ 0x64
 8008a10:	f001 fdcb 	bl	800a5aa <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f001 fc97 	bl	800a348 <USBH_LL_GetSpeed>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2205      	movs	r2, #5
 8008a28:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008a2a:	2100      	movs	r1, #0
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f001 faa2 	bl	8009f76 <USBH_AllocPipe>
 8008a32:	4603      	mov	r3, r0
 8008a34:	461a      	mov	r2, r3
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008a3a:	2180      	movs	r1, #128	@ 0x80
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f001 fa9a 	bl	8009f76 <USBH_AllocPipe>
 8008a42:	4603      	mov	r3, r0
 8008a44:	461a      	mov	r2, r3
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	7919      	ldrb	r1, [r3, #4]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008a5e:	9202      	str	r2, [sp, #8]
 8008a60:	2200      	movs	r2, #0
 8008a62:	9201      	str	r2, [sp, #4]
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	4603      	mov	r3, r0
 8008a68:	2280      	movs	r2, #128	@ 0x80
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f001 fa54 	bl	8009f18 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	7959      	ldrb	r1, [r3, #5]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008a84:	9202      	str	r2, [sp, #8]
 8008a86:	2200      	movs	r2, #0
 8008a88:	9201      	str	r2, [sp, #4]
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2200      	movs	r2, #0
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f001 fa41 	bl	8009f18 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008a96:	e113      	b.n	8008cc0 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 f917 	bl	8008ccc <USBH_HandleEnum>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008aa2:	7bbb      	ldrb	r3, [r7, #14]
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f040 80fd 	bne.w	8008ca6 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d103      	bne.n	8008ac6 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2208      	movs	r2, #8
 8008ac2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008ac4:	e0ef      	b.n	8008ca6 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2207      	movs	r2, #7
 8008aca:	701a      	strb	r2, [r3, #0]
      break;
 8008acc:	e0eb      	b.n	8008ca6 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f000 80e8 	beq.w	8008caa <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ae0:	2101      	movs	r1, #1
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2208      	movs	r2, #8
 8008aea:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8008aec:	e0dd      	b.n	8008caa <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008af4:	4619      	mov	r1, r3
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fc3f 	bl	800937a <USBH_SetCfg>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	f040 80d5 	bne.w	8008cae <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2209      	movs	r2, #9
 8008b08:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008b0a:	e0d0      	b.n	8008cae <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008b12:	f003 0320 	and.w	r3, r3, #32
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d016      	beq.n	8008b48 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008b1a:	2101      	movs	r1, #1
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 fc4f 	bl	80093c0 <USBH_SetFeature>
 8008b22:	4603      	mov	r3, r0
 8008b24:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008b26:	7bbb      	ldrb	r3, [r7, #14]
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d103      	bne.n	8008b36 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	220a      	movs	r2, #10
 8008b32:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008b34:	e0bd      	b.n	8008cb2 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8008b36:	7bbb      	ldrb	r3, [r7, #14]
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	f040 80b9 	bne.w	8008cb2 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	220a      	movs	r2, #10
 8008b44:	701a      	strb	r2, [r3, #0]
      break;
 8008b46:	e0b4      	b.n	8008cb2 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	220a      	movs	r2, #10
 8008b4c:	701a      	strb	r2, [r3, #0]
      break;
 8008b4e:	e0b0      	b.n	8008cb2 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	f000 80ad 	beq.w	8008cb6 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008b64:	2300      	movs	r3, #0
 8008b66:	73fb      	strb	r3, [r7, #15]
 8008b68:	e016      	b.n	8008b98 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008b6a:	7bfa      	ldrb	r2, [r7, #15]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	32de      	adds	r2, #222	@ 0xde
 8008b70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b74:	791a      	ldrb	r2, [r3, #4]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d108      	bne.n	8008b92 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008b80:	7bfa      	ldrb	r2, [r7, #15]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	32de      	adds	r2, #222	@ 0xde
 8008b86:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008b90:	e005      	b.n	8008b9e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008b92:	7bfb      	ldrb	r3, [r7, #15]
 8008b94:	3301      	adds	r3, #1
 8008b96:	73fb      	strb	r3, [r7, #15]
 8008b98:	7bfb      	ldrb	r3, [r7, #15]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d0e5      	beq.n	8008b6a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d016      	beq.n	8008bd6 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	4798      	blx	r3
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d109      	bne.n	8008bce <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2206      	movs	r2, #6
 8008bbe:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008bc6:	2103      	movs	r1, #3
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008bcc:	e073      	b.n	8008cb6 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	220d      	movs	r2, #13
 8008bd2:	701a      	strb	r2, [r3, #0]
      break;
 8008bd4:	e06f      	b.n	8008cb6 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	220d      	movs	r2, #13
 8008bda:	701a      	strb	r2, [r3, #0]
      break;
 8008bdc:	e06b      	b.n	8008cb6 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d017      	beq.n	8008c18 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	4798      	blx	r3
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d103      	bne.n	8008c08 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	220b      	movs	r2, #11
 8008c04:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008c06:	e058      	b.n	8008cba <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8008c08:	7bbb      	ldrb	r3, [r7, #14]
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	2b02      	cmp	r3, #2
 8008c0e:	d154      	bne.n	8008cba <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	220d      	movs	r2, #13
 8008c14:	701a      	strb	r2, [r3, #0]
      break;
 8008c16:	e050      	b.n	8008cba <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	220d      	movs	r2, #13
 8008c1c:	701a      	strb	r2, [r3, #0]
      break;
 8008c1e:	e04c      	b.n	8008cba <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d049      	beq.n	8008cbe <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c30:	695b      	ldr	r3, [r3, #20]
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	4798      	blx	r3
      }
      break;
 8008c36:	e042      	b.n	8008cbe <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f7ff fd4b 	bl	80086dc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d009      	beq.n	8008c64 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d005      	beq.n	8008c7a <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008c74:	2105      	movs	r1, #5
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d107      	bne.n	8008c96 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f7ff fe21 	bl	80088d6 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008c94:	e014      	b.n	8008cc0 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f001 fb20 	bl	800a2dc <USBH_LL_Start>
      break;
 8008c9c:	e010      	b.n	8008cc0 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8008c9e:	bf00      	nop
 8008ca0:	e00e      	b.n	8008cc0 <USBH_Process+0x3c8>
      break;
 8008ca2:	bf00      	nop
 8008ca4:	e00c      	b.n	8008cc0 <USBH_Process+0x3c8>
      break;
 8008ca6:	bf00      	nop
 8008ca8:	e00a      	b.n	8008cc0 <USBH_Process+0x3c8>
    break;
 8008caa:	bf00      	nop
 8008cac:	e008      	b.n	8008cc0 <USBH_Process+0x3c8>
      break;
 8008cae:	bf00      	nop
 8008cb0:	e006      	b.n	8008cc0 <USBH_Process+0x3c8>
      break;
 8008cb2:	bf00      	nop
 8008cb4:	e004      	b.n	8008cc0 <USBH_Process+0x3c8>
      break;
 8008cb6:	bf00      	nop
 8008cb8:	e002      	b.n	8008cc0 <USBH_Process+0x3c8>
      break;
 8008cba:	bf00      	nop
 8008cbc:	e000      	b.n	8008cc0 <USBH_Process+0x3c8>
      break;
 8008cbe:	bf00      	nop
  }
  return USBH_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3710      	adds	r7, #16
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop

08008ccc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b088      	sub	sp, #32
 8008cd0:	af04      	add	r7, sp, #16
 8008cd2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	785b      	ldrb	r3, [r3, #1]
 8008ce0:	2b07      	cmp	r3, #7
 8008ce2:	f200 81bd 	bhi.w	8009060 <USBH_HandleEnum+0x394>
 8008ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8008cec <USBH_HandleEnum+0x20>)
 8008ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cec:	08008d0d 	.word	0x08008d0d
 8008cf0:	08008dc7 	.word	0x08008dc7
 8008cf4:	08008e31 	.word	0x08008e31
 8008cf8:	08008ebb 	.word	0x08008ebb
 8008cfc:	08008f25 	.word	0x08008f25
 8008d00:	08008f95 	.word	0x08008f95
 8008d04:	08008fdb 	.word	0x08008fdb
 8008d08:	08009021 	.word	0x08009021
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008d0c:	2108      	movs	r1, #8
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f000 fa50 	bl	80091b4 <USBH_Get_DevDesc>
 8008d14:	4603      	mov	r3, r0
 8008d16:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d18:	7bbb      	ldrb	r3, [r7, #14]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d12e      	bne.n	8008d7c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	7919      	ldrb	r1, [r3, #4]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008d42:	9202      	str	r2, [sp, #8]
 8008d44:	2200      	movs	r2, #0
 8008d46:	9201      	str	r2, [sp, #4]
 8008d48:	9300      	str	r3, [sp, #0]
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2280      	movs	r2, #128	@ 0x80
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f001 f8e2 	bl	8009f18 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	7959      	ldrb	r1, [r3, #5]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d68:	9202      	str	r2, [sp, #8]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	9201      	str	r2, [sp, #4]
 8008d6e:	9300      	str	r3, [sp, #0]
 8008d70:	4603      	mov	r3, r0
 8008d72:	2200      	movs	r2, #0
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f001 f8cf 	bl	8009f18 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008d7a:	e173      	b.n	8009064 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d7c:	7bbb      	ldrb	r3, [r7, #14]
 8008d7e:	2b03      	cmp	r3, #3
 8008d80:	f040 8170 	bne.w	8009064 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	b2da      	uxtb	r2, r3
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d9a:	2b03      	cmp	r3, #3
 8008d9c:	d903      	bls.n	8008da6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	220d      	movs	r2, #13
 8008da2:	701a      	strb	r2, [r3, #0]
      break;
 8008da4:	e15e      	b.n	8009064 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	795b      	ldrb	r3, [r3, #5]
 8008daa:	4619      	mov	r1, r3
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f001 f903 	bl	8009fb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	791b      	ldrb	r3, [r3, #4]
 8008db6:	4619      	mov	r1, r3
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f001 f8fd 	bl	8009fb8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	701a      	strb	r2, [r3, #0]
      break;
 8008dc4:	e14e      	b.n	8009064 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008dc6:	2112      	movs	r1, #18
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f9f3 	bl	80091b4 <USBH_Get_DevDesc>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008dd2:	7bbb      	ldrb	r3, [r7, #14]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d103      	bne.n	8008de0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2202      	movs	r2, #2
 8008ddc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008dde:	e143      	b.n	8009068 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008de0:	7bbb      	ldrb	r3, [r7, #14]
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	f040 8140 	bne.w	8009068 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008dee:	3301      	adds	r3, #1
 8008df0:	b2da      	uxtb	r2, r3
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008dfe:	2b03      	cmp	r3, #3
 8008e00:	d903      	bls.n	8008e0a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	220d      	movs	r2, #13
 8008e06:	701a      	strb	r2, [r3, #0]
      break;
 8008e08:	e12e      	b.n	8009068 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	795b      	ldrb	r3, [r3, #5]
 8008e0e:	4619      	mov	r1, r3
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f001 f8d1 	bl	8009fb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	791b      	ldrb	r3, [r3, #4]
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f001 f8cb 	bl	8009fb8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2200      	movs	r2, #0
 8008e26:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	701a      	strb	r2, [r3, #0]
      break;
 8008e2e:	e11b      	b.n	8009068 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008e30:	2101      	movs	r1, #1
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 fa7d 	bl	8009332 <USBH_SetAddress>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008e3c:	7bbb      	ldrb	r3, [r7, #14]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d130      	bne.n	8008ea4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008e42:	2002      	movs	r0, #2
 8008e44:	f001 fbb1 	bl	800a5aa <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2203      	movs	r2, #3
 8008e54:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	7919      	ldrb	r1, [r3, #4]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008e6a:	9202      	str	r2, [sp, #8]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	9201      	str	r2, [sp, #4]
 8008e70:	9300      	str	r3, [sp, #0]
 8008e72:	4603      	mov	r3, r0
 8008e74:	2280      	movs	r2, #128	@ 0x80
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f001 f84e 	bl	8009f18 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	7959      	ldrb	r1, [r3, #5]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008e90:	9202      	str	r2, [sp, #8]
 8008e92:	2200      	movs	r2, #0
 8008e94:	9201      	str	r2, [sp, #4]
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f001 f83b 	bl	8009f18 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008ea2:	e0e3      	b.n	800906c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ea4:	7bbb      	ldrb	r3, [r7, #14]
 8008ea6:	2b03      	cmp	r3, #3
 8008ea8:	f040 80e0 	bne.w	800906c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	220d      	movs	r2, #13
 8008eb0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	705a      	strb	r2, [r3, #1]
      break;
 8008eb8:	e0d8      	b.n	800906c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008eba:	2109      	movs	r1, #9
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f000 f9a5 	bl	800920c <USBH_Get_CfgDesc>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008ec6:	7bbb      	ldrb	r3, [r7, #14]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d103      	bne.n	8008ed4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2204      	movs	r2, #4
 8008ed0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008ed2:	e0cd      	b.n	8009070 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ed4:	7bbb      	ldrb	r3, [r7, #14]
 8008ed6:	2b03      	cmp	r3, #3
 8008ed8:	f040 80ca 	bne.w	8009070 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	b2da      	uxtb	r2, r3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ef2:	2b03      	cmp	r3, #3
 8008ef4:	d903      	bls.n	8008efe <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	220d      	movs	r2, #13
 8008efa:	701a      	strb	r2, [r3, #0]
      break;
 8008efc:	e0b8      	b.n	8009070 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	795b      	ldrb	r3, [r3, #5]
 8008f02:	4619      	mov	r1, r3
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f001 f857 	bl	8009fb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	791b      	ldrb	r3, [r3, #4]
 8008f0e:	4619      	mov	r1, r3
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f001 f851 	bl	8009fb8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	701a      	strb	r2, [r3, #0]
      break;
 8008f22:	e0a5      	b.n	8009070 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 f96d 	bl	800920c <USBH_Get_CfgDesc>
 8008f32:	4603      	mov	r3, r0
 8008f34:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008f36:	7bbb      	ldrb	r3, [r7, #14]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d103      	bne.n	8008f44 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2205      	movs	r2, #5
 8008f40:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008f42:	e097      	b.n	8009074 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008f44:	7bbb      	ldrb	r3, [r7, #14]
 8008f46:	2b03      	cmp	r3, #3
 8008f48:	f040 8094 	bne.w	8009074 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008f52:	3301      	adds	r3, #1
 8008f54:	b2da      	uxtb	r2, r3
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008f62:	2b03      	cmp	r3, #3
 8008f64:	d903      	bls.n	8008f6e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	220d      	movs	r2, #13
 8008f6a:	701a      	strb	r2, [r3, #0]
      break;
 8008f6c:	e082      	b.n	8009074 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	795b      	ldrb	r3, [r3, #5]
 8008f72:	4619      	mov	r1, r3
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f001 f81f 	bl	8009fb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	791b      	ldrb	r3, [r3, #4]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f001 f819 	bl	8009fb8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	701a      	strb	r2, [r3, #0]
      break;
 8008f92:	e06f      	b.n	8009074 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d019      	beq.n	8008fd2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008faa:	23ff      	movs	r3, #255	@ 0xff
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 f957 	bl	8009260 <USBH_Get_StringDesc>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008fb6:	7bbb      	ldrb	r3, [r7, #14]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d103      	bne.n	8008fc4 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2206      	movs	r2, #6
 8008fc0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008fc2:	e059      	b.n	8009078 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008fc4:	7bbb      	ldrb	r3, [r7, #14]
 8008fc6:	2b03      	cmp	r3, #3
 8008fc8:	d156      	bne.n	8009078 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2206      	movs	r2, #6
 8008fce:	705a      	strb	r2, [r3, #1]
      break;
 8008fd0:	e052      	b.n	8009078 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2206      	movs	r2, #6
 8008fd6:	705a      	strb	r2, [r3, #1]
      break;
 8008fd8:	e04e      	b.n	8009078 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d019      	beq.n	8009018 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008ff0:	23ff      	movs	r3, #255	@ 0xff
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 f934 	bl	8009260 <USBH_Get_StringDesc>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008ffc:	7bbb      	ldrb	r3, [r7, #14]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d103      	bne.n	800900a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2207      	movs	r2, #7
 8009006:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009008:	e038      	b.n	800907c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800900a:	7bbb      	ldrb	r3, [r7, #14]
 800900c:	2b03      	cmp	r3, #3
 800900e:	d135      	bne.n	800907c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2207      	movs	r2, #7
 8009014:	705a      	strb	r2, [r3, #1]
      break;
 8009016:	e031      	b.n	800907c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2207      	movs	r2, #7
 800901c:	705a      	strb	r2, [r3, #1]
      break;
 800901e:	e02d      	b.n	800907c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009026:	2b00      	cmp	r3, #0
 8009028:	d017      	beq.n	800905a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009036:	23ff      	movs	r3, #255	@ 0xff
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 f911 	bl	8009260 <USBH_Get_StringDesc>
 800903e:	4603      	mov	r3, r0
 8009040:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009042:	7bbb      	ldrb	r3, [r7, #14]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d102      	bne.n	800904e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009048:	2300      	movs	r3, #0
 800904a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800904c:	e018      	b.n	8009080 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800904e:	7bbb      	ldrb	r3, [r7, #14]
 8009050:	2b03      	cmp	r3, #3
 8009052:	d115      	bne.n	8009080 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009054:	2300      	movs	r3, #0
 8009056:	73fb      	strb	r3, [r7, #15]
      break;
 8009058:	e012      	b.n	8009080 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800905a:	2300      	movs	r3, #0
 800905c:	73fb      	strb	r3, [r7, #15]
      break;
 800905e:	e00f      	b.n	8009080 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009060:	bf00      	nop
 8009062:	e00e      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 8009064:	bf00      	nop
 8009066:	e00c      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 8009068:	bf00      	nop
 800906a:	e00a      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 800906c:	bf00      	nop
 800906e:	e008      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 8009070:	bf00      	nop
 8009072:	e006      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 8009074:	bf00      	nop
 8009076:	e004      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 8009078:	bf00      	nop
 800907a:	e002      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 800907c:	bf00      	nop
 800907e:	e000      	b.n	8009082 <USBH_HandleEnum+0x3b6>
      break;
 8009080:	bf00      	nop
  }
  return Status;
 8009082:	7bfb      	ldrb	r3, [r7, #15]
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	683a      	ldr	r2, [r7, #0]
 800909a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800909e:	bf00      	nop
 80090a0:	370c      	adds	r7, #12
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr

080090aa <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b082      	sub	sp, #8
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80090b8:	1c5a      	adds	r2, r3, #1
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 f804 	bl	80090ce <USBH_HandleSof>
}
 80090c6:	bf00      	nop
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}

080090ce <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b082      	sub	sp, #8
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	b2db      	uxtb	r3, r3
 80090dc:	2b0b      	cmp	r3, #11
 80090de:	d10a      	bne.n	80090f6 <USBH_HandleSof+0x28>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d005      	beq.n	80090f6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090f0:	699b      	ldr	r3, [r3, #24]
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	4798      	blx	r3
  }
}
 80090f6:	bf00      	nop
 80090f8:	3708      	adds	r7, #8
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80090fe:	b480      	push	{r7}
 8009100:	b083      	sub	sp, #12
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800910e:	bf00      	nop
}
 8009110:	370c      	adds	r7, #12
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr

0800911a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800911a:	b480      	push	{r7}
 800911c:	b083      	sub	sp, #12
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2201      	movs	r2, #1
 800912e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009132:	bf00      	nop
}
 8009134:	370c      	adds	r7, #12
 8009136:	46bd      	mov	sp, r7
 8009138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913c:	4770      	bx	lr

0800913e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800913e:	b480      	push	{r7}
 8009140:	b083      	sub	sp, #12
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2201      	movs	r2, #1
 800914a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2200      	movs	r2, #0
 8009152:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2200      	movs	r2, #0
 800915a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2201      	movs	r2, #1
 8009178:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f001 f8c0 	bl	800a312 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	791b      	ldrb	r3, [r3, #4]
 8009196:	4619      	mov	r1, r3
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 ff0d 	bl	8009fb8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	795b      	ldrb	r3, [r3, #5]
 80091a2:	4619      	mov	r1, r3
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 ff07 	bl	8009fb8 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3708      	adds	r7, #8
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b086      	sub	sp, #24
 80091b8:	af02      	add	r7, sp, #8
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80091c0:	887b      	ldrh	r3, [r7, #2]
 80091c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091c6:	d901      	bls.n	80091cc <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80091c8:	2303      	movs	r3, #3
 80091ca:	e01b      	b.n	8009204 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80091d2:	887b      	ldrh	r3, [r7, #2]
 80091d4:	9300      	str	r3, [sp, #0]
 80091d6:	4613      	mov	r3, r2
 80091d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80091dc:	2100      	movs	r1, #0
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 f872 	bl	80092c8 <USBH_GetDescriptor>
 80091e4:	4603      	mov	r3, r0
 80091e6:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80091e8:	7bfb      	ldrb	r3, [r7, #15]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d109      	bne.n	8009202 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80091f4:	887a      	ldrh	r2, [r7, #2]
 80091f6:	4619      	mov	r1, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 f929 	bl	8009450 <USBH_ParseDevDesc>
 80091fe:	4603      	mov	r3, r0
 8009200:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009202:	7bfb      	ldrb	r3, [r7, #15]
}
 8009204:	4618      	mov	r0, r3
 8009206:	3710      	adds	r7, #16
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b086      	sub	sp, #24
 8009210:	af02      	add	r7, sp, #8
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	460b      	mov	r3, r1
 8009216:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	331c      	adds	r3, #28
 800921c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800921e:	887b      	ldrh	r3, [r7, #2]
 8009220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009224:	d901      	bls.n	800922a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009226:	2303      	movs	r3, #3
 8009228:	e016      	b.n	8009258 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800922a:	887b      	ldrh	r3, [r7, #2]
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009234:	2100      	movs	r1, #0
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f846 	bl	80092c8 <USBH_GetDescriptor>
 800923c:	4603      	mov	r3, r0
 800923e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009240:	7bfb      	ldrb	r3, [r7, #15]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d107      	bne.n	8009256 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009246:	887b      	ldrh	r3, [r7, #2]
 8009248:	461a      	mov	r2, r3
 800924a:	68b9      	ldr	r1, [r7, #8]
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 f9af 	bl	80095b0 <USBH_ParseCfgDesc>
 8009252:	4603      	mov	r3, r0
 8009254:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009256:	7bfb      	ldrb	r3, [r7, #15]
}
 8009258:	4618      	mov	r0, r3
 800925a:	3710      	adds	r7, #16
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b088      	sub	sp, #32
 8009264:	af02      	add	r7, sp, #8
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	607a      	str	r2, [r7, #4]
 800926a:	461a      	mov	r2, r3
 800926c:	460b      	mov	r3, r1
 800926e:	72fb      	strb	r3, [r7, #11]
 8009270:	4613      	mov	r3, r2
 8009272:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009274:	893b      	ldrh	r3, [r7, #8]
 8009276:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800927a:	d802      	bhi.n	8009282 <USBH_Get_StringDesc+0x22>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d101      	bne.n	8009286 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009282:	2303      	movs	r3, #3
 8009284:	e01c      	b.n	80092c0 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009286:	7afb      	ldrb	r3, [r7, #11]
 8009288:	b29b      	uxth	r3, r3
 800928a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800928e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009296:	893b      	ldrh	r3, [r7, #8]
 8009298:	9300      	str	r3, [sp, #0]
 800929a:	460b      	mov	r3, r1
 800929c:	2100      	movs	r1, #0
 800929e:	68f8      	ldr	r0, [r7, #12]
 80092a0:	f000 f812 	bl	80092c8 <USBH_GetDescriptor>
 80092a4:	4603      	mov	r3, r0
 80092a6:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80092a8:	7dfb      	ldrb	r3, [r7, #23]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d107      	bne.n	80092be <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80092b4:	893a      	ldrh	r2, [r7, #8]
 80092b6:	6879      	ldr	r1, [r7, #4]
 80092b8:	4618      	mov	r0, r3
 80092ba:	f000 fb8c 	bl	80099d6 <USBH_ParseStringDesc>
  }

  return status;
 80092be:	7dfb      	ldrb	r3, [r7, #23]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3718      	adds	r7, #24
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	60f8      	str	r0, [r7, #12]
 80092d0:	607b      	str	r3, [r7, #4]
 80092d2:	460b      	mov	r3, r1
 80092d4:	72fb      	strb	r3, [r7, #11]
 80092d6:	4613      	mov	r3, r2
 80092d8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	789b      	ldrb	r3, [r3, #2]
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d11c      	bne.n	800931c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80092e2:	7afb      	ldrb	r3, [r7, #11]
 80092e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80092e8:	b2da      	uxtb	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2206      	movs	r2, #6
 80092f2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	893a      	ldrh	r2, [r7, #8]
 80092f8:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80092fa:	893b      	ldrh	r3, [r7, #8]
 80092fc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009300:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009304:	d104      	bne.n	8009310 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f240 4209 	movw	r2, #1033	@ 0x409
 800930c:	829a      	strh	r2, [r3, #20]
 800930e:	e002      	b.n	8009316 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2200      	movs	r2, #0
 8009314:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	8b3a      	ldrh	r2, [r7, #24]
 800931a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800931c:	8b3b      	ldrh	r3, [r7, #24]
 800931e:	461a      	mov	r2, r3
 8009320:	6879      	ldr	r1, [r7, #4]
 8009322:	68f8      	ldr	r0, [r7, #12]
 8009324:	f000 fba4 	bl	8009a70 <USBH_CtlReq>
 8009328:	4603      	mov	r3, r0
}
 800932a:	4618      	mov	r0, r3
 800932c:	3710      	adds	r7, #16
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}

08009332 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009332:	b580      	push	{r7, lr}
 8009334:	b082      	sub	sp, #8
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
 800933a:	460b      	mov	r3, r1
 800933c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	789b      	ldrb	r3, [r3, #2]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d10f      	bne.n	8009366 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2200      	movs	r2, #0
 800934a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2205      	movs	r2, #5
 8009350:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009352:	78fb      	ldrb	r3, [r7, #3]
 8009354:	b29a      	uxth	r2, r3
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2200      	movs	r2, #0
 800935e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009366:	2200      	movs	r2, #0
 8009368:	2100      	movs	r1, #0
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 fb80 	bl	8009a70 <USBH_CtlReq>
 8009370:	4603      	mov	r3, r0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3708      	adds	r7, #8
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b082      	sub	sp, #8
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	460b      	mov	r3, r1
 8009384:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	789b      	ldrb	r3, [r3, #2]
 800938a:	2b01      	cmp	r3, #1
 800938c:	d10e      	bne.n	80093ac <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2209      	movs	r2, #9
 8009398:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	887a      	ldrh	r2, [r7, #2]
 800939e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80093ac:	2200      	movs	r2, #0
 80093ae:	2100      	movs	r1, #0
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 fb5d 	bl	8009a70 <USBH_CtlReq>
 80093b6:	4603      	mov	r3, r0
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3708      	adds	r7, #8
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	789b      	ldrb	r3, [r3, #2]
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	d10f      	bne.n	80093f4 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2203      	movs	r2, #3
 80093de:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80093e0:	78fb      	ldrb	r3, [r7, #3]
 80093e2:	b29a      	uxth	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2200      	movs	r2, #0
 80093f2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80093f4:	2200      	movs	r2, #0
 80093f6:	2100      	movs	r1, #0
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f000 fb39 	bl	8009a70 <USBH_CtlReq>
 80093fe:	4603      	mov	r3, r0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3708      	adds	r7, #8
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b082      	sub	sp, #8
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
 8009410:	460b      	mov	r3, r1
 8009412:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	789b      	ldrb	r3, [r3, #2]
 8009418:	2b01      	cmp	r3, #1
 800941a:	d10f      	bne.n	800943c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2202      	movs	r2, #2
 8009420:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800942e:	78fb      	ldrb	r3, [r7, #3]
 8009430:	b29a      	uxth	r2, r3
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800943c:	2200      	movs	r2, #0
 800943e:	2100      	movs	r1, #0
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f000 fb15 	bl	8009a70 <USBH_CtlReq>
 8009446:	4603      	mov	r3, r0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009450:	b480      	push	{r7}
 8009452:	b087      	sub	sp, #28
 8009454:	af00      	add	r7, sp, #0
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	4613      	mov	r3, r2
 800945c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009464:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009466:	2300      	movs	r3, #0
 8009468:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d101      	bne.n	8009474 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009470:	2302      	movs	r3, #2
 8009472:	e094      	b.n	800959e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	781a      	ldrb	r2, [r3, #0]
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	785a      	ldrb	r2, [r3, #1]
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	3302      	adds	r3, #2
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	461a      	mov	r2, r3
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	3303      	adds	r3, #3
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	021b      	lsls	r3, r3, #8
 8009494:	b29b      	uxth	r3, r3
 8009496:	4313      	orrs	r3, r2
 8009498:	b29a      	uxth	r2, r3
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	791a      	ldrb	r2, [r3, #4]
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	795a      	ldrb	r2, [r3, #5]
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	799a      	ldrb	r2, [r3, #6]
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	79da      	ldrb	r2, [r3, #7]
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d004      	beq.n	80094d2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d11b      	bne.n	800950a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	79db      	ldrb	r3, [r3, #7]
 80094d6:	2b20      	cmp	r3, #32
 80094d8:	dc0f      	bgt.n	80094fa <USBH_ParseDevDesc+0xaa>
 80094da:	2b08      	cmp	r3, #8
 80094dc:	db0f      	blt.n	80094fe <USBH_ParseDevDesc+0xae>
 80094de:	3b08      	subs	r3, #8
 80094e0:	4a32      	ldr	r2, [pc, #200]	@ (80095ac <USBH_ParseDevDesc+0x15c>)
 80094e2:	fa22 f303 	lsr.w	r3, r2, r3
 80094e6:	f003 0301 	and.w	r3, r3, #1
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	bf14      	ite	ne
 80094ee:	2301      	movne	r3, #1
 80094f0:	2300      	moveq	r3, #0
 80094f2:	b2db      	uxtb	r3, r3
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d106      	bne.n	8009506 <USBH_ParseDevDesc+0xb6>
 80094f8:	e001      	b.n	80094fe <USBH_ParseDevDesc+0xae>
 80094fa:	2b40      	cmp	r3, #64	@ 0x40
 80094fc:	d003      	beq.n	8009506 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	2208      	movs	r2, #8
 8009502:	71da      	strb	r2, [r3, #7]
        break;
 8009504:	e000      	b.n	8009508 <USBH_ParseDevDesc+0xb8>
        break;
 8009506:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009508:	e00e      	b.n	8009528 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009510:	2b02      	cmp	r3, #2
 8009512:	d107      	bne.n	8009524 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	79db      	ldrb	r3, [r3, #7]
 8009518:	2b08      	cmp	r3, #8
 800951a:	d005      	beq.n	8009528 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	2208      	movs	r2, #8
 8009520:	71da      	strb	r2, [r3, #7]
 8009522:	e001      	b.n	8009528 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009524:	2303      	movs	r3, #3
 8009526:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009528:	88fb      	ldrh	r3, [r7, #6]
 800952a:	2b08      	cmp	r3, #8
 800952c:	d936      	bls.n	800959c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	3308      	adds	r3, #8
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	461a      	mov	r2, r3
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	3309      	adds	r3, #9
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	021b      	lsls	r3, r3, #8
 800953e:	b29b      	uxth	r3, r3
 8009540:	4313      	orrs	r3, r2
 8009542:	b29a      	uxth	r2, r3
 8009544:	693b      	ldr	r3, [r7, #16]
 8009546:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	330a      	adds	r3, #10
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	461a      	mov	r2, r3
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	330b      	adds	r3, #11
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	021b      	lsls	r3, r3, #8
 8009558:	b29b      	uxth	r3, r3
 800955a:	4313      	orrs	r3, r2
 800955c:	b29a      	uxth	r2, r3
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	330c      	adds	r3, #12
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	461a      	mov	r2, r3
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	330d      	adds	r3, #13
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	021b      	lsls	r3, r3, #8
 8009572:	b29b      	uxth	r3, r3
 8009574:	4313      	orrs	r3, r2
 8009576:	b29a      	uxth	r2, r3
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	7b9a      	ldrb	r2, [r3, #14]
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	7bda      	ldrb	r2, [r3, #15]
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	7c1a      	ldrb	r2, [r3, #16]
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	7c5a      	ldrb	r2, [r3, #17]
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800959c:	7dfb      	ldrb	r3, [r7, #23]
}
 800959e:	4618      	mov	r0, r3
 80095a0:	371c      	adds	r7, #28
 80095a2:	46bd      	mov	sp, r7
 80095a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a8:	4770      	bx	lr
 80095aa:	bf00      	nop
 80095ac:	01000101 	.word	0x01000101

080095b0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b08c      	sub	sp, #48	@ 0x30
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	4613      	mov	r3, r2
 80095bc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80095c4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80095c6:	2300      	movs	r3, #0
 80095c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80095cc:	2300      	movs	r3, #0
 80095ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80095d2:	2300      	movs	r3, #0
 80095d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d101      	bne.n	80095e2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80095de:	2302      	movs	r3, #2
 80095e0:	e0de      	b.n	80097a0 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80095e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	2b09      	cmp	r3, #9
 80095ec:	d002      	beq.n	80095f4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80095ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f0:	2209      	movs	r2, #9
 80095f2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	781a      	ldrb	r2, [r3, #0]
 80095f8:	6a3b      	ldr	r3, [r7, #32]
 80095fa:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	785a      	ldrb	r2, [r3, #1]
 8009600:	6a3b      	ldr	r3, [r7, #32]
 8009602:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	3302      	adds	r3, #2
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	461a      	mov	r2, r3
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	3303      	adds	r3, #3
 8009610:	781b      	ldrb	r3, [r3, #0]
 8009612:	021b      	lsls	r3, r3, #8
 8009614:	b29b      	uxth	r3, r3
 8009616:	4313      	orrs	r3, r2
 8009618:	b29b      	uxth	r3, r3
 800961a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800961e:	bf28      	it	cs
 8009620:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009624:	b29a      	uxth	r2, r3
 8009626:	6a3b      	ldr	r3, [r7, #32]
 8009628:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	791a      	ldrb	r2, [r3, #4]
 800962e:	6a3b      	ldr	r3, [r7, #32]
 8009630:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	795a      	ldrb	r2, [r3, #5]
 8009636:	6a3b      	ldr	r3, [r7, #32]
 8009638:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	799a      	ldrb	r2, [r3, #6]
 800963e:	6a3b      	ldr	r3, [r7, #32]
 8009640:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	79da      	ldrb	r2, [r3, #7]
 8009646:	6a3b      	ldr	r3, [r7, #32]
 8009648:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	7a1a      	ldrb	r2, [r3, #8]
 800964e:	6a3b      	ldr	r3, [r7, #32]
 8009650:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009652:	88fb      	ldrh	r3, [r7, #6]
 8009654:	2b09      	cmp	r3, #9
 8009656:	f240 80a1 	bls.w	800979c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800965a:	2309      	movs	r3, #9
 800965c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800965e:	2300      	movs	r3, #0
 8009660:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009662:	e085      	b.n	8009770 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009664:	f107 0316 	add.w	r3, r7, #22
 8009668:	4619      	mov	r1, r3
 800966a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800966c:	f000 f9e6 	bl	8009a3c <USBH_GetNextDesc>
 8009670:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009674:	785b      	ldrb	r3, [r3, #1]
 8009676:	2b04      	cmp	r3, #4
 8009678:	d17a      	bne.n	8009770 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800967a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	2b09      	cmp	r3, #9
 8009680:	d002      	beq.n	8009688 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009684:	2209      	movs	r2, #9
 8009686:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800968c:	221a      	movs	r2, #26
 800968e:	fb02 f303 	mul.w	r3, r2, r3
 8009692:	3308      	adds	r3, #8
 8009694:	6a3a      	ldr	r2, [r7, #32]
 8009696:	4413      	add	r3, r2
 8009698:	3302      	adds	r3, #2
 800969a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800969c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800969e:	69f8      	ldr	r0, [r7, #28]
 80096a0:	f000 f882 	bl	80097a8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80096a4:	2300      	movs	r3, #0
 80096a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80096aa:	2300      	movs	r3, #0
 80096ac:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80096ae:	e043      	b.n	8009738 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80096b0:	f107 0316 	add.w	r3, r7, #22
 80096b4:	4619      	mov	r1, r3
 80096b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096b8:	f000 f9c0 	bl	8009a3c <USBH_GetNextDesc>
 80096bc:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80096be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c0:	785b      	ldrb	r3, [r3, #1]
 80096c2:	2b05      	cmp	r3, #5
 80096c4:	d138      	bne.n	8009738 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	795b      	ldrb	r3, [r3, #5]
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d113      	bne.n	80096f6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80096d2:	2b02      	cmp	r3, #2
 80096d4:	d003      	beq.n	80096de <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80096d6:	69fb      	ldr	r3, [r7, #28]
 80096d8:	799b      	ldrb	r3, [r3, #6]
 80096da:	2b03      	cmp	r3, #3
 80096dc:	d10b      	bne.n	80096f6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80096de:	69fb      	ldr	r3, [r7, #28]
 80096e0:	79db      	ldrb	r3, [r3, #7]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d10b      	bne.n	80096fe <USBH_ParseCfgDesc+0x14e>
 80096e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096e8:	781b      	ldrb	r3, [r3, #0]
 80096ea:	2b09      	cmp	r3, #9
 80096ec:	d007      	beq.n	80096fe <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80096ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f0:	2209      	movs	r2, #9
 80096f2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80096f4:	e003      	b.n	80096fe <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80096f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f8:	2207      	movs	r2, #7
 80096fa:	701a      	strb	r2, [r3, #0]
 80096fc:	e000      	b.n	8009700 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80096fe:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009700:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009704:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009708:	3201      	adds	r2, #1
 800970a:	00d2      	lsls	r2, r2, #3
 800970c:	211a      	movs	r1, #26
 800970e:	fb01 f303 	mul.w	r3, r1, r3
 8009712:	4413      	add	r3, r2
 8009714:	3308      	adds	r3, #8
 8009716:	6a3a      	ldr	r2, [r7, #32]
 8009718:	4413      	add	r3, r2
 800971a:	3304      	adds	r3, #4
 800971c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800971e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009720:	69b9      	ldr	r1, [r7, #24]
 8009722:	68f8      	ldr	r0, [r7, #12]
 8009724:	f000 f86f 	bl	8009806 <USBH_ParseEPDesc>
 8009728:	4603      	mov	r3, r0
 800972a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800972e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009732:	3301      	adds	r3, #1
 8009734:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009738:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800973c:	2b01      	cmp	r3, #1
 800973e:	d80a      	bhi.n	8009756 <USBH_ParseCfgDesc+0x1a6>
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	791b      	ldrb	r3, [r3, #4]
 8009744:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009748:	429a      	cmp	r2, r3
 800974a:	d204      	bcs.n	8009756 <USBH_ParseCfgDesc+0x1a6>
 800974c:	6a3b      	ldr	r3, [r7, #32]
 800974e:	885a      	ldrh	r2, [r3, #2]
 8009750:	8afb      	ldrh	r3, [r7, #22]
 8009752:	429a      	cmp	r2, r3
 8009754:	d8ac      	bhi.n	80096b0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009756:	69fb      	ldr	r3, [r7, #28]
 8009758:	791b      	ldrb	r3, [r3, #4]
 800975a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800975e:	429a      	cmp	r2, r3
 8009760:	d201      	bcs.n	8009766 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009762:	2303      	movs	r3, #3
 8009764:	e01c      	b.n	80097a0 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009766:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800976a:	3301      	adds	r3, #1
 800976c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009770:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009774:	2b01      	cmp	r3, #1
 8009776:	d805      	bhi.n	8009784 <USBH_ParseCfgDesc+0x1d4>
 8009778:	6a3b      	ldr	r3, [r7, #32]
 800977a:	885a      	ldrh	r2, [r3, #2]
 800977c:	8afb      	ldrh	r3, [r7, #22]
 800977e:	429a      	cmp	r2, r3
 8009780:	f63f af70 	bhi.w	8009664 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	791b      	ldrb	r3, [r3, #4]
 8009788:	2b02      	cmp	r3, #2
 800978a:	bf28      	it	cs
 800978c:	2302      	movcs	r3, #2
 800978e:	b2db      	uxtb	r3, r3
 8009790:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009794:	429a      	cmp	r2, r3
 8009796:	d201      	bcs.n	800979c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009798:	2303      	movs	r3, #3
 800979a:	e001      	b.n	80097a0 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800979c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3730      	adds	r7, #48	@ 0x30
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	781a      	ldrb	r2, [r3, #0]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	785a      	ldrb	r2, [r3, #1]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	789a      	ldrb	r2, [r3, #2]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	78da      	ldrb	r2, [r3, #3]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	791a      	ldrb	r2, [r3, #4]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	795a      	ldrb	r2, [r3, #5]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	799a      	ldrb	r2, [r3, #6]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	79da      	ldrb	r2, [r3, #7]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	7a1a      	ldrb	r2, [r3, #8]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	721a      	strb	r2, [r3, #8]
}
 80097fa:	bf00      	nop
 80097fc:	370c      	adds	r7, #12
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009806:	b480      	push	{r7}
 8009808:	b087      	sub	sp, #28
 800980a:	af00      	add	r7, sp, #0
 800980c:	60f8      	str	r0, [r7, #12]
 800980e:	60b9      	str	r1, [r7, #8]
 8009810:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009812:	2300      	movs	r3, #0
 8009814:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	781a      	ldrb	r2, [r3, #0]
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	785a      	ldrb	r2, [r3, #1]
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	789a      	ldrb	r2, [r3, #2]
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	78da      	ldrb	r2, [r3, #3]
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	3304      	adds	r3, #4
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	461a      	mov	r2, r3
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	3305      	adds	r3, #5
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	021b      	lsls	r3, r3, #8
 8009846:	b29b      	uxth	r3, r3
 8009848:	4313      	orrs	r3, r2
 800984a:	b29a      	uxth	r2, r3
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	799a      	ldrb	r2, [r3, #6]
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	889b      	ldrh	r3, [r3, #4]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d009      	beq.n	8009874 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009864:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009868:	d804      	bhi.n	8009874 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800986e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009872:	d901      	bls.n	8009878 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009874:	2303      	movs	r3, #3
 8009876:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800987e:	2b00      	cmp	r3, #0
 8009880:	d136      	bne.n	80098f0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	78db      	ldrb	r3, [r3, #3]
 8009886:	f003 0303 	and.w	r3, r3, #3
 800988a:	2b02      	cmp	r3, #2
 800988c:	d108      	bne.n	80098a0 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	889b      	ldrh	r3, [r3, #4]
 8009892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009896:	f240 8097 	bls.w	80099c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800989a:	2303      	movs	r3, #3
 800989c:	75fb      	strb	r3, [r7, #23]
 800989e:	e093      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	78db      	ldrb	r3, [r3, #3]
 80098a4:	f003 0303 	and.w	r3, r3, #3
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d107      	bne.n	80098bc <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	889b      	ldrh	r3, [r3, #4]
 80098b0:	2b40      	cmp	r3, #64	@ 0x40
 80098b2:	f240 8089 	bls.w	80099c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80098b6:	2303      	movs	r3, #3
 80098b8:	75fb      	strb	r3, [r7, #23]
 80098ba:	e085      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	78db      	ldrb	r3, [r3, #3]
 80098c0:	f003 0303 	and.w	r3, r3, #3
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d005      	beq.n	80098d4 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	78db      	ldrb	r3, [r3, #3]
 80098cc:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80098d0:	2b03      	cmp	r3, #3
 80098d2:	d10a      	bne.n	80098ea <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	799b      	ldrb	r3, [r3, #6]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d003      	beq.n	80098e4 <USBH_ParseEPDesc+0xde>
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	799b      	ldrb	r3, [r3, #6]
 80098e0:	2b10      	cmp	r3, #16
 80098e2:	d970      	bls.n	80099c6 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80098e4:	2303      	movs	r3, #3
 80098e6:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80098e8:	e06d      	b.n	80099c6 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80098ea:	2303      	movs	r3, #3
 80098ec:	75fb      	strb	r3, [r7, #23]
 80098ee:	e06b      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d13c      	bne.n	8009974 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	78db      	ldrb	r3, [r3, #3]
 80098fe:	f003 0303 	and.w	r3, r3, #3
 8009902:	2b02      	cmp	r3, #2
 8009904:	d005      	beq.n	8009912 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	78db      	ldrb	r3, [r3, #3]
 800990a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800990e:	2b00      	cmp	r3, #0
 8009910:	d106      	bne.n	8009920 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	889b      	ldrh	r3, [r3, #4]
 8009916:	2b40      	cmp	r3, #64	@ 0x40
 8009918:	d956      	bls.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800991a:	2303      	movs	r3, #3
 800991c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800991e:	e053      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	78db      	ldrb	r3, [r3, #3]
 8009924:	f003 0303 	and.w	r3, r3, #3
 8009928:	2b01      	cmp	r3, #1
 800992a:	d10e      	bne.n	800994a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	799b      	ldrb	r3, [r3, #6]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d007      	beq.n	8009944 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009938:	2b10      	cmp	r3, #16
 800993a:	d803      	bhi.n	8009944 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009940:	2b40      	cmp	r3, #64	@ 0x40
 8009942:	d941      	bls.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009944:	2303      	movs	r3, #3
 8009946:	75fb      	strb	r3, [r7, #23]
 8009948:	e03e      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	78db      	ldrb	r3, [r3, #3]
 800994e:	f003 0303 	and.w	r3, r3, #3
 8009952:	2b03      	cmp	r3, #3
 8009954:	d10b      	bne.n	800996e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	799b      	ldrb	r3, [r3, #6]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d004      	beq.n	8009968 <USBH_ParseEPDesc+0x162>
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	889b      	ldrh	r3, [r3, #4]
 8009962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009966:	d32f      	bcc.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009968:	2303      	movs	r3, #3
 800996a:	75fb      	strb	r3, [r7, #23]
 800996c:	e02c      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800996e:	2303      	movs	r3, #3
 8009970:	75fb      	strb	r3, [r7, #23]
 8009972:	e029      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800997a:	2b02      	cmp	r3, #2
 800997c:	d120      	bne.n	80099c0 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	78db      	ldrb	r3, [r3, #3]
 8009982:	f003 0303 	and.w	r3, r3, #3
 8009986:	2b00      	cmp	r3, #0
 8009988:	d106      	bne.n	8009998 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	889b      	ldrh	r3, [r3, #4]
 800998e:	2b08      	cmp	r3, #8
 8009990:	d01a      	beq.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009992:	2303      	movs	r3, #3
 8009994:	75fb      	strb	r3, [r7, #23]
 8009996:	e017      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	78db      	ldrb	r3, [r3, #3]
 800999c:	f003 0303 	and.w	r3, r3, #3
 80099a0:	2b03      	cmp	r3, #3
 80099a2:	d10a      	bne.n	80099ba <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	799b      	ldrb	r3, [r3, #6]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d003      	beq.n	80099b4 <USBH_ParseEPDesc+0x1ae>
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	889b      	ldrh	r3, [r3, #4]
 80099b0:	2b08      	cmp	r3, #8
 80099b2:	d909      	bls.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80099b4:	2303      	movs	r3, #3
 80099b6:	75fb      	strb	r3, [r7, #23]
 80099b8:	e006      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80099ba:	2303      	movs	r3, #3
 80099bc:	75fb      	strb	r3, [r7, #23]
 80099be:	e003      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80099c0:	2303      	movs	r3, #3
 80099c2:	75fb      	strb	r3, [r7, #23]
 80099c4:	e000      	b.n	80099c8 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80099c6:	bf00      	nop
  }

  return status;
 80099c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	371c      	adds	r7, #28
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr

080099d6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80099d6:	b480      	push	{r7}
 80099d8:	b087      	sub	sp, #28
 80099da:	af00      	add	r7, sp, #0
 80099dc:	60f8      	str	r0, [r7, #12]
 80099de:	60b9      	str	r1, [r7, #8]
 80099e0:	4613      	mov	r3, r2
 80099e2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	3301      	adds	r3, #1
 80099e8:	781b      	ldrb	r3, [r3, #0]
 80099ea:	2b03      	cmp	r3, #3
 80099ec:	d120      	bne.n	8009a30 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	1e9a      	subs	r2, r3, #2
 80099f4:	88fb      	ldrh	r3, [r7, #6]
 80099f6:	4293      	cmp	r3, r2
 80099f8:	bf28      	it	cs
 80099fa:	4613      	movcs	r3, r2
 80099fc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	3302      	adds	r3, #2
 8009a02:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009a04:	2300      	movs	r3, #0
 8009a06:	82fb      	strh	r3, [r7, #22]
 8009a08:	e00b      	b.n	8009a22 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009a0a:	8afb      	ldrh	r3, [r7, #22]
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	4413      	add	r3, r2
 8009a10:	781a      	ldrb	r2, [r3, #0]
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	3301      	adds	r3, #1
 8009a1a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009a1c:	8afb      	ldrh	r3, [r7, #22]
 8009a1e:	3302      	adds	r3, #2
 8009a20:	82fb      	strh	r3, [r7, #22]
 8009a22:	8afa      	ldrh	r2, [r7, #22]
 8009a24:	8abb      	ldrh	r3, [r7, #20]
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d3ef      	bcc.n	8009a0a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	701a      	strb	r2, [r3, #0]
  }
}
 8009a30:	bf00      	nop
 8009a32:	371c      	adds	r7, #28
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	881b      	ldrh	r3, [r3, #0]
 8009a4a:	687a      	ldr	r2, [r7, #4]
 8009a4c:	7812      	ldrb	r2, [r2, #0]
 8009a4e:	4413      	add	r3, r2
 8009a50:	b29a      	uxth	r2, r3
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4413      	add	r3, r2
 8009a60:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009a62:	68fb      	ldr	r3, [r7, #12]
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3714      	adds	r7, #20
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr

08009a70 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b086      	sub	sp, #24
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	60f8      	str	r0, [r7, #12]
 8009a78:	60b9      	str	r1, [r7, #8]
 8009a7a:	4613      	mov	r3, r2
 8009a7c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	789b      	ldrb	r3, [r3, #2]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d002      	beq.n	8009a90 <USBH_CtlReq+0x20>
 8009a8a:	2b02      	cmp	r3, #2
 8009a8c:	d00f      	beq.n	8009aae <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8009a8e:	e027      	b.n	8009ae0 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	88fa      	ldrh	r2, [r7, #6]
 8009a9a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2202      	movs	r2, #2
 8009aa6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	75fb      	strb	r3, [r7, #23]
      break;
 8009aac:	e018      	b.n	8009ae0 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009aae:	68f8      	ldr	r0, [r7, #12]
 8009ab0:	f000 f81c 	bl	8009aec <USBH_HandleControl>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009ab8:	7dfb      	ldrb	r3, [r7, #23]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d002      	beq.n	8009ac4 <USBH_CtlReq+0x54>
 8009abe:	7dfb      	ldrb	r3, [r7, #23]
 8009ac0:	2b03      	cmp	r3, #3
 8009ac2:	d106      	bne.n	8009ad2 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2200      	movs	r2, #0
 8009ace:	761a      	strb	r2, [r3, #24]
      break;
 8009ad0:	e005      	b.n	8009ade <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009ad2:	7dfb      	ldrb	r3, [r7, #23]
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d102      	bne.n	8009ade <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2201      	movs	r2, #1
 8009adc:	709a      	strb	r2, [r3, #2]
      break;
 8009ade:	bf00      	nop
  }
  return status;
 8009ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3718      	adds	r7, #24
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
	...

08009aec <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b086      	sub	sp, #24
 8009af0:	af02      	add	r7, sp, #8
 8009af2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009af4:	2301      	movs	r3, #1
 8009af6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009af8:	2300      	movs	r3, #0
 8009afa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	7e1b      	ldrb	r3, [r3, #24]
 8009b00:	3b01      	subs	r3, #1
 8009b02:	2b0a      	cmp	r3, #10
 8009b04:	f200 8157 	bhi.w	8009db6 <USBH_HandleControl+0x2ca>
 8009b08:	a201      	add	r2, pc, #4	@ (adr r2, 8009b10 <USBH_HandleControl+0x24>)
 8009b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b0e:	bf00      	nop
 8009b10:	08009b3d 	.word	0x08009b3d
 8009b14:	08009b57 	.word	0x08009b57
 8009b18:	08009bc1 	.word	0x08009bc1
 8009b1c:	08009be7 	.word	0x08009be7
 8009b20:	08009c21 	.word	0x08009c21
 8009b24:	08009c4b 	.word	0x08009c4b
 8009b28:	08009c9d 	.word	0x08009c9d
 8009b2c:	08009cbf 	.word	0x08009cbf
 8009b30:	08009cfb 	.word	0x08009cfb
 8009b34:	08009d21 	.word	0x08009d21
 8009b38:	08009d5f 	.word	0x08009d5f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f103 0110 	add.w	r1, r3, #16
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	795b      	ldrb	r3, [r3, #5]
 8009b46:	461a      	mov	r2, r3
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 f945 	bl	8009dd8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2202      	movs	r2, #2
 8009b52:	761a      	strb	r2, [r3, #24]
      break;
 8009b54:	e13a      	b.n	8009dcc <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	795b      	ldrb	r3, [r3, #5]
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 fcc7 	bl	800a4f0 <USBH_LL_GetURBState>
 8009b62:	4603      	mov	r3, r0
 8009b64:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009b66:	7bbb      	ldrb	r3, [r7, #14]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d11e      	bne.n	8009baa <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	7c1b      	ldrb	r3, [r3, #16]
 8009b70:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009b74:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	8adb      	ldrh	r3, [r3, #22]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d00a      	beq.n	8009b94 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009b7e:	7b7b      	ldrb	r3, [r7, #13]
 8009b80:	2b80      	cmp	r3, #128	@ 0x80
 8009b82:	d103      	bne.n	8009b8c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2203      	movs	r2, #3
 8009b88:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009b8a:	e116      	b.n	8009dba <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2205      	movs	r2, #5
 8009b90:	761a      	strb	r2, [r3, #24]
      break;
 8009b92:	e112      	b.n	8009dba <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8009b94:	7b7b      	ldrb	r3, [r7, #13]
 8009b96:	2b80      	cmp	r3, #128	@ 0x80
 8009b98:	d103      	bne.n	8009ba2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2209      	movs	r2, #9
 8009b9e:	761a      	strb	r2, [r3, #24]
      break;
 8009ba0:	e10b      	b.n	8009dba <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2207      	movs	r2, #7
 8009ba6:	761a      	strb	r2, [r3, #24]
      break;
 8009ba8:	e107      	b.n	8009dba <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009baa:	7bbb      	ldrb	r3, [r7, #14]
 8009bac:	2b04      	cmp	r3, #4
 8009bae:	d003      	beq.n	8009bb8 <USBH_HandleControl+0xcc>
 8009bb0:	7bbb      	ldrb	r3, [r7, #14]
 8009bb2:	2b02      	cmp	r3, #2
 8009bb4:	f040 8101 	bne.w	8009dba <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	220b      	movs	r2, #11
 8009bbc:	761a      	strb	r2, [r3, #24]
      break;
 8009bbe:	e0fc      	b.n	8009dba <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6899      	ldr	r1, [r3, #8]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	899a      	ldrh	r2, [r3, #12]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	791b      	ldrb	r3, [r3, #4]
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 f93c 	bl	8009e56 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2204      	movs	r2, #4
 8009be2:	761a      	strb	r2, [r3, #24]
      break;
 8009be4:	e0f2      	b.n	8009dcc <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	791b      	ldrb	r3, [r3, #4]
 8009bea:	4619      	mov	r1, r3
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 fc7f 	bl	800a4f0 <USBH_LL_GetURBState>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009bf6:	7bbb      	ldrb	r3, [r7, #14]
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d103      	bne.n	8009c04 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2209      	movs	r2, #9
 8009c00:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009c02:	e0dc      	b.n	8009dbe <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8009c04:	7bbb      	ldrb	r3, [r7, #14]
 8009c06:	2b05      	cmp	r3, #5
 8009c08:	d102      	bne.n	8009c10 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8009c0a:	2303      	movs	r3, #3
 8009c0c:	73fb      	strb	r3, [r7, #15]
      break;
 8009c0e:	e0d6      	b.n	8009dbe <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8009c10:	7bbb      	ldrb	r3, [r7, #14]
 8009c12:	2b04      	cmp	r3, #4
 8009c14:	f040 80d3 	bne.w	8009dbe <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	220b      	movs	r2, #11
 8009c1c:	761a      	strb	r2, [r3, #24]
      break;
 8009c1e:	e0ce      	b.n	8009dbe <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6899      	ldr	r1, [r3, #8]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	899a      	ldrh	r2, [r3, #12]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	795b      	ldrb	r3, [r3, #5]
 8009c2c:	2001      	movs	r0, #1
 8009c2e:	9000      	str	r0, [sp, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f8eb 	bl	8009e0c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2206      	movs	r2, #6
 8009c46:	761a      	strb	r2, [r3, #24]
      break;
 8009c48:	e0c0      	b.n	8009dcc <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	795b      	ldrb	r3, [r3, #5]
 8009c4e:	4619      	mov	r1, r3
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 fc4d 	bl	800a4f0 <USBH_LL_GetURBState>
 8009c56:	4603      	mov	r3, r0
 8009c58:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009c5a:	7bbb      	ldrb	r3, [r7, #14]
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d103      	bne.n	8009c68 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2207      	movs	r2, #7
 8009c64:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009c66:	e0ac      	b.n	8009dc2 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8009c68:	7bbb      	ldrb	r3, [r7, #14]
 8009c6a:	2b05      	cmp	r3, #5
 8009c6c:	d105      	bne.n	8009c7a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	220c      	movs	r2, #12
 8009c72:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009c74:	2303      	movs	r3, #3
 8009c76:	73fb      	strb	r3, [r7, #15]
      break;
 8009c78:	e0a3      	b.n	8009dc2 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009c7a:	7bbb      	ldrb	r3, [r7, #14]
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d103      	bne.n	8009c88 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2205      	movs	r2, #5
 8009c84:	761a      	strb	r2, [r3, #24]
      break;
 8009c86:	e09c      	b.n	8009dc2 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8009c88:	7bbb      	ldrb	r3, [r7, #14]
 8009c8a:	2b04      	cmp	r3, #4
 8009c8c:	f040 8099 	bne.w	8009dc2 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	220b      	movs	r2, #11
 8009c94:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009c96:	2302      	movs	r3, #2
 8009c98:	73fb      	strb	r3, [r7, #15]
      break;
 8009c9a:	e092      	b.n	8009dc2 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	791b      	ldrb	r3, [r3, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	2100      	movs	r1, #0
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f000 f8d6 	bl	8009e56 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009cb0:	b29a      	uxth	r2, r3
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2208      	movs	r2, #8
 8009cba:	761a      	strb	r2, [r3, #24]

      break;
 8009cbc:	e086      	b.n	8009dcc <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	791b      	ldrb	r3, [r3, #4]
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 fc13 	bl	800a4f0 <USBH_LL_GetURBState>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009cce:	7bbb      	ldrb	r3, [r7, #14]
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d105      	bne.n	8009ce0 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	220d      	movs	r2, #13
 8009cd8:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009cde:	e072      	b.n	8009dc6 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009ce0:	7bbb      	ldrb	r3, [r7, #14]
 8009ce2:	2b04      	cmp	r3, #4
 8009ce4:	d103      	bne.n	8009cee <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	220b      	movs	r2, #11
 8009cea:	761a      	strb	r2, [r3, #24]
      break;
 8009cec:	e06b      	b.n	8009dc6 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8009cee:	7bbb      	ldrb	r3, [r7, #14]
 8009cf0:	2b05      	cmp	r3, #5
 8009cf2:	d168      	bne.n	8009dc6 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8009cf4:	2303      	movs	r3, #3
 8009cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8009cf8:	e065      	b.n	8009dc6 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	795b      	ldrb	r3, [r3, #5]
 8009cfe:	2201      	movs	r2, #1
 8009d00:	9200      	str	r2, [sp, #0]
 8009d02:	2200      	movs	r2, #0
 8009d04:	2100      	movs	r1, #0
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 f880 	bl	8009e0c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009d12:	b29a      	uxth	r2, r3
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	220a      	movs	r2, #10
 8009d1c:	761a      	strb	r2, [r3, #24]
      break;
 8009d1e:	e055      	b.n	8009dcc <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	795b      	ldrb	r3, [r3, #5]
 8009d24:	4619      	mov	r1, r3
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f000 fbe2 	bl	800a4f0 <USBH_LL_GetURBState>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009d30:	7bbb      	ldrb	r3, [r7, #14]
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d105      	bne.n	8009d42 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8009d36:	2300      	movs	r3, #0
 8009d38:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	220d      	movs	r2, #13
 8009d3e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009d40:	e043      	b.n	8009dca <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009d42:	7bbb      	ldrb	r3, [r7, #14]
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d103      	bne.n	8009d50 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2209      	movs	r2, #9
 8009d4c:	761a      	strb	r2, [r3, #24]
      break;
 8009d4e:	e03c      	b.n	8009dca <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8009d50:	7bbb      	ldrb	r3, [r7, #14]
 8009d52:	2b04      	cmp	r3, #4
 8009d54:	d139      	bne.n	8009dca <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	220b      	movs	r2, #11
 8009d5a:	761a      	strb	r2, [r3, #24]
      break;
 8009d5c:	e035      	b.n	8009dca <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	7e5b      	ldrb	r3, [r3, #25]
 8009d62:	3301      	adds	r3, #1
 8009d64:	b2da      	uxtb	r2, r3
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	765a      	strb	r2, [r3, #25]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	7e5b      	ldrb	r3, [r3, #25]
 8009d6e:	2b02      	cmp	r3, #2
 8009d70:	d806      	bhi.n	8009d80 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2201      	movs	r2, #1
 8009d76:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009d7e:	e025      	b.n	8009dcc <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009d86:	2106      	movs	r1, #6
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	795b      	ldrb	r3, [r3, #5]
 8009d96:	4619      	mov	r1, r3
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 f90d 	bl	8009fb8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	791b      	ldrb	r3, [r3, #4]
 8009da2:	4619      	mov	r1, r3
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f000 f907 	bl	8009fb8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009db0:	2302      	movs	r3, #2
 8009db2:	73fb      	strb	r3, [r7, #15]
      break;
 8009db4:	e00a      	b.n	8009dcc <USBH_HandleControl+0x2e0>

    default:
      break;
 8009db6:	bf00      	nop
 8009db8:	e008      	b.n	8009dcc <USBH_HandleControl+0x2e0>
      break;
 8009dba:	bf00      	nop
 8009dbc:	e006      	b.n	8009dcc <USBH_HandleControl+0x2e0>
      break;
 8009dbe:	bf00      	nop
 8009dc0:	e004      	b.n	8009dcc <USBH_HandleControl+0x2e0>
      break;
 8009dc2:	bf00      	nop
 8009dc4:	e002      	b.n	8009dcc <USBH_HandleControl+0x2e0>
      break;
 8009dc6:	bf00      	nop
 8009dc8:	e000      	b.n	8009dcc <USBH_HandleControl+0x2e0>
      break;
 8009dca:	bf00      	nop
  }

  return status;
 8009dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop

08009dd8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b088      	sub	sp, #32
 8009ddc:	af04      	add	r7, sp, #16
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	4613      	mov	r3, r2
 8009de4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009de6:	79f9      	ldrb	r1, [r7, #7]
 8009de8:	2300      	movs	r3, #0
 8009dea:	9303      	str	r3, [sp, #12]
 8009dec:	2308      	movs	r3, #8
 8009dee:	9302      	str	r3, [sp, #8]
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	9301      	str	r3, [sp, #4]
 8009df4:	2300      	movs	r3, #0
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	2300      	movs	r3, #0
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	68f8      	ldr	r0, [r7, #12]
 8009dfe:	f000 fb46 	bl	800a48e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009e02:	2300      	movs	r3, #0
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3710      	adds	r7, #16
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b088      	sub	sp, #32
 8009e10:	af04      	add	r7, sp, #16
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	60b9      	str	r1, [r7, #8]
 8009e16:	4611      	mov	r1, r2
 8009e18:	461a      	mov	r2, r3
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	80fb      	strh	r3, [r7, #6]
 8009e1e:	4613      	mov	r3, r2
 8009e20:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d001      	beq.n	8009e30 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e30:	7979      	ldrb	r1, [r7, #5]
 8009e32:	7e3b      	ldrb	r3, [r7, #24]
 8009e34:	9303      	str	r3, [sp, #12]
 8009e36:	88fb      	ldrh	r3, [r7, #6]
 8009e38:	9302      	str	r3, [sp, #8]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	9301      	str	r3, [sp, #4]
 8009e3e:	2301      	movs	r3, #1
 8009e40:	9300      	str	r3, [sp, #0]
 8009e42:	2300      	movs	r3, #0
 8009e44:	2200      	movs	r2, #0
 8009e46:	68f8      	ldr	r0, [r7, #12]
 8009e48:	f000 fb21 	bl	800a48e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b088      	sub	sp, #32
 8009e5a:	af04      	add	r7, sp, #16
 8009e5c:	60f8      	str	r0, [r7, #12]
 8009e5e:	60b9      	str	r1, [r7, #8]
 8009e60:	4611      	mov	r1, r2
 8009e62:	461a      	mov	r2, r3
 8009e64:	460b      	mov	r3, r1
 8009e66:	80fb      	strh	r3, [r7, #6]
 8009e68:	4613      	mov	r3, r2
 8009e6a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e6c:	7979      	ldrb	r1, [r7, #5]
 8009e6e:	2300      	movs	r3, #0
 8009e70:	9303      	str	r3, [sp, #12]
 8009e72:	88fb      	ldrh	r3, [r7, #6]
 8009e74:	9302      	str	r3, [sp, #8]
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	9301      	str	r3, [sp, #4]
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	9300      	str	r3, [sp, #0]
 8009e7e:	2300      	movs	r3, #0
 8009e80:	2201      	movs	r2, #1
 8009e82:	68f8      	ldr	r0, [r7, #12]
 8009e84:	f000 fb03 	bl	800a48e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009e88:	2300      	movs	r3, #0

}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3710      	adds	r7, #16
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}

08009e92 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b088      	sub	sp, #32
 8009e96:	af04      	add	r7, sp, #16
 8009e98:	60f8      	str	r0, [r7, #12]
 8009e9a:	60b9      	str	r1, [r7, #8]
 8009e9c:	4611      	mov	r1, r2
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	80fb      	strh	r3, [r7, #6]
 8009ea4:	4613      	mov	r3, r2
 8009ea6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d001      	beq.n	8009eb6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009eb6:	7979      	ldrb	r1, [r7, #5]
 8009eb8:	7e3b      	ldrb	r3, [r7, #24]
 8009eba:	9303      	str	r3, [sp, #12]
 8009ebc:	88fb      	ldrh	r3, [r7, #6]
 8009ebe:	9302      	str	r3, [sp, #8]
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	9301      	str	r3, [sp, #4]
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	2302      	movs	r3, #2
 8009eca:	2200      	movs	r2, #0
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f000 fade 	bl	800a48e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009ed2:	2300      	movs	r3, #0
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3710      	adds	r7, #16
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b088      	sub	sp, #32
 8009ee0:	af04      	add	r7, sp, #16
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	60b9      	str	r1, [r7, #8]
 8009ee6:	4611      	mov	r1, r2
 8009ee8:	461a      	mov	r2, r3
 8009eea:	460b      	mov	r3, r1
 8009eec:	80fb      	strh	r3, [r7, #6]
 8009eee:	4613      	mov	r3, r2
 8009ef0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009ef2:	7979      	ldrb	r1, [r7, #5]
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	9303      	str	r3, [sp, #12]
 8009ef8:	88fb      	ldrh	r3, [r7, #6]
 8009efa:	9302      	str	r3, [sp, #8]
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	9301      	str	r3, [sp, #4]
 8009f00:	2301      	movs	r3, #1
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	2302      	movs	r3, #2
 8009f06:	2201      	movs	r2, #1
 8009f08:	68f8      	ldr	r0, [r7, #12]
 8009f0a:	f000 fac0 	bl	800a48e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009f0e:	2300      	movs	r3, #0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b086      	sub	sp, #24
 8009f1c:	af04      	add	r7, sp, #16
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	4608      	mov	r0, r1
 8009f22:	4611      	mov	r1, r2
 8009f24:	461a      	mov	r2, r3
 8009f26:	4603      	mov	r3, r0
 8009f28:	70fb      	strb	r3, [r7, #3]
 8009f2a:	460b      	mov	r3, r1
 8009f2c:	70bb      	strb	r3, [r7, #2]
 8009f2e:	4613      	mov	r3, r2
 8009f30:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009f32:	7878      	ldrb	r0, [r7, #1]
 8009f34:	78ba      	ldrb	r2, [r7, #2]
 8009f36:	78f9      	ldrb	r1, [r7, #3]
 8009f38:	8b3b      	ldrh	r3, [r7, #24]
 8009f3a:	9302      	str	r3, [sp, #8]
 8009f3c:	7d3b      	ldrb	r3, [r7, #20]
 8009f3e:	9301      	str	r3, [sp, #4]
 8009f40:	7c3b      	ldrb	r3, [r7, #16]
 8009f42:	9300      	str	r3, [sp, #0]
 8009f44:	4603      	mov	r3, r0
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 fa53 	bl	800a3f2 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3708      	adds	r7, #8
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009f56:	b580      	push	{r7, lr}
 8009f58:	b082      	sub	sp, #8
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	460b      	mov	r3, r1
 8009f60:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009f62:	78fb      	ldrb	r3, [r7, #3]
 8009f64:	4619      	mov	r1, r3
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 fa72 	bl	800a450 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3708      	adds	r7, #8
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b084      	sub	sp, #16
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	460b      	mov	r3, r1
 8009f80:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f836 	bl	8009ff4 <USBH_GetFreePipe>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009f8c:	89fb      	ldrh	r3, [r7, #14]
 8009f8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d00a      	beq.n	8009fac <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009f96:	78fa      	ldrb	r2, [r7, #3]
 8009f98:	89fb      	ldrh	r3, [r7, #14]
 8009f9a:	f003 030f 	and.w	r3, r3, #15
 8009f9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009fa2:	6879      	ldr	r1, [r7, #4]
 8009fa4:	33e0      	adds	r3, #224	@ 0xe0
 8009fa6:	009b      	lsls	r3, r3, #2
 8009fa8:	440b      	add	r3, r1
 8009faa:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009fac:	89fb      	ldrh	r3, [r7, #14]
 8009fae:	b2db      	uxtb	r3, r3
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3710      	adds	r7, #16
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b083      	sub	sp, #12
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009fc4:	78fb      	ldrb	r3, [r7, #3]
 8009fc6:	2b0f      	cmp	r3, #15
 8009fc8:	d80d      	bhi.n	8009fe6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009fca:	78fb      	ldrb	r3, [r7, #3]
 8009fcc:	687a      	ldr	r2, [r7, #4]
 8009fce:	33e0      	adds	r3, #224	@ 0xe0
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	4413      	add	r3, r2
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	78fb      	ldrb	r3, [r7, #3]
 8009fd8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009fdc:	6879      	ldr	r1, [r7, #4]
 8009fde:	33e0      	adds	r3, #224	@ 0xe0
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	440b      	add	r3, r1
 8009fe4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009fe6:	2300      	movs	r3, #0
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b085      	sub	sp, #20
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a000:	2300      	movs	r3, #0
 800a002:	73fb      	strb	r3, [r7, #15]
 800a004:	e00f      	b.n	800a026 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a006:	7bfb      	ldrb	r3, [r7, #15]
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	33e0      	adds	r3, #224	@ 0xe0
 800a00c:	009b      	lsls	r3, r3, #2
 800a00e:	4413      	add	r3, r2
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a016:	2b00      	cmp	r3, #0
 800a018:	d102      	bne.n	800a020 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a01a:	7bfb      	ldrb	r3, [r7, #15]
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	e007      	b.n	800a030 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a020:	7bfb      	ldrb	r3, [r7, #15]
 800a022:	3301      	adds	r3, #1
 800a024:	73fb      	strb	r3, [r7, #15]
 800a026:	7bfb      	ldrb	r3, [r7, #15]
 800a028:	2b0f      	cmp	r3, #15
 800a02a:	d9ec      	bls.n	800a006 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a02c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a030:	4618      	mov	r0, r3
 800a032:	3714      	adds	r7, #20
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr

0800a03c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a040:	2201      	movs	r2, #1
 800a042:	490e      	ldr	r1, [pc, #56]	@ (800a07c <MX_USB_HOST_Init+0x40>)
 800a044:	480e      	ldr	r0, [pc, #56]	@ (800a080 <MX_USB_HOST_Init+0x44>)
 800a046:	f7fe fb0f 	bl	8008668 <USBH_Init>
 800a04a:	4603      	mov	r3, r0
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d001      	beq.n	800a054 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a050:	f7f6 fe94 	bl	8000d7c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a054:	490b      	ldr	r1, [pc, #44]	@ (800a084 <MX_USB_HOST_Init+0x48>)
 800a056:	480a      	ldr	r0, [pc, #40]	@ (800a080 <MX_USB_HOST_Init+0x44>)
 800a058:	f7fe fbb1 	bl	80087be <USBH_RegisterClass>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d001      	beq.n	800a066 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a062:	f7f6 fe8b 	bl	8000d7c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a066:	4806      	ldr	r0, [pc, #24]	@ (800a080 <MX_USB_HOST_Init+0x44>)
 800a068:	f7fe fc35 	bl	80088d6 <USBH_Start>
 800a06c:	4603      	mov	r3, r0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d001      	beq.n	800a076 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a072:	f7f6 fe83 	bl	8000d7c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a076:	bf00      	nop
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	0800a09d 	.word	0x0800a09d
 800a080:	20000284 	.word	0x20000284
 800a084:	2000000c 	.word	0x2000000c

0800a088 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a08c:	4802      	ldr	r0, [pc, #8]	@ (800a098 <MX_USB_HOST_Process+0x10>)
 800a08e:	f7fe fc33 	bl	80088f8 <USBH_Process>
}
 800a092:	bf00      	nop
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	20000284 	.word	0x20000284

0800a09c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a0a8:	78fb      	ldrb	r3, [r7, #3]
 800a0aa:	3b01      	subs	r3, #1
 800a0ac:	2b04      	cmp	r3, #4
 800a0ae:	d819      	bhi.n	800a0e4 <USBH_UserProcess+0x48>
 800a0b0:	a201      	add	r2, pc, #4	@ (adr r2, 800a0b8 <USBH_UserProcess+0x1c>)
 800a0b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0b6:	bf00      	nop
 800a0b8:	0800a0e5 	.word	0x0800a0e5
 800a0bc:	0800a0d5 	.word	0x0800a0d5
 800a0c0:	0800a0e5 	.word	0x0800a0e5
 800a0c4:	0800a0dd 	.word	0x0800a0dd
 800a0c8:	0800a0cd 	.word	0x0800a0cd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a0cc:	4b09      	ldr	r3, [pc, #36]	@ (800a0f4 <USBH_UserProcess+0x58>)
 800a0ce:	2203      	movs	r2, #3
 800a0d0:	701a      	strb	r2, [r3, #0]
  break;
 800a0d2:	e008      	b.n	800a0e6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a0d4:	4b07      	ldr	r3, [pc, #28]	@ (800a0f4 <USBH_UserProcess+0x58>)
 800a0d6:	2202      	movs	r2, #2
 800a0d8:	701a      	strb	r2, [r3, #0]
  break;
 800a0da:	e004      	b.n	800a0e6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a0dc:	4b05      	ldr	r3, [pc, #20]	@ (800a0f4 <USBH_UserProcess+0x58>)
 800a0de:	2201      	movs	r2, #1
 800a0e0:	701a      	strb	r2, [r3, #0]
  break;
 800a0e2:	e000      	b.n	800a0e6 <USBH_UserProcess+0x4a>

  default:
  break;
 800a0e4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a0e6:	bf00      	nop
 800a0e8:	370c      	adds	r7, #12
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr
 800a0f2:	bf00      	nop
 800a0f4:	2000065c 	.word	0x2000065c

0800a0f8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b08a      	sub	sp, #40	@ 0x28
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a100:	f107 0314 	add.w	r3, r7, #20
 800a104:	2200      	movs	r2, #0
 800a106:	601a      	str	r2, [r3, #0]
 800a108:	605a      	str	r2, [r3, #4]
 800a10a:	609a      	str	r2, [r3, #8]
 800a10c:	60da      	str	r2, [r3, #12]
 800a10e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a118:	d147      	bne.n	800a1aa <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a11a:	2300      	movs	r3, #0
 800a11c:	613b      	str	r3, [r7, #16]
 800a11e:	4b25      	ldr	r3, [pc, #148]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a122:	4a24      	ldr	r2, [pc, #144]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a124:	f043 0301 	orr.w	r3, r3, #1
 800a128:	6313      	str	r3, [r2, #48]	@ 0x30
 800a12a:	4b22      	ldr	r3, [pc, #136]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a12c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a12e:	f003 0301 	and.w	r3, r3, #1
 800a132:	613b      	str	r3, [r7, #16]
 800a134:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a136:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a13a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a13c:	2300      	movs	r3, #0
 800a13e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a140:	2300      	movs	r3, #0
 800a142:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a144:	f107 0314 	add.w	r3, r7, #20
 800a148:	4619      	mov	r1, r3
 800a14a:	481b      	ldr	r0, [pc, #108]	@ (800a1b8 <HAL_HCD_MspInit+0xc0>)
 800a14c:	f7f7 ffd2 	bl	80020f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a150:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a156:	2302      	movs	r3, #2
 800a158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a15a:	2300      	movs	r3, #0
 800a15c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a15e:	2300      	movs	r3, #0
 800a160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a162:	230a      	movs	r3, #10
 800a164:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a166:	f107 0314 	add.w	r3, r7, #20
 800a16a:	4619      	mov	r1, r3
 800a16c:	4812      	ldr	r0, [pc, #72]	@ (800a1b8 <HAL_HCD_MspInit+0xc0>)
 800a16e:	f7f7 ffc1 	bl	80020f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a172:	4b10      	ldr	r3, [pc, #64]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a176:	4a0f      	ldr	r2, [pc, #60]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a178:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a17c:	6353      	str	r3, [r2, #52]	@ 0x34
 800a17e:	2300      	movs	r3, #0
 800a180:	60fb      	str	r3, [r7, #12]
 800a182:	4b0c      	ldr	r3, [pc, #48]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a186:	4a0b      	ldr	r2, [pc, #44]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a18c:	6453      	str	r3, [r2, #68]	@ 0x44
 800a18e:	4b09      	ldr	r3, [pc, #36]	@ (800a1b4 <HAL_HCD_MspInit+0xbc>)
 800a190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a196:	60fb      	str	r3, [r7, #12]
 800a198:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a19a:	2200      	movs	r2, #0
 800a19c:	2100      	movs	r1, #0
 800a19e:	2043      	movs	r0, #67	@ 0x43
 800a1a0:	f7f7 fc87 	bl	8001ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a1a4:	2043      	movs	r0, #67	@ 0x43
 800a1a6:	f7f7 fca0 	bl	8001aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a1aa:	bf00      	nop
 800a1ac:	3728      	adds	r7, #40	@ 0x28
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	40023800 	.word	0x40023800
 800a1b8:	40020000 	.word	0x40020000

0800a1bc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b082      	sub	sp, #8
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f7fe ff6d 	bl	80090aa <USBH_LL_IncTimer>
}
 800a1d0:	bf00      	nop
 800a1d2:	3708      	adds	r7, #8
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b082      	sub	sp, #8
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f7fe ffa9 	bl	800913e <USBH_LL_Connect>
}
 800a1ec:	bf00      	nop
 800a1ee:	3708      	adds	r7, #8
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a202:	4618      	mov	r0, r3
 800a204:	f7fe ffb2 	bl	800916c <USBH_LL_Disconnect>
}
 800a208:	bf00      	nop
 800a20a:	3708      	adds	r7, #8
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	460b      	mov	r3, r1
 800a21a:	70fb      	strb	r3, [r7, #3]
 800a21c:	4613      	mov	r3, r2
 800a21e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a220:	bf00      	nop
 800a222:	370c      	adds	r7, #12
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a23a:	4618      	mov	r0, r3
 800a23c:	f7fe ff5f 	bl	80090fe <USBH_LL_PortEnabled>
}
 800a240:	bf00      	nop
 800a242:	3708      	adds	r7, #8
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a256:	4618      	mov	r0, r3
 800a258:	f7fe ff5f 	bl	800911a <USBH_LL_PortDisabled>
}
 800a25c:	bf00      	nop
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a272:	2b01      	cmp	r3, #1
 800a274:	d12a      	bne.n	800a2cc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a276:	4a18      	ldr	r2, [pc, #96]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	4a15      	ldr	r2, [pc, #84]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a282:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a286:	4b14      	ldr	r3, [pc, #80]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a288:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a28c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a28e:	4b12      	ldr	r3, [pc, #72]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a290:	2208      	movs	r2, #8
 800a292:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a294:	4b10      	ldr	r3, [pc, #64]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a296:	2201      	movs	r2, #1
 800a298:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a29a:	4b0f      	ldr	r3, [pc, #60]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a29c:	2200      	movs	r2, #0
 800a29e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a2a0:	4b0d      	ldr	r3, [pc, #52]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a2a2:	2202      	movs	r2, #2
 800a2a4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a2a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a2ac:	480a      	ldr	r0, [pc, #40]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a2ae:	f7f8 f8d6 	bl	800245e <HAL_HCD_Init>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d001      	beq.n	800a2bc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a2b8:	f7f6 fd60 	bl	8000d7c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a2bc:	4806      	ldr	r0, [pc, #24]	@ (800a2d8 <USBH_LL_Init+0x74>)
 800a2be:	f7f8 fd37 	bl	8002d30 <HAL_HCD_GetCurrentFrame>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f7fe fee0 	bl	800908c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	20000660 	.word	0x20000660

0800a2dc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b084      	sub	sp, #16
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f7f8 fca4 	bl	8002c40 <HAL_HCD_Start>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a2fc:	7bfb      	ldrb	r3, [r7, #15]
 800a2fe:	4618      	mov	r0, r3
 800a300:	f000 f95e 	bl	800a5c0 <USBH_Get_USB_Status>
 800a304:	4603      	mov	r3, r0
 800a306:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a308:	7bbb      	ldrb	r3, [r7, #14]
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3710      	adds	r7, #16
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}

0800a312 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a312:	b580      	push	{r7, lr}
 800a314:	b084      	sub	sp, #16
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a31a:	2300      	movs	r3, #0
 800a31c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a31e:	2300      	movs	r3, #0
 800a320:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a328:	4618      	mov	r0, r3
 800a32a:	f7f8 fcac 	bl	8002c86 <HAL_HCD_Stop>
 800a32e:	4603      	mov	r3, r0
 800a330:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a332:	7bfb      	ldrb	r3, [r7, #15]
 800a334:	4618      	mov	r0, r3
 800a336:	f000 f943 	bl	800a5c0 <USBH_Get_USB_Status>
 800a33a:	4603      	mov	r3, r0
 800a33c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a33e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a340:	4618      	mov	r0, r3
 800a342:	3710      	adds	r7, #16
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a350:	2301      	movs	r3, #1
 800a352:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7f8 fcf6 	bl	8002d4c <HAL_HCD_GetCurrentSpeed>
 800a360:	4603      	mov	r3, r0
 800a362:	2b02      	cmp	r3, #2
 800a364:	d00c      	beq.n	800a380 <USBH_LL_GetSpeed+0x38>
 800a366:	2b02      	cmp	r3, #2
 800a368:	d80d      	bhi.n	800a386 <USBH_LL_GetSpeed+0x3e>
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d002      	beq.n	800a374 <USBH_LL_GetSpeed+0x2c>
 800a36e:	2b01      	cmp	r3, #1
 800a370:	d003      	beq.n	800a37a <USBH_LL_GetSpeed+0x32>
 800a372:	e008      	b.n	800a386 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a374:	2300      	movs	r3, #0
 800a376:	73fb      	strb	r3, [r7, #15]
    break;
 800a378:	e008      	b.n	800a38c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a37a:	2301      	movs	r3, #1
 800a37c:	73fb      	strb	r3, [r7, #15]
    break;
 800a37e:	e005      	b.n	800a38c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a380:	2302      	movs	r3, #2
 800a382:	73fb      	strb	r3, [r7, #15]
    break;
 800a384:	e002      	b.n	800a38c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a386:	2301      	movs	r3, #1
 800a388:	73fb      	strb	r3, [r7, #15]
    break;
 800a38a:	bf00      	nop
  }
  return  speed;
 800a38c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3710      	adds	r7, #16
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b084      	sub	sp, #16
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f7f8 fc87 	bl	8002cc0 <HAL_HCD_ResetPort>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a3b6:	7bfb      	ldrb	r3, [r7, #15]
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f000 f901 	bl	800a5c0 <USBH_Get_USB_Status>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3710      	adds	r7, #16
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}

0800a3cc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	460b      	mov	r3, r1
 800a3d6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a3de:	78fa      	ldrb	r2, [r7, #3]
 800a3e0:	4611      	mov	r1, r2
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7f8 fc8f 	bl	8002d06 <HAL_HCD_HC_GetXferCount>
 800a3e8:	4603      	mov	r3, r0
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a3f2:	b590      	push	{r4, r7, lr}
 800a3f4:	b089      	sub	sp, #36	@ 0x24
 800a3f6:	af04      	add	r7, sp, #16
 800a3f8:	6078      	str	r0, [r7, #4]
 800a3fa:	4608      	mov	r0, r1
 800a3fc:	4611      	mov	r1, r2
 800a3fe:	461a      	mov	r2, r3
 800a400:	4603      	mov	r3, r0
 800a402:	70fb      	strb	r3, [r7, #3]
 800a404:	460b      	mov	r3, r1
 800a406:	70bb      	strb	r3, [r7, #2]
 800a408:	4613      	mov	r3, r2
 800a40a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a40c:	2300      	movs	r3, #0
 800a40e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a410:	2300      	movs	r3, #0
 800a412:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a41a:	787c      	ldrb	r4, [r7, #1]
 800a41c:	78ba      	ldrb	r2, [r7, #2]
 800a41e:	78f9      	ldrb	r1, [r7, #3]
 800a420:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a422:	9302      	str	r3, [sp, #8]
 800a424:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a428:	9301      	str	r3, [sp, #4]
 800a42a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a42e:	9300      	str	r3, [sp, #0]
 800a430:	4623      	mov	r3, r4
 800a432:	f7f8 f87b 	bl	800252c <HAL_HCD_HC_Init>
 800a436:	4603      	mov	r3, r0
 800a438:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a43a:	7bfb      	ldrb	r3, [r7, #15]
 800a43c:	4618      	mov	r0, r3
 800a43e:	f000 f8bf 	bl	800a5c0 <USBH_Get_USB_Status>
 800a442:	4603      	mov	r3, r0
 800a444:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a446:	7bbb      	ldrb	r3, [r7, #14]
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3714      	adds	r7, #20
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd90      	pop	{r4, r7, pc}

0800a450 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	460b      	mov	r3, r1
 800a45a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a45c:	2300      	movs	r3, #0
 800a45e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a460:	2300      	movs	r3, #0
 800a462:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a46a:	78fa      	ldrb	r2, [r7, #3]
 800a46c:	4611      	mov	r1, r2
 800a46e:	4618      	mov	r0, r3
 800a470:	f7f8 f914 	bl	800269c <HAL_HCD_HC_Halt>
 800a474:	4603      	mov	r3, r0
 800a476:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a478:	7bfb      	ldrb	r3, [r7, #15]
 800a47a:	4618      	mov	r0, r3
 800a47c:	f000 f8a0 	bl	800a5c0 <USBH_Get_USB_Status>
 800a480:	4603      	mov	r3, r0
 800a482:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a484:	7bbb      	ldrb	r3, [r7, #14]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a48e:	b590      	push	{r4, r7, lr}
 800a490:	b089      	sub	sp, #36	@ 0x24
 800a492:	af04      	add	r7, sp, #16
 800a494:	6078      	str	r0, [r7, #4]
 800a496:	4608      	mov	r0, r1
 800a498:	4611      	mov	r1, r2
 800a49a:	461a      	mov	r2, r3
 800a49c:	4603      	mov	r3, r0
 800a49e:	70fb      	strb	r3, [r7, #3]
 800a4a0:	460b      	mov	r3, r1
 800a4a2:	70bb      	strb	r3, [r7, #2]
 800a4a4:	4613      	mov	r3, r2
 800a4a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a4b6:	787c      	ldrb	r4, [r7, #1]
 800a4b8:	78ba      	ldrb	r2, [r7, #2]
 800a4ba:	78f9      	ldrb	r1, [r7, #3]
 800a4bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a4c0:	9303      	str	r3, [sp, #12]
 800a4c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a4c4:	9302      	str	r3, [sp, #8]
 800a4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c8:	9301      	str	r3, [sp, #4]
 800a4ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a4ce:	9300      	str	r3, [sp, #0]
 800a4d0:	4623      	mov	r3, r4
 800a4d2:	f7f8 f907 	bl	80026e4 <HAL_HCD_HC_SubmitRequest>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a4da:	7bfb      	ldrb	r3, [r7, #15]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f000 f86f 	bl	800a5c0 <USBH_Get_USB_Status>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3714      	adds	r7, #20
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd90      	pop	{r4, r7, pc}

0800a4f0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b082      	sub	sp, #8
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a502:	78fa      	ldrb	r2, [r7, #3]
 800a504:	4611      	mov	r1, r2
 800a506:	4618      	mov	r0, r3
 800a508:	f7f8 fbe8 	bl	8002cdc <HAL_HCD_HC_GetURBState>
 800a50c:	4603      	mov	r3, r0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}

0800a516 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a516:	b580      	push	{r7, lr}
 800a518:	b082      	sub	sp, #8
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	6078      	str	r0, [r7, #4]
 800a51e:	460b      	mov	r3, r1
 800a520:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a528:	2b01      	cmp	r3, #1
 800a52a:	d103      	bne.n	800a534 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a52c:	78fb      	ldrb	r3, [r7, #3]
 800a52e:	4618      	mov	r0, r3
 800a530:	f000 f872 	bl	800a618 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a534:	20c8      	movs	r0, #200	@ 0xc8
 800a536:	f7f6 ff5b 	bl	80013f0 <HAL_Delay>
  return USBH_OK;
 800a53a:	2300      	movs	r3, #0
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3708      	adds	r7, #8
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a544:	b480      	push	{r7}
 800a546:	b085      	sub	sp, #20
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	460b      	mov	r3, r1
 800a54e:	70fb      	strb	r3, [r7, #3]
 800a550:	4613      	mov	r3, r2
 800a552:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a55a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a55c:	78fa      	ldrb	r2, [r7, #3]
 800a55e:	68f9      	ldr	r1, [r7, #12]
 800a560:	4613      	mov	r3, r2
 800a562:	011b      	lsls	r3, r3, #4
 800a564:	1a9b      	subs	r3, r3, r2
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	440b      	add	r3, r1
 800a56a:	3317      	adds	r3, #23
 800a56c:	781b      	ldrb	r3, [r3, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d00a      	beq.n	800a588 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a572:	78fa      	ldrb	r2, [r7, #3]
 800a574:	68f9      	ldr	r1, [r7, #12]
 800a576:	4613      	mov	r3, r2
 800a578:	011b      	lsls	r3, r3, #4
 800a57a:	1a9b      	subs	r3, r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	440b      	add	r3, r1
 800a580:	333c      	adds	r3, #60	@ 0x3c
 800a582:	78ba      	ldrb	r2, [r7, #2]
 800a584:	701a      	strb	r2, [r3, #0]
 800a586:	e009      	b.n	800a59c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a588:	78fa      	ldrb	r2, [r7, #3]
 800a58a:	68f9      	ldr	r1, [r7, #12]
 800a58c:	4613      	mov	r3, r2
 800a58e:	011b      	lsls	r3, r3, #4
 800a590:	1a9b      	subs	r3, r3, r2
 800a592:	009b      	lsls	r3, r3, #2
 800a594:	440b      	add	r3, r1
 800a596:	333d      	adds	r3, #61	@ 0x3d
 800a598:	78ba      	ldrb	r2, [r7, #2]
 800a59a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a59c:	2300      	movs	r3, #0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3714      	adds	r7, #20
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a8:	4770      	bx	lr

0800a5aa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a5aa:	b580      	push	{r7, lr}
 800a5ac:	b082      	sub	sp, #8
 800a5ae:	af00      	add	r7, sp, #0
 800a5b0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f7f6 ff1c 	bl	80013f0 <HAL_Delay>
}
 800a5b8:	bf00      	nop
 800a5ba:	3708      	adds	r7, #8
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a5ce:	79fb      	ldrb	r3, [r7, #7]
 800a5d0:	2b03      	cmp	r3, #3
 800a5d2:	d817      	bhi.n	800a604 <USBH_Get_USB_Status+0x44>
 800a5d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a5dc <USBH_Get_USB_Status+0x1c>)
 800a5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5da:	bf00      	nop
 800a5dc:	0800a5ed 	.word	0x0800a5ed
 800a5e0:	0800a5f3 	.word	0x0800a5f3
 800a5e4:	0800a5f9 	.word	0x0800a5f9
 800a5e8:	0800a5ff 	.word	0x0800a5ff
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	73fb      	strb	r3, [r7, #15]
    break;
 800a5f0:	e00b      	b.n	800a60a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a5f2:	2302      	movs	r3, #2
 800a5f4:	73fb      	strb	r3, [r7, #15]
    break;
 800a5f6:	e008      	b.n	800a60a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	73fb      	strb	r3, [r7, #15]
    break;
 800a5fc:	e005      	b.n	800a60a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a5fe:	2302      	movs	r3, #2
 800a600:	73fb      	strb	r3, [r7, #15]
    break;
 800a602:	e002      	b.n	800a60a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a604:	2302      	movs	r3, #2
 800a606:	73fb      	strb	r3, [r7, #15]
    break;
 800a608:	bf00      	nop
  }
  return usb_status;
 800a60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	4603      	mov	r3, r0
 800a620:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a622:	79fb      	ldrb	r3, [r7, #7]
 800a624:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a626:	79fb      	ldrb	r3, [r7, #7]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d102      	bne.n	800a632 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a62c:	2300      	movs	r3, #0
 800a62e:	73fb      	strb	r3, [r7, #15]
 800a630:	e001      	b.n	800a636 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a632:	2301      	movs	r3, #1
 800a634:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a636:	7bfb      	ldrb	r3, [r7, #15]
 800a638:	461a      	mov	r2, r3
 800a63a:	2101      	movs	r1, #1
 800a63c:	4803      	ldr	r0, [pc, #12]	@ (800a64c <MX_DriverVbusFS+0x34>)
 800a63e:	f7f7 fef5 	bl	800242c <HAL_GPIO_WritePin>
}
 800a642:	bf00      	nop
 800a644:	3710      	adds	r7, #16
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop
 800a64c:	40020800 	.word	0x40020800

0800a650 <malloc>:
 800a650:	4b02      	ldr	r3, [pc, #8]	@ (800a65c <malloc+0xc>)
 800a652:	4601      	mov	r1, r0
 800a654:	6818      	ldr	r0, [r3, #0]
 800a656:	f000 b82d 	b.w	800a6b4 <_malloc_r>
 800a65a:	bf00      	nop
 800a65c:	2000002c 	.word	0x2000002c

0800a660 <free>:
 800a660:	4b02      	ldr	r3, [pc, #8]	@ (800a66c <free+0xc>)
 800a662:	4601      	mov	r1, r0
 800a664:	6818      	ldr	r0, [r3, #0]
 800a666:	f000 b8f5 	b.w	800a854 <_free_r>
 800a66a:	bf00      	nop
 800a66c:	2000002c 	.word	0x2000002c

0800a670 <sbrk_aligned>:
 800a670:	b570      	push	{r4, r5, r6, lr}
 800a672:	4e0f      	ldr	r6, [pc, #60]	@ (800a6b0 <sbrk_aligned+0x40>)
 800a674:	460c      	mov	r4, r1
 800a676:	6831      	ldr	r1, [r6, #0]
 800a678:	4605      	mov	r5, r0
 800a67a:	b911      	cbnz	r1, 800a682 <sbrk_aligned+0x12>
 800a67c:	f000 f8ae 	bl	800a7dc <_sbrk_r>
 800a680:	6030      	str	r0, [r6, #0]
 800a682:	4621      	mov	r1, r4
 800a684:	4628      	mov	r0, r5
 800a686:	f000 f8a9 	bl	800a7dc <_sbrk_r>
 800a68a:	1c43      	adds	r3, r0, #1
 800a68c:	d103      	bne.n	800a696 <sbrk_aligned+0x26>
 800a68e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a692:	4620      	mov	r0, r4
 800a694:	bd70      	pop	{r4, r5, r6, pc}
 800a696:	1cc4      	adds	r4, r0, #3
 800a698:	f024 0403 	bic.w	r4, r4, #3
 800a69c:	42a0      	cmp	r0, r4
 800a69e:	d0f8      	beq.n	800a692 <sbrk_aligned+0x22>
 800a6a0:	1a21      	subs	r1, r4, r0
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	f000 f89a 	bl	800a7dc <_sbrk_r>
 800a6a8:	3001      	adds	r0, #1
 800a6aa:	d1f2      	bne.n	800a692 <sbrk_aligned+0x22>
 800a6ac:	e7ef      	b.n	800a68e <sbrk_aligned+0x1e>
 800a6ae:	bf00      	nop
 800a6b0:	20000a40 	.word	0x20000a40

0800a6b4 <_malloc_r>:
 800a6b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6b8:	1ccd      	adds	r5, r1, #3
 800a6ba:	f025 0503 	bic.w	r5, r5, #3
 800a6be:	3508      	adds	r5, #8
 800a6c0:	2d0c      	cmp	r5, #12
 800a6c2:	bf38      	it	cc
 800a6c4:	250c      	movcc	r5, #12
 800a6c6:	2d00      	cmp	r5, #0
 800a6c8:	4606      	mov	r6, r0
 800a6ca:	db01      	blt.n	800a6d0 <_malloc_r+0x1c>
 800a6cc:	42a9      	cmp	r1, r5
 800a6ce:	d904      	bls.n	800a6da <_malloc_r+0x26>
 800a6d0:	230c      	movs	r3, #12
 800a6d2:	6033      	str	r3, [r6, #0]
 800a6d4:	2000      	movs	r0, #0
 800a6d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a7b0 <_malloc_r+0xfc>
 800a6de:	f000 f869 	bl	800a7b4 <__malloc_lock>
 800a6e2:	f8d8 3000 	ldr.w	r3, [r8]
 800a6e6:	461c      	mov	r4, r3
 800a6e8:	bb44      	cbnz	r4, 800a73c <_malloc_r+0x88>
 800a6ea:	4629      	mov	r1, r5
 800a6ec:	4630      	mov	r0, r6
 800a6ee:	f7ff ffbf 	bl	800a670 <sbrk_aligned>
 800a6f2:	1c43      	adds	r3, r0, #1
 800a6f4:	4604      	mov	r4, r0
 800a6f6:	d158      	bne.n	800a7aa <_malloc_r+0xf6>
 800a6f8:	f8d8 4000 	ldr.w	r4, [r8]
 800a6fc:	4627      	mov	r7, r4
 800a6fe:	2f00      	cmp	r7, #0
 800a700:	d143      	bne.n	800a78a <_malloc_r+0xd6>
 800a702:	2c00      	cmp	r4, #0
 800a704:	d04b      	beq.n	800a79e <_malloc_r+0xea>
 800a706:	6823      	ldr	r3, [r4, #0]
 800a708:	4639      	mov	r1, r7
 800a70a:	4630      	mov	r0, r6
 800a70c:	eb04 0903 	add.w	r9, r4, r3
 800a710:	f000 f864 	bl	800a7dc <_sbrk_r>
 800a714:	4581      	cmp	r9, r0
 800a716:	d142      	bne.n	800a79e <_malloc_r+0xea>
 800a718:	6821      	ldr	r1, [r4, #0]
 800a71a:	1a6d      	subs	r5, r5, r1
 800a71c:	4629      	mov	r1, r5
 800a71e:	4630      	mov	r0, r6
 800a720:	f7ff ffa6 	bl	800a670 <sbrk_aligned>
 800a724:	3001      	adds	r0, #1
 800a726:	d03a      	beq.n	800a79e <_malloc_r+0xea>
 800a728:	6823      	ldr	r3, [r4, #0]
 800a72a:	442b      	add	r3, r5
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	f8d8 3000 	ldr.w	r3, [r8]
 800a732:	685a      	ldr	r2, [r3, #4]
 800a734:	bb62      	cbnz	r2, 800a790 <_malloc_r+0xdc>
 800a736:	f8c8 7000 	str.w	r7, [r8]
 800a73a:	e00f      	b.n	800a75c <_malloc_r+0xa8>
 800a73c:	6822      	ldr	r2, [r4, #0]
 800a73e:	1b52      	subs	r2, r2, r5
 800a740:	d420      	bmi.n	800a784 <_malloc_r+0xd0>
 800a742:	2a0b      	cmp	r2, #11
 800a744:	d917      	bls.n	800a776 <_malloc_r+0xc2>
 800a746:	1961      	adds	r1, r4, r5
 800a748:	42a3      	cmp	r3, r4
 800a74a:	6025      	str	r5, [r4, #0]
 800a74c:	bf18      	it	ne
 800a74e:	6059      	strne	r1, [r3, #4]
 800a750:	6863      	ldr	r3, [r4, #4]
 800a752:	bf08      	it	eq
 800a754:	f8c8 1000 	streq.w	r1, [r8]
 800a758:	5162      	str	r2, [r4, r5]
 800a75a:	604b      	str	r3, [r1, #4]
 800a75c:	4630      	mov	r0, r6
 800a75e:	f000 f82f 	bl	800a7c0 <__malloc_unlock>
 800a762:	f104 000b 	add.w	r0, r4, #11
 800a766:	1d23      	adds	r3, r4, #4
 800a768:	f020 0007 	bic.w	r0, r0, #7
 800a76c:	1ac2      	subs	r2, r0, r3
 800a76e:	bf1c      	itt	ne
 800a770:	1a1b      	subne	r3, r3, r0
 800a772:	50a3      	strne	r3, [r4, r2]
 800a774:	e7af      	b.n	800a6d6 <_malloc_r+0x22>
 800a776:	6862      	ldr	r2, [r4, #4]
 800a778:	42a3      	cmp	r3, r4
 800a77a:	bf0c      	ite	eq
 800a77c:	f8c8 2000 	streq.w	r2, [r8]
 800a780:	605a      	strne	r2, [r3, #4]
 800a782:	e7eb      	b.n	800a75c <_malloc_r+0xa8>
 800a784:	4623      	mov	r3, r4
 800a786:	6864      	ldr	r4, [r4, #4]
 800a788:	e7ae      	b.n	800a6e8 <_malloc_r+0x34>
 800a78a:	463c      	mov	r4, r7
 800a78c:	687f      	ldr	r7, [r7, #4]
 800a78e:	e7b6      	b.n	800a6fe <_malloc_r+0x4a>
 800a790:	461a      	mov	r2, r3
 800a792:	685b      	ldr	r3, [r3, #4]
 800a794:	42a3      	cmp	r3, r4
 800a796:	d1fb      	bne.n	800a790 <_malloc_r+0xdc>
 800a798:	2300      	movs	r3, #0
 800a79a:	6053      	str	r3, [r2, #4]
 800a79c:	e7de      	b.n	800a75c <_malloc_r+0xa8>
 800a79e:	230c      	movs	r3, #12
 800a7a0:	6033      	str	r3, [r6, #0]
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	f000 f80c 	bl	800a7c0 <__malloc_unlock>
 800a7a8:	e794      	b.n	800a6d4 <_malloc_r+0x20>
 800a7aa:	6005      	str	r5, [r0, #0]
 800a7ac:	e7d6      	b.n	800a75c <_malloc_r+0xa8>
 800a7ae:	bf00      	nop
 800a7b0:	20000a44 	.word	0x20000a44

0800a7b4 <__malloc_lock>:
 800a7b4:	4801      	ldr	r0, [pc, #4]	@ (800a7bc <__malloc_lock+0x8>)
 800a7b6:	f000 b84b 	b.w	800a850 <__retarget_lock_acquire_recursive>
 800a7ba:	bf00      	nop
 800a7bc:	20000b80 	.word	0x20000b80

0800a7c0 <__malloc_unlock>:
 800a7c0:	4801      	ldr	r0, [pc, #4]	@ (800a7c8 <__malloc_unlock+0x8>)
 800a7c2:	f000 b846 	b.w	800a852 <__retarget_lock_release_recursive>
 800a7c6:	bf00      	nop
 800a7c8:	20000b80 	.word	0x20000b80

0800a7cc <memset>:
 800a7cc:	4402      	add	r2, r0
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d100      	bne.n	800a7d6 <memset+0xa>
 800a7d4:	4770      	bx	lr
 800a7d6:	f803 1b01 	strb.w	r1, [r3], #1
 800a7da:	e7f9      	b.n	800a7d0 <memset+0x4>

0800a7dc <_sbrk_r>:
 800a7dc:	b538      	push	{r3, r4, r5, lr}
 800a7de:	4d06      	ldr	r5, [pc, #24]	@ (800a7f8 <_sbrk_r+0x1c>)
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	4608      	mov	r0, r1
 800a7e6:	602b      	str	r3, [r5, #0]
 800a7e8:	f7f6 fd1e 	bl	8001228 <_sbrk>
 800a7ec:	1c43      	adds	r3, r0, #1
 800a7ee:	d102      	bne.n	800a7f6 <_sbrk_r+0x1a>
 800a7f0:	682b      	ldr	r3, [r5, #0]
 800a7f2:	b103      	cbz	r3, 800a7f6 <_sbrk_r+0x1a>
 800a7f4:	6023      	str	r3, [r4, #0]
 800a7f6:	bd38      	pop	{r3, r4, r5, pc}
 800a7f8:	20000b84 	.word	0x20000b84

0800a7fc <__errno>:
 800a7fc:	4b01      	ldr	r3, [pc, #4]	@ (800a804 <__errno+0x8>)
 800a7fe:	6818      	ldr	r0, [r3, #0]
 800a800:	4770      	bx	lr
 800a802:	bf00      	nop
 800a804:	2000002c 	.word	0x2000002c

0800a808 <__libc_init_array>:
 800a808:	b570      	push	{r4, r5, r6, lr}
 800a80a:	4d0d      	ldr	r5, [pc, #52]	@ (800a840 <__libc_init_array+0x38>)
 800a80c:	4c0d      	ldr	r4, [pc, #52]	@ (800a844 <__libc_init_array+0x3c>)
 800a80e:	1b64      	subs	r4, r4, r5
 800a810:	10a4      	asrs	r4, r4, #2
 800a812:	2600      	movs	r6, #0
 800a814:	42a6      	cmp	r6, r4
 800a816:	d109      	bne.n	800a82c <__libc_init_array+0x24>
 800a818:	4d0b      	ldr	r5, [pc, #44]	@ (800a848 <__libc_init_array+0x40>)
 800a81a:	4c0c      	ldr	r4, [pc, #48]	@ (800a84c <__libc_init_array+0x44>)
 800a81c:	f000 f864 	bl	800a8e8 <_init>
 800a820:	1b64      	subs	r4, r4, r5
 800a822:	10a4      	asrs	r4, r4, #2
 800a824:	2600      	movs	r6, #0
 800a826:	42a6      	cmp	r6, r4
 800a828:	d105      	bne.n	800a836 <__libc_init_array+0x2e>
 800a82a:	bd70      	pop	{r4, r5, r6, pc}
 800a82c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a830:	4798      	blx	r3
 800a832:	3601      	adds	r6, #1
 800a834:	e7ee      	b.n	800a814 <__libc_init_array+0xc>
 800a836:	f855 3b04 	ldr.w	r3, [r5], #4
 800a83a:	4798      	blx	r3
 800a83c:	3601      	adds	r6, #1
 800a83e:	e7f2      	b.n	800a826 <__libc_init_array+0x1e>
 800a840:	0800a92c 	.word	0x0800a92c
 800a844:	0800a92c 	.word	0x0800a92c
 800a848:	0800a92c 	.word	0x0800a92c
 800a84c:	0800a930 	.word	0x0800a930

0800a850 <__retarget_lock_acquire_recursive>:
 800a850:	4770      	bx	lr

0800a852 <__retarget_lock_release_recursive>:
 800a852:	4770      	bx	lr

0800a854 <_free_r>:
 800a854:	b538      	push	{r3, r4, r5, lr}
 800a856:	4605      	mov	r5, r0
 800a858:	2900      	cmp	r1, #0
 800a85a:	d041      	beq.n	800a8e0 <_free_r+0x8c>
 800a85c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a860:	1f0c      	subs	r4, r1, #4
 800a862:	2b00      	cmp	r3, #0
 800a864:	bfb8      	it	lt
 800a866:	18e4      	addlt	r4, r4, r3
 800a868:	f7ff ffa4 	bl	800a7b4 <__malloc_lock>
 800a86c:	4a1d      	ldr	r2, [pc, #116]	@ (800a8e4 <_free_r+0x90>)
 800a86e:	6813      	ldr	r3, [r2, #0]
 800a870:	b933      	cbnz	r3, 800a880 <_free_r+0x2c>
 800a872:	6063      	str	r3, [r4, #4]
 800a874:	6014      	str	r4, [r2, #0]
 800a876:	4628      	mov	r0, r5
 800a878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a87c:	f7ff bfa0 	b.w	800a7c0 <__malloc_unlock>
 800a880:	42a3      	cmp	r3, r4
 800a882:	d908      	bls.n	800a896 <_free_r+0x42>
 800a884:	6820      	ldr	r0, [r4, #0]
 800a886:	1821      	adds	r1, r4, r0
 800a888:	428b      	cmp	r3, r1
 800a88a:	bf01      	itttt	eq
 800a88c:	6819      	ldreq	r1, [r3, #0]
 800a88e:	685b      	ldreq	r3, [r3, #4]
 800a890:	1809      	addeq	r1, r1, r0
 800a892:	6021      	streq	r1, [r4, #0]
 800a894:	e7ed      	b.n	800a872 <_free_r+0x1e>
 800a896:	461a      	mov	r2, r3
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	b10b      	cbz	r3, 800a8a0 <_free_r+0x4c>
 800a89c:	42a3      	cmp	r3, r4
 800a89e:	d9fa      	bls.n	800a896 <_free_r+0x42>
 800a8a0:	6811      	ldr	r1, [r2, #0]
 800a8a2:	1850      	adds	r0, r2, r1
 800a8a4:	42a0      	cmp	r0, r4
 800a8a6:	d10b      	bne.n	800a8c0 <_free_r+0x6c>
 800a8a8:	6820      	ldr	r0, [r4, #0]
 800a8aa:	4401      	add	r1, r0
 800a8ac:	1850      	adds	r0, r2, r1
 800a8ae:	4283      	cmp	r3, r0
 800a8b0:	6011      	str	r1, [r2, #0]
 800a8b2:	d1e0      	bne.n	800a876 <_free_r+0x22>
 800a8b4:	6818      	ldr	r0, [r3, #0]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	6053      	str	r3, [r2, #4]
 800a8ba:	4408      	add	r0, r1
 800a8bc:	6010      	str	r0, [r2, #0]
 800a8be:	e7da      	b.n	800a876 <_free_r+0x22>
 800a8c0:	d902      	bls.n	800a8c8 <_free_r+0x74>
 800a8c2:	230c      	movs	r3, #12
 800a8c4:	602b      	str	r3, [r5, #0]
 800a8c6:	e7d6      	b.n	800a876 <_free_r+0x22>
 800a8c8:	6820      	ldr	r0, [r4, #0]
 800a8ca:	1821      	adds	r1, r4, r0
 800a8cc:	428b      	cmp	r3, r1
 800a8ce:	bf04      	itt	eq
 800a8d0:	6819      	ldreq	r1, [r3, #0]
 800a8d2:	685b      	ldreq	r3, [r3, #4]
 800a8d4:	6063      	str	r3, [r4, #4]
 800a8d6:	bf04      	itt	eq
 800a8d8:	1809      	addeq	r1, r1, r0
 800a8da:	6021      	streq	r1, [r4, #0]
 800a8dc:	6054      	str	r4, [r2, #4]
 800a8de:	e7ca      	b.n	800a876 <_free_r+0x22>
 800a8e0:	bd38      	pop	{r3, r4, r5, pc}
 800a8e2:	bf00      	nop
 800a8e4:	20000a44 	.word	0x20000a44

0800a8e8 <_init>:
 800a8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ea:	bf00      	nop
 800a8ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8ee:	bc08      	pop	{r3}
 800a8f0:	469e      	mov	lr, r3
 800a8f2:	4770      	bx	lr

0800a8f4 <_fini>:
 800a8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8f6:	bf00      	nop
 800a8f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8fa:	bc08      	pop	{r3}
 800a8fc:	469e      	mov	lr, r3
 800a8fe:	4770      	bx	lr
