Classic Timing Analyzer report for scheme1
Wed Mar 18 16:09:20 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                  ; To                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.661 ns                                       ; Button                                                                                ; inst3                                                                                  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 16.052 ns                                      ; 74393:inst2|1                                                                         ; LED0                                                                                   ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.741 ns                                      ; Button                                                                                ; inst3                                                                                  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                       ;                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|1                                                                          ; 74393:inst2|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.488 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|5                                                                          ; 74393:inst2|5                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|9                                                                          ; 74393:inst2|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|3                                                                          ; 74393:inst2|5                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|3                                                                          ; 74393:inst2|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|3                                                                          ; 74393:inst2|3                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|1                                                                          ; 74393:inst2|3                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|1                                                                          ; 74393:inst2|5                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|1                                                                          ; 74393:inst2|1                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst2|5                                                                          ; 74393:inst2|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.114 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+--------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To    ; To Clock ;
+-------+--------------+------------+--------+-------+----------+
; N/A   ; None         ; 1.661 ns   ; Button ; inst3 ; CLK      ;
+-------+--------------+------------+--------+-------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+---------------+------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To   ; From Clock ;
+-------+--------------+------------+---------------+------+------------+
; N/A   ; None         ; 16.052 ns  ; 74393:inst2|1 ; LED0 ; CLK        ;
; N/A   ; None         ; 15.793 ns  ; 74393:inst2|9 ; LED3 ; CLK        ;
; N/A   ; None         ; 15.789 ns  ; 74393:inst2|5 ; LED2 ; CLK        ;
; N/A   ; None         ; 15.779 ns  ; 74393:inst2|3 ; LED1 ; CLK        ;
+-------+--------------+------------+---------------+------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+--------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To    ; To Clock ;
+---------------+-------------+-----------+--------+-------+----------+
; N/A           ; None        ; -0.741 ns ; Button ; inst3 ; CLK      ;
+---------------+-------------+-----------+--------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 18 16:09:20 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scheme1 -c scheme1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT" as buffer
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]" and destination register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.610 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
            Info: 2: + IC(0.529 ns) + CELL(0.564 ns) = 1.093 ns; Loc. = LC_X8_Y6_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.171 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.249 ns; Loc. = LC_X8_Y6_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.427 ns; Loc. = LC_X8_Y6_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.208 ns) = 1.635 ns; Loc. = LC_X8_Y6_N9; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 1.771 ns; Loc. = LC_X8_Y5_N4; Fanout = 5; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 2.610 ns; Loc. = LC_X8_Y5_N8; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]'
            Info: Total cell delay = 2.081 ns ( 79.73 % )
            Info: Total interconnect delay = 0.529 ns ( 20.27 % )
        Info: - Smallest clock skew is -0.010 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.730 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
                Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X8_Y5_N8; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]'
                Info: Total cell delay = 2.180 ns ( 79.85 % )
                Info: Total interconnect delay = 0.550 ns ( 20.15 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.740 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
                Info: 2: + IC(0.560 ns) + CELL(0.711 ns) = 2.740 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
                Info: Total cell delay = 2.180 ns ( 79.56 % )
                Info: Total interconnect delay = 0.560 ns ( 20.44 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "inst3" (data pin = "Button", clock pin = "CLK") is 1.661 ns
    Info: + Longest pin to register delay is 7.546 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'Button'
        Info: 2: + IC(5.762 ns) + CELL(0.309 ns) = 7.546 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'inst3'
        Info: Total cell delay = 1.784 ns ( 23.64 % )
        Info: Total interconnect delay = 5.762 ns ( 76.36 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 5.922 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
        Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X8_Y5_N8; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]'
        Info: 3: + IC(0.507 ns) + CELL(0.423 ns) = 3.884 ns; Loc. = LC_X8_Y5_N8; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 4.488 ns; Loc. = LC_X8_Y5_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
        Info: 5: + IC(0.723 ns) + CELL(0.711 ns) = 5.922 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'inst3'
        Info: Total cell delay = 4.142 ns ( 69.94 % )
        Info: Total interconnect delay = 1.780 ns ( 30.06 % )
Info: tco from clock "CLK" to destination pin "LED0" through register "74393:inst2|1" is 16.052 ns
    Info: + Longest clock path from clock "CLK" to source register is 11.735 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
        Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
        Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.057 ns; Loc. = LC_X8_Y6_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.135 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.213 ns; Loc. = LC_X8_Y6_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.391 ns; Loc. = LC_X8_Y6_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 4.599 ns; Loc. = LC_X8_Y6_N9; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 4.735 ns; Loc. = LC_X8_Y5_N4; Fanout = 5; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 5.356 ns; Loc. = LC_X8_Y5_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
        Info: 10: + IC(0.723 ns) + CELL(0.935 ns) = 7.014 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'inst3'
        Info: 11: + IC(4.010 ns) + CELL(0.711 ns) = 11.735 ns; Loc. = LC_X20_Y11_N5; Fanout = 5; REG Node = '74393:inst2|1'
        Info: Total cell delay = 5.913 ns ( 50.39 % )
        Info: Total interconnect delay = 5.822 ns ( 49.61 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.093 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y11_N5; Fanout = 5; REG Node = '74393:inst2|1'
        Info: 2: + IC(1.985 ns) + CELL(2.108 ns) = 4.093 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'LED0'
        Info: Total cell delay = 2.108 ns ( 51.50 % )
        Info: Total interconnect delay = 1.985 ns ( 48.50 % )
Info: th for register "inst3" (data pin = "Button", clock pin = "CLK") is -0.741 ns
    Info: + Longest clock path from clock "CLK" to destination register is 6.790 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
        Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
        Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.057 ns; Loc. = LC_X8_Y6_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.135 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.213 ns; Loc. = LC_X8_Y6_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.391 ns; Loc. = LC_X8_Y6_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 4.599 ns; Loc. = LC_X8_Y6_N9; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 4.735 ns; Loc. = LC_X8_Y5_N4; Fanout = 5; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 5.356 ns; Loc. = LC_X8_Y5_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
        Info: 10: + IC(0.723 ns) + CELL(0.711 ns) = 6.790 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'inst3'
        Info: Total cell delay = 4.978 ns ( 73.31 % )
        Info: Total interconnect delay = 1.812 ns ( 26.69 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.546 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'Button'
        Info: 2: + IC(5.762 ns) + CELL(0.309 ns) = 7.546 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'inst3'
        Info: Total cell delay = 1.784 ns ( 23.64 % )
        Info: Total interconnect delay = 5.762 ns ( 76.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Wed Mar 18 16:09:20 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


